// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "sd_audio")
  (DATE "07/24/2018 15:52:45")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.179:1.179:1.179) (1.179:1.179:1.179))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.271:1.271:1.271) (1.271:1.271:1.271))
        (PORT d[2] (1.211:1.211:1.211) (1.211:1.211:1.211))
        (PORT d[3] (1.299:1.299:1.299) (1.299:1.299:1.299))
        (PORT d[4] (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT d[5] (1.351:1.351:1.351) (1.351:1.351:1.351))
        (PORT d[6] (1.168:1.168:1.168) (1.168:1.168:1.168))
        (PORT d[7] (1.268:1.268:1.268) (1.268:1.268:1.268))
        (PORT d[8] (1.241:1.241:1.241) (1.241:1.241:1.241))
        (PORT d[9] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT d[10] (1.741:1.741:1.741) (1.741:1.741:1.741))
        (PORT d[11] (1.388:1.388:1.388) (1.388:1.388:1.388))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.18:1.18:1.18) (1.18:1.18:1.18))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.18:1.18:1.18) (1.18:1.18:1.18))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (1.18:1.18:1.18) (1.18:1.18:1.18))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.923:0.923:0.923) (0.923:0.923:0.923))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.409:1.409:1.409) (1.409:1.409:1.409))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[1] (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[2] (1.205:1.205:1.205) (1.205:1.205:1.205))
        (PORT d[3] (1.19:1.19:1.19) (1.19:1.19:1.19))
        (PORT d[4] (1.261:1.261:1.261) (1.261:1.261:1.261))
        (PORT d[5] (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[6] (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[7] (1.055:1.055:1.055) (1.055:1.055:1.055))
        (PORT d[8] (1.144:1.144:1.144) (1.144:1.144:1.144))
        (PORT d[9] (1.17:1.17:1.17) (1.17:1.17:1.17))
        (PORT d[10] (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT d[11] (1.196:1.196:1.196) (1.196:1.196:1.196))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.411:1.411:1.411) (1.411:1.411:1.411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.19:1.19:1.19) (1.19:1.19:1.19))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.411:1.411:1.411) (1.411:1.411:1.411))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (1.411:1.411:1.411) (1.411:1.411:1.411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (0.987:0.987:0.987) (0.987:0.987:0.987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.504:1.504:1.504) (1.504:1.504:1.504))
        (PORT d[2] (1.476:1.476:1.476) (1.476:1.476:1.476))
        (PORT d[3] (1.443:1.443:1.443) (1.443:1.443:1.443))
        (PORT d[4] (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT d[5] (1.444:1.444:1.444) (1.444:1.444:1.444))
        (PORT d[6] (1.304:1.304:1.304) (1.304:1.304:1.304))
        (PORT d[7] (1.247:1.247:1.247) (1.247:1.247:1.247))
        (PORT d[8] (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT d[9] (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT d[10] (1.734:1.734:1.734) (1.734:1.734:1.734))
        (PORT d[11] (1.559:1.559:1.559) (1.559:1.559:1.559))
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT ena (0.988:0.988:0.988) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT ena (0.988:0.988:0.988) (0.988:0.988:0.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT d[0] (0.988:0.988:0.988) (0.988:0.988:0.988))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.384:1.384:1.384) (1.384:1.384:1.384))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.915:0.915:0.915) (0.915:0.915:0.915))
        (PORT d[1] (1.162:1.162:1.162) (1.162:1.162:1.162))
        (PORT d[2] (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT d[3] (1.204:1.204:1.204) (1.204:1.204:1.204))
        (PORT d[4] (1.131:1.131:1.131) (1.131:1.131:1.131))
        (PORT d[5] (1.185:1.185:1.185) (1.185:1.185:1.185))
        (PORT d[6] (0.911:0.911:0.911) (0.911:0.911:0.911))
        (PORT d[7] (1.035:1.035:1.035) (1.035:1.035:1.035))
        (PORT d[8] (1.149:1.149:1.149) (1.149:1.149:1.149))
        (PORT d[9] (1.232:1.232:1.232) (1.232:1.232:1.232))
        (PORT d[10] (1.251:1.251:1.251) (1.251:1.251:1.251))
        (PORT d[11] (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.386:1.386:1.386) (1.386:1.386:1.386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.165:1.165:1.165) (1.165:1.165:1.165))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.386:1.386:1.386) (1.386:1.386:1.386))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT d[0] (1.386:1.386:1.386) (1.386:1.386:1.386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.659:1.659:1.659) (1.659:1.659:1.659))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.797:1.797:1.797) (1.797:1.797:1.797))
        (PORT d[2] (1.791:1.791:1.791) (1.791:1.791:1.791))
        (PORT d[3] (1.687:1.687:1.687) (1.687:1.687:1.687))
        (PORT d[4] (1.319:1.319:1.319) (1.319:1.319:1.319))
        (PORT d[5] (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT d[6] (1.876:1.876:1.876) (1.876:1.876:1.876))
        (PORT d[7] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT d[8] (1.427:1.427:1.427) (1.427:1.427:1.427))
        (PORT d[9] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT d[10] (1.791:1.791:1.791) (1.791:1.791:1.791))
        (PORT d[11] (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.66:1.66:1.66) (1.66:1.66:1.66))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.66:1.66:1.66) (1.66:1.66:1.66))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT d[0] (1.66:1.66:1.66) (1.66:1.66:1.66))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.125:1.125:1.125) (1.125:1.125:1.125))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.428:1.428:1.428) (1.428:1.428:1.428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[1] (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT d[2] (1.678:1.678:1.678) (1.678:1.678:1.678))
        (PORT d[3] (1.684:1.684:1.684) (1.684:1.684:1.684))
        (PORT d[4] (1.586:1.586:1.586) (1.586:1.586:1.586))
        (PORT d[5] (1.392:1.392:1.392) (1.392:1.392:1.392))
        (PORT d[6] (1.751:1.751:1.751) (1.751:1.751:1.751))
        (PORT d[7] (1.361:1.361:1.361) (1.361:1.361:1.361))
        (PORT d[8] (1.77:1.77:1.77) (1.77:1.77:1.77))
        (PORT d[9] (1.796:1.796:1.796) (1.796:1.796:1.796))
        (PORT d[10] (1.778:1.778:1.778) (1.778:1.778:1.778))
        (PORT d[11] (1.474:1.474:1.474) (1.474:1.474:1.474))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.209:1.209:1.209) (1.209:1.209:1.209))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT d[0] (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (2.114:2.114:2.114) (2.114:2.114:2.114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.806:1.806:1.806) (1.806:1.806:1.806))
        (PORT d[2] (1.806:1.806:1.806) (1.806:1.806:1.806))
        (PORT d[3] (1.682:1.682:1.682) (1.682:1.682:1.682))
        (PORT d[4] (1.33:1.33:1.33) (1.33:1.33:1.33))
        (PORT d[5] (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT d[6] (1.893:1.893:1.893) (1.893:1.893:1.893))
        (PORT d[7] (1.444:1.444:1.444) (1.444:1.444:1.444))
        (PORT d[8] (1.446:1.446:1.446) (1.446:1.446:1.446))
        (PORT d[9] (1.445:1.445:1.445) (1.445:1.445:1.445))
        (PORT d[10] (1.802:1.802:1.802) (1.802:1.802:1.802))
        (PORT d[11] (1.105:1.105:1.105) (1.105:1.105:1.105))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (2.115:2.115:2.115) (2.115:2.115:2.115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (2.115:2.115:2.115) (2.115:2.115:2.115))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT d[0] (2.115:2.115:2.115) (2.115:2.115:2.115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.377:1.377:1.377) (1.377:1.377:1.377))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT d[1] (1.498:1.498:1.498) (1.498:1.498:1.498))
        (PORT d[2] (1.681:1.681:1.681) (1.681:1.681:1.681))
        (PORT d[3] (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT d[4] (1.689:1.689:1.689) (1.689:1.689:1.689))
        (PORT d[5] (1.388:1.388:1.388) (1.388:1.388:1.388))
        (PORT d[6] (1.536:1.536:1.536) (1.536:1.536:1.536))
        (PORT d[7] (1.346:1.346:1.346) (1.346:1.346:1.346))
        (PORT d[8] (1.785:1.785:1.785) (1.785:1.785:1.785))
        (PORT d[9] (1.713:1.713:1.713) (1.713:1.713:1.713))
        (PORT d[10] (1.682:1.682:1.682) (1.682:1.682:1.682))
        (PORT d[11] (1.372:1.372:1.372) (1.372:1.372:1.372))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.158:1.158:1.158) (1.158:1.158:1.158))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.379:1.379:1.379) (1.379:1.379:1.379))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT d[0] (1.379:1.379:1.379) (1.379:1.379:1.379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.807:1.807:1.807) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.83:1.83:1.83) (1.83:1.83:1.83))
        (PORT d[2] (1.999:1.999:1.999) (1.999:1.999:1.999))
        (PORT d[3] (1.649:1.649:1.649) (1.649:1.649:1.649))
        (PORT d[4] (1.47:1.47:1.47) (1.47:1.47:1.47))
        (PORT d[5] (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT d[6] (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT d[7] (1.435:1.435:1.435) (1.435:1.435:1.435))
        (PORT d[8] (1.59:1.59:1.59) (1.59:1.59:1.59))
        (PORT d[9] (1.421:1.421:1.421) (1.421:1.421:1.421))
        (PORT d[10] (1.814:1.814:1.814) (1.814:1.814:1.814))
        (PORT d[11] (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.808:1.808:1.808) (1.808:1.808:1.808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.808:1.808:1.808) (1.808:1.808:1.808))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[0] (1.808:1.808:1.808) (1.808:1.808:1.808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.571:1.571:1.571) (1.571:1.571:1.571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[1] (1.672:1.672:1.672) (1.672:1.672:1.672))
        (PORT d[2] (1.83:1.83:1.83) (1.83:1.83:1.83))
        (PORT d[3] (1.518:1.518:1.518) (1.518:1.518:1.518))
        (PORT d[4] (1.451:1.451:1.451) (1.451:1.451:1.451))
        (PORT d[5] (1.249:1.249:1.249) (1.249:1.249:1.249))
        (PORT d[6] (1.789:1.789:1.789) (1.789:1.789:1.789))
        (PORT d[7] (1.348:1.348:1.348) (1.348:1.348:1.348))
        (PORT d[8] (1.805:1.805:1.805) (1.805:1.805:1.805))
        (PORT d[9] (1.826:1.826:1.826) (1.826:1.826:1.826))
        (PORT d[10] (1.803:1.803:1.803) (1.803:1.803:1.803))
        (PORT d[11] (1.368:1.368:1.368) (1.368:1.368:1.368))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.573:1.573:1.573) (1.573:1.573:1.573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.352:1.352:1.352) (1.352:1.352:1.352))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.573:1.573:1.573) (1.573:1.573:1.573))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT d[0] (1.573:1.573:1.573) (1.573:1.573:1.573))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (2.382:2.382:2.382) (2.382:2.382:2.382))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.823:1.823:1.823) (1.823:1.823:1.823))
        (PORT d[2] (1.81:1.81:1.81) (1.81:1.81:1.81))
        (PORT d[3] (1.675:1.675:1.675) (1.675:1.675:1.675))
        (PORT d[4] (1.335:1.335:1.335) (1.335:1.335:1.335))
        (PORT d[5] (1.421:1.421:1.421) (1.421:1.421:1.421))
        (PORT d[6] (1.666:1.666:1.666) (1.666:1.666:1.666))
        (PORT d[7] (1.421:1.421:1.421) (1.421:1.421:1.421))
        (PORT d[8] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT d[9] (1.434:1.434:1.434) (1.434:1.434:1.434))
        (PORT d[10] (1.813:1.813:1.813) (1.813:1.813:1.813))
        (PORT d[11] (1.098:1.098:1.098) (1.098:1.098:1.098))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (2.383:2.383:2.383) (2.383:2.383:2.383))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (2.383:2.383:2.383) (2.383:2.383:2.383))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[0] (2.383:2.383:2.383) (2.383:2.383:2.383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.506:1.506:1.506) (1.506:1.506:1.506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.668:1.668:1.668) (1.668:1.668:1.668))
        (PORT d[1] (1.361:1.361:1.361) (1.361:1.361:1.361))
        (PORT d[2] (1.816:1.816:1.816) (1.816:1.816:1.816))
        (PORT d[3] (1.654:1.654:1.654) (1.654:1.654:1.654))
        (PORT d[4] (1.422:1.422:1.422) (1.422:1.422:1.422))
        (PORT d[5] (1.259:1.259:1.259) (1.259:1.259:1.259))
        (PORT d[6] (1.541:1.541:1.541) (1.541:1.541:1.541))
        (PORT d[7] (1.328:1.328:1.328) (1.328:1.328:1.328))
        (PORT d[8] (1.8:1.8:1.8) (1.8:1.8:1.8))
        (PORT d[9] (1.721:1.721:1.721) (1.721:1.721:1.721))
        (PORT d[10] (1.692:1.692:1.692) (1.692:1.692:1.692))
        (PORT d[11] (1.335:1.335:1.335) (1.335:1.335:1.335))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.287:1.287:1.287) (1.287:1.287:1.287))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.744:1.744:1.744) (1.744:1.744:1.744))
        (PORT d[2] (1.321:1.321:1.321) (1.321:1.321:1.321))
        (PORT d[3] (1.974:1.974:1.974) (1.974:1.974:1.974))
        (PORT d[4] (1.782:1.782:1.782) (1.782:1.782:1.782))
        (PORT d[5] (1.472:1.472:1.472) (1.472:1.472:1.472))
        (PORT d[6] (1.496:1.496:1.496) (1.496:1.496:1.496))
        (PORT d[7] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT d[8] (1.573:1.573:1.573) (1.573:1.573:1.573))
        (PORT d[9] (1.32:1.32:1.32) (1.32:1.32:1.32))
        (PORT d[10] (1.755:1.755:1.755) (1.755:1.755:1.755))
        (PORT d[11] (1.808:1.808:1.808) (1.808:1.808:1.808))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.286:1.286:1.286) (1.286:1.286:1.286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.286:1.286:1.286) (1.286:1.286:1.286))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT d[0] (1.286:1.286:1.286) (1.286:1.286:1.286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.187:1.187:1.187) (1.187:1.187:1.187))
        (PORT clk (1.029:1.029:1.029) (1.029:1.029:1.029))
        (PORT ena (1.83:1.83:1.83) (1.83:1.83:1.83))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.316:1.316:1.316) (1.316:1.316:1.316))
        (PORT d[1] (1.446:1.446:1.446) (1.446:1.446:1.446))
        (PORT d[2] (1.877:1.877:1.877) (1.877:1.877:1.877))
        (PORT d[3] (1.4:1.4:1.4) (1.4:1.4:1.4))
        (PORT d[4] (1.349:1.349:1.349) (1.349:1.349:1.349))
        (PORT d[5] (1.285:1.285:1.285) (1.285:1.285:1.285))
        (PORT d[6] (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT d[7] (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT d[8] (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT d[9] (2.013:2.013:2.013) (2.013:2.013:2.013))
        (PORT d[10] (1.788:1.788:1.788) (1.788:1.788:1.788))
        (PORT d[11] (1.317:1.317:1.317) (1.317:1.317:1.317))
        (PORT clk (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT ena (1.832:1.832:1.832) (1.832:1.832:1.832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT clk (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT ena (1.832:1.832:1.832) (1.832:1.832:1.832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT d[0] (1.832:1.832:1.832) (1.832:1.832:1.832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.153:1.153:1.153) (1.153:1.153:1.153))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.153:1.153:1.153) (1.153:1.153:1.153))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.153:1.153:1.153) (1.153:1.153:1.153))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (2.089:2.089:2.089) (2.089:2.089:2.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.503:1.503:1.503) (1.503:1.503:1.503))
        (PORT d[2] (1.462:1.462:1.462) (1.462:1.462:1.462))
        (PORT d[3] (1.429:1.429:1.429) (1.429:1.429:1.429))
        (PORT d[4] (1.507:1.507:1.507) (1.507:1.507:1.507))
        (PORT d[5] (1.455:1.455:1.455) (1.455:1.455:1.455))
        (PORT d[6] (1.441:1.441:1.441) (1.441:1.441:1.441))
        (PORT d[7] (1.257:1.257:1.257) (1.257:1.257:1.257))
        (PORT d[8] (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT d[9] (1.587:1.587:1.587) (1.587:1.587:1.587))
        (PORT d[10] (1.954:1.954:1.954) (1.954:1.954:1.954))
        (PORT d[11] (1.248:1.248:1.248) (1.248:1.248:1.248))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (2.09:2.09:2.09) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (2.09:2.09:2.09) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT d[0] (2.09:2.09:2.09) (2.09:2.09:2.09))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.831:0.831:0.831) (0.831:0.831:0.831))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.249:1.249:1.249) (1.249:1.249:1.249))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.038:1.038:1.038) (1.038:1.038:1.038))
        (PORT d[1] (1.153:1.153:1.153) (1.153:1.153:1.153))
        (PORT d[2] (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[3] (1.101:1.101:1.101) (1.101:1.101:1.101))
        (PORT d[4] (1.124:1.124:1.124) (1.124:1.124:1.124))
        (PORT d[5] (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT d[6] (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT d[7] (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT d[8] (1.158:1.158:1.158) (1.158:1.158:1.158))
        (PORT d[9] (1.284:1.284:1.284) (1.284:1.284:1.284))
        (PORT d[10] (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT d[11] (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.251:1.251:1.251) (1.251:1.251:1.251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.03:1.03:1.03) (1.03:1.03:1.03))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.251:1.251:1.251) (1.251:1.251:1.251))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT d[0] (1.251:1.251:1.251) (1.251:1.251:1.251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.818:1.818:1.818) (1.818:1.818:1.818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.988:1.988:1.988) (1.988:1.988:1.988))
        (PORT d[2] (2.157:2.157:2.157) (2.157:2.157:2.157))
        (PORT d[3] (1.772:1.772:1.772) (1.772:1.772:1.772))
        (PORT d[4] (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT d[5] (1.465:1.465:1.465) (1.465:1.465:1.465))
        (PORT d[6] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[7] (1.46:1.46:1.46) (1.46:1.46:1.46))
        (PORT d[8] (1.846:1.846:1.846) (1.846:1.846:1.846))
        (PORT d[9] (1.266:1.266:1.266) (1.266:1.266:1.266))
        (PORT d[10] (1.964:1.964:1.964) (1.964:1.964:1.964))
        (PORT d[11] (0.928:0.928:0.928) (0.928:0.928:0.928))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT d[0] (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.721:1.721:1.721) (1.721:1.721:1.721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[1] (1.803:1.803:1.803) (1.803:1.803:1.803))
        (PORT d[2] (1.948:1.948:1.948) (1.948:1.948:1.948))
        (PORT d[3] (1.476:1.476:1.476) (1.476:1.476:1.476))
        (PORT d[4] (1.489:1.489:1.489) (1.489:1.489:1.489))
        (PORT d[5] (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[6] (1.832:1.832:1.832) (1.832:1.832:1.832))
        (PORT d[7] (1.37:1.37:1.37) (1.37:1.37:1.37))
        (PORT d[8] (1.939:1.939:1.939) (1.939:1.939:1.939))
        (PORT d[9] (2.001:2.001:2.001) (2.001:2.001:2.001))
        (PORT d[10] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[11] (1.39:1.39:1.39) (1.39:1.39:1.39))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[0] (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.402:2.402:2.402) (2.402:2.402:2.402))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.969:1.969:1.969) (1.969:1.969:1.969))
        (PORT d[2] (2.125:2.125:2.125) (2.125:2.125:2.125))
        (PORT d[3] (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT d[4] (1.478:1.478:1.478) (1.478:1.478:1.478))
        (PORT d[5] (1.446:1.446:1.446) (1.446:1.446:1.446))
        (PORT d[6] (1.906:1.906:1.906) (1.906:1.906:1.906))
        (PORT d[7] (1.596:1.596:1.596) (1.596:1.596:1.596))
        (PORT d[8] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT d[9] (1.413:1.413:1.413) (1.413:1.413:1.413))
        (PORT d[10] (1.944:1.944:1.944) (1.944:1.944:1.944))
        (PORT d[11] (0.938:0.938:0.938) (0.938:0.938:0.938))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.403:2.403:2.403) (2.403:2.403:2.403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.403:2.403:2.403) (2.403:2.403:2.403))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (2.403:2.403:2.403) (2.403:2.403:2.403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.295:1.295:1.295) (1.295:1.295:1.295))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.638:1.638:1.638) (1.638:1.638:1.638))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.514:1.514:1.514) (1.514:1.514:1.514))
        (PORT d[1] (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT d[2] (1.947:1.947:1.947) (1.947:1.947:1.947))
        (PORT d[3] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[4] (1.465:1.465:1.465) (1.465:1.465:1.465))
        (PORT d[5] (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT d[6] (1.688:1.688:1.688) (1.688:1.688:1.688))
        (PORT d[7] (1.356:1.356:1.356) (1.356:1.356:1.356))
        (PORT d[8] (1.803:1.803:1.803) (1.803:1.803:1.803))
        (PORT d[9] (1.868:1.868:1.868) (1.868:1.868:1.868))
        (PORT d[10] (1.955:1.955:1.955) (1.955:1.955:1.955))
        (PORT d[11] (1.377:1.377:1.377) (1.377:1.377:1.377))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.64:1.64:1.64) (1.64:1.64:1.64))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.419:1.419:1.419) (1.419:1.419:1.419))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.64:1.64:1.64) (1.64:1.64:1.64))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (1.64:1.64:1.64) (1.64:1.64:1.64))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.302:1.302:1.302) (1.302:1.302:1.302))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT d[2] (1.304:1.304:1.304) (1.304:1.304:1.304))
        (PORT d[3] (1.979:1.979:1.979) (1.979:1.979:1.979))
        (PORT d[4] (1.801:1.801:1.801) (1.801:1.801:1.801))
        (PORT d[5] (1.346:1.346:1.346) (1.346:1.346:1.346))
        (PORT d[6] (1.348:1.348:1.348) (1.348:1.348:1.348))
        (PORT d[7] (1.231:1.231:1.231) (1.231:1.231:1.231))
        (PORT d[8] (1.431:1.431:1.431) (1.431:1.431:1.431))
        (PORT d[9] (1.328:1.328:1.328) (1.328:1.328:1.328))
        (PORT d[10] (1.772:1.772:1.772) (1.772:1.772:1.772))
        (PORT d[11] (1.829:1.829:1.829) (1.829:1.829:1.829))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.303:1.303:1.303) (1.303:1.303:1.303))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (1.303:1.303:1.303) (1.303:1.303:1.303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.19:1.19:1.19) (1.19:1.19:1.19))
        (PORT clk (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT ena (1.592:1.592:1.592) (1.592:1.592:1.592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.329:1.329:1.329) (1.329:1.329:1.329))
        (PORT d[1] (1.315:1.315:1.315) (1.315:1.315:1.315))
        (PORT d[2] (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT d[3] (1.371:1.371:1.371) (1.371:1.371:1.371))
        (PORT d[4] (1.368:1.368:1.368) (1.368:1.368:1.368))
        (PORT d[5] (1.262:1.262:1.262) (1.262:1.262:1.262))
        (PORT d[6] (1.353:1.353:1.353) (1.353:1.353:1.353))
        (PORT d[7] (1.707:1.707:1.707) (1.707:1.707:1.707))
        (PORT d[8] (1.467:1.467:1.467) (1.467:1.467:1.467))
        (PORT d[9] (1.76:1.76:1.76) (1.76:1.76:1.76))
        (PORT d[10] (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[11] (1.444:1.444:1.444) (1.444:1.444:1.444))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.594:1.594:1.594) (1.594:1.594:1.594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.373:1.373:1.373) (1.373:1.373:1.373))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.594:1.594:1.594) (1.594:1.594:1.594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[0] (1.594:1.594:1.594) (1.594:1.594:1.594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.088:1.088:1.088) (1.088:1.088:1.088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (0.84:0.84:0.84) (0.84:0.84:0.84))
        (PORT d[2] (1.557:1.557:1.557) (1.557:1.557:1.557))
        (PORT d[3] (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT d[4] (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT d[5] (0.939:0.939:0.939) (0.939:0.939:0.939))
        (PORT d[6] (1.459:1.459:1.459) (1.459:1.459:1.459))
        (PORT d[7] (1.13:1.13:1.13) (1.13:1.13:1.13))
        (PORT d[8] (0.921:0.921:0.921) (0.921:0.921:0.921))
        (PORT d[9] (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT d[10] (1.897:1.897:1.897) (1.897:1.897:1.897))
        (PORT d[11] (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.089:1.089:1.089) (1.089:1.089:1.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.089:1.089:1.089) (1.089:1.089:1.089))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (1.089:1.089:1.089) (1.089:1.089:1.089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.715:0.715:0.715) (0.715:0.715:0.715))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (1.585:1.585:1.585) (1.585:1.585:1.585))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.242:1.242:1.242) (1.242:1.242:1.242))
        (PORT d[1] (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[2] (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT d[3] (1.399:1.399:1.399) (1.399:1.399:1.399))
        (PORT d[4] (0.803:0.803:0.803) (0.803:0.803:0.803))
        (PORT d[5] (0.626:0.626:0.626) (0.626:0.626:0.626))
        (PORT d[6] (1.232:1.232:1.232) (1.232:1.232:1.232))
        (PORT d[7] (0.889:0.889:0.889) (0.889:0.889:0.889))
        (PORT d[8] (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT d[9] (0.959:0.959:0.959) (0.959:0.959:0.959))
        (PORT d[10] (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT d[11] (0.748:0.748:0.748) (0.748:0.748:0.748))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (1.587:1.587:1.587) (1.587:1.587:1.587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (1.587:1.587:1.587) (1.587:1.587:1.587))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT d[0] (1.587:1.587:1.587) (1.587:1.587:1.587))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT ena (2.087:2.087:2.087) (2.087:2.087:2.087))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.763:1.763:1.763) (1.763:1.763:1.763))
        (PORT d[2] (1.34:1.34:1.34) (1.34:1.34:1.34))
        (PORT d[3] (1.944:1.944:1.944) (1.944:1.944:1.944))
        (PORT d[4] (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT d[5] (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT d[6] (1.495:1.495:1.495) (1.495:1.495:1.495))
        (PORT d[7] (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT d[8] (1.571:1.571:1.571) (1.571:1.571:1.571))
        (PORT d[9] (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT d[10] (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT d[11] (1.806:1.806:1.806) (1.806:1.806:1.806))
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT ena (2.088:2.088:2.088) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT ena (2.088:2.088:2.088) (2.088:2.088:2.088))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT d[0] (2.088:2.088:2.088) (2.088:2.088:2.088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.433:1.433:1.433) (1.433:1.433:1.433))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.416:1.416:1.416) (1.416:1.416:1.416))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT d[1] (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT d[2] (1.888:1.888:1.888) (1.888:1.888:1.888))
        (PORT d[3] (1.422:1.422:1.422) (1.422:1.422:1.422))
        (PORT d[4] (1.215:1.215:1.215) (1.215:1.215:1.215))
        (PORT d[5] (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT d[6] (1.486:1.486:1.486) (1.486:1.486:1.486))
        (PORT d[7] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[8] (1.491:1.491:1.491) (1.491:1.491:1.491))
        (PORT d[9] (1.909:1.909:1.909) (1.909:1.909:1.909))
        (PORT d[10] (1.81:1.81:1.81) (1.81:1.81:1.81))
        (PORT d[11] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.418:1.418:1.418) (1.418:1.418:1.418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.197:1.197:1.197) (1.197:1.197:1.197))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.418:1.418:1.418) (1.418:1.418:1.418))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT d[0] (1.418:1.418:1.418) (1.418:1.418:1.418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.164:1.164:1.164) (1.164:1.164:1.164))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.507:1.507:1.507) (1.507:1.507:1.507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.642:1.642:1.642) (1.642:1.642:1.642))
        (PORT d[2] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[3] (1.83:1.83:1.83) (1.83:1.83:1.83))
        (PORT d[4] (1.171:1.171:1.171) (1.171:1.171:1.171))
        (PORT d[5] (1.467:1.467:1.467) (1.467:1.467:1.467))
        (PORT d[6] (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT d[7] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT d[8] (1.474:1.474:1.474) (1.474:1.474:1.474))
        (PORT d[9] (1.479:1.479:1.479) (1.479:1.479:1.479))
        (PORT d[10] (1.775:1.775:1.775) (1.775:1.775:1.775))
        (PORT d[11] (1.314:1.314:1.314) (1.314:1.314:1.314))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT d[0] (1.508:1.508:1.508) (1.508:1.508:1.508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.696:1.696:1.696) (1.696:1.696:1.696))
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT ena (1.564:1.564:1.564) (1.564:1.564:1.564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT d[1] (1.518:1.518:1.518) (1.518:1.518:1.518))
        (PORT d[2] (1.534:1.534:1.534) (1.534:1.534:1.534))
        (PORT d[3] (1.811:1.811:1.811) (1.811:1.811:1.811))
        (PORT d[4] (1.591:1.591:1.591) (1.591:1.591:1.591))
        (PORT d[5] (1.412:1.412:1.412) (1.412:1.412:1.412))
        (PORT d[6] (1.494:1.494:1.494) (1.494:1.494:1.494))
        (PORT d[7] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[8] (1.479:1.479:1.479) (1.479:1.479:1.479))
        (PORT d[9] (1.526:1.526:1.526) (1.526:1.526:1.526))
        (PORT d[10] (1.418:1.418:1.418) (1.418:1.418:1.418))
        (PORT d[11] (1.397:1.397:1.397) (1.397:1.397:1.397))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.566:1.566:1.566) (1.566:1.566:1.566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.345:1.345:1.345) (1.345:1.345:1.345))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.566:1.566:1.566) (1.566:1.566:1.566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[0] (1.566:1.566:1.566) (1.566:1.566:1.566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (2.113:2.113:2.113) (2.113:2.113:2.113))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT d[2] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT d[3] (1.818:1.818:1.818) (1.818:1.818:1.818))
        (PORT d[4] (1.282:1.282:1.282) (1.282:1.282:1.282))
        (PORT d[5] (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT d[6] (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT d[7] (1.465:1.465:1.465) (1.465:1.465:1.465))
        (PORT d[8] (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT d[9] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT d[10] (1.777:1.777:1.777) (1.777:1.777:1.777))
        (PORT d[11] (1.245:1.245:1.245) (1.245:1.245:1.245))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (2.114:2.114:2.114) (2.114:2.114:2.114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (2.114:2.114:2.114) (2.114:2.114:2.114))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (2.114:2.114:2.114) (2.114:2.114:2.114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT clk (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT ena (1.525:1.525:1.525) (1.525:1.525:1.525))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.484:1.484:1.484) (1.484:1.484:1.484))
        (PORT d[1] (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT d[2] (1.651:1.651:1.651) (1.651:1.651:1.651))
        (PORT d[3] (1.696:1.696:1.696) (1.696:1.696:1.696))
        (PORT d[4] (1.698:1.698:1.698) (1.698:1.698:1.698))
        (PORT d[5] (1.404:1.404:1.404) (1.404:1.404:1.404))
        (PORT d[6] (1.504:1.504:1.504) (1.504:1.504:1.504))
        (PORT d[7] (1.376:1.376:1.376) (1.376:1.376:1.376))
        (PORT d[8] (1.641:1.641:1.641) (1.641:1.641:1.641))
        (PORT d[9] (1.673:1.673:1.673) (1.673:1.673:1.673))
        (PORT d[10] (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT d[11] (1.392:1.392:1.392) (1.392:1.392:1.392))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.306:1.306:1.306) (1.306:1.306:1.306))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[0] (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sclr (0.595:0.595:0.595) (0.595:0.595:0.595))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sclr (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT ena (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.955:0.955:0.955) (0.955:0.955:0.955))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.295:0.295:0.295) (0.295:0.295:0.295))
        (PORT sload (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT ena (0.479:0.479:0.479) (0.479:0.479:0.479))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.301:0.301:0.301) (0.301:0.301:0.301))
        (PORT sload (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT sload (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.744:1.744:1.744) (1.744:1.744:1.744))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT d[1] (1.595:1.595:1.595) (1.595:1.595:1.595))
        (PORT d[2] (1.315:1.315:1.315) (1.315:1.315:1.315))
        (PORT d[3] (0.739:0.739:0.739) (0.739:0.739:0.739))
        (PORT d[4] (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT d[5] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT d[6] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[7] (0.906:0.906:0.906) (0.906:0.906:0.906))
        (PORT d[8] (0.844:0.844:0.844) (0.844:0.844:0.844))
        (PORT d[9] (1.317:1.317:1.317) (1.317:1.317:1.317))
        (PORT d[10] (1.294:1.294:1.294) (1.294:1.294:1.294))
        (PORT d[11] (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.745:1.745:1.745) (1.745:1.745:1.745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.745:1.745:1.745) (1.745:1.745:1.745))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (1.745:1.745:1.745) (1.745:1.745:1.745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.146:1.146:1.146) (1.146:1.146:1.146))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.175:2.175:2.175) (2.175:2.175:2.175))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.741:1.741:1.741) (1.741:1.741:1.741))
        (PORT d[1] (1.897:1.897:1.897) (1.897:1.897:1.897))
        (PORT d[2] (2.387:2.387:2.387) (2.387:2.387:2.387))
        (PORT d[3] (1.761:1.761:1.761) (1.761:1.761:1.761))
        (PORT d[4] (1.142:1.142:1.142) (1.142:1.142:1.142))
        (PORT d[5] (1.541:1.541:1.541) (1.541:1.541:1.541))
        (PORT d[6] (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT d[7] (2.101:2.101:2.101) (2.101:2.101:2.101))
        (PORT d[8] (1.8:1.8:1.8) (1.8:1.8:1.8))
        (PORT d[9] (2.256:2.256:2.256) (2.256:2.256:2.256))
        (PORT d[10] (2.13:2.13:2.13) (2.13:2.13:2.13))
        (PORT d[11] (1.756:1.756:1.756) (1.756:1.756:1.756))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.177:2.177:2.177) (2.177:2.177:2.177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.956:1.956:1.956) (1.956:1.956:1.956))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.177:2.177:2.177) (2.177:2.177:2.177))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (2.177:2.177:2.177) (2.177:2.177:2.177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.746:1.746:1.746) (1.746:1.746:1.746))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[1] (1.746:1.746:1.746) (1.746:1.746:1.746))
        (PORT d[2] (1.333:1.333:1.333) (1.333:1.333:1.333))
        (PORT d[3] (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT d[4] (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT d[5] (1.589:1.589:1.589) (1.589:1.589:1.589))
        (PORT d[6] (1.722:1.722:1.722) (1.722:1.722:1.722))
        (PORT d[7] (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT d[8] (1.398:1.398:1.398) (1.398:1.398:1.398))
        (PORT d[9] (1.335:1.335:1.335) (1.335:1.335:1.335))
        (PORT d[10] (1.425:1.425:1.425) (1.425:1.425:1.425))
        (PORT d[11] (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.747:1.747:1.747) (1.747:1.747:1.747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.747:1.747:1.747) (1.747:1.747:1.747))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (1.747:1.747:1.747) (1.747:1.747:1.747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.152:1.152:1.152) (1.152:1.152:1.152))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.748:1.748:1.748) (1.748:1.748:1.748))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.745:1.745:1.745) (1.745:1.745:1.745))
        (PORT d[1] (1.904:1.904:1.904) (1.904:1.904:1.904))
        (PORT d[2] (2.378:2.378:2.378) (2.378:2.378:2.378))
        (PORT d[3] (1.769:1.769:1.769) (1.769:1.769:1.769))
        (PORT d[4] (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[5] (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT d[6] (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT d[7] (2.119:2.119:2.119) (2.119:2.119:2.119))
        (PORT d[8] (1.82:1.82:1.82) (1.82:1.82:1.82))
        (PORT d[9] (2.253:2.253:2.253) (2.253:2.253:2.253))
        (PORT d[10] (2.132:2.132:2.132) (2.132:2.132:2.132))
        (PORT d[11] (1.779:1.779:1.779) (1.779:1.779:1.779))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.75:1.75:1.75) (1.75:1.75:1.75))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.75:1.75:1.75) (1.75:1.75:1.75))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT d[0] (1.75:1.75:1.75) (1.75:1.75:1.75))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.506:1.506:1.506) (1.506:1.506:1.506))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.075:2.075:2.075) (2.075:2.075:2.075))
        (PORT d[1] (1.213:1.213:1.213) (1.213:1.213:1.213))
        (PORT d[2] (0.828:0.828:0.828) (0.828:0.828:0.828))
        (PORT d[3] (0.93:0.93:0.93) (0.93:0.93:0.93))
        (PORT d[4] (1.281:1.281:1.281) (1.281:1.281:1.281))
        (PORT d[5] (1.234:1.234:1.234) (1.234:1.234:1.234))
        (PORT d[6] (1.392:1.392:1.392) (1.392:1.392:1.392))
        (PORT d[7] (1.098:1.098:1.098) (1.098:1.098:1.098))
        (PORT d[8] (0.934:0.934:0.934) (0.934:0.934:0.934))
        (PORT d[9] (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT d[10] (1.279:1.279:1.279) (1.279:1.279:1.279))
        (PORT d[11] (1.332:1.332:1.332) (1.332:1.332:1.332))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.507:1.507:1.507) (1.507:1.507:1.507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.507:1.507:1.507) (1.507:1.507:1.507))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (1.507:1.507:1.507) (1.507:1.507:1.507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.822:0.822:0.822) (0.822:0.822:0.822))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.428:1.428:1.428) (1.428:1.428:1.428))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT d[1] (0.742:0.742:0.742) (0.742:0.742:0.742))
        (PORT d[2] (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT d[3] (1.37:1.37:1.37) (1.37:1.37:1.37))
        (PORT d[4] (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT d[5] (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT d[6] (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[7] (0.759:0.759:0.759) (0.759:0.759:0.759))
        (PORT d[8] (1.037:1.037:1.037) (1.037:1.037:1.037))
        (PORT d[9] (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT d[10] (1.423:1.423:1.423) (1.423:1.423:1.423))
        (PORT d[11] (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.209:1.209:1.209) (1.209:1.209:1.209))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.43:1.43:1.43) (1.43:1.43:1.43))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.374:1.374:1.374) (1.374:1.374:1.374))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.054:2.054:2.054) (2.054:2.054:2.054))
        (PORT d[1] (1.102:1.102:1.102) (1.102:1.102:1.102))
        (PORT d[2] (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT d[3] (0.945:0.945:0.945) (0.945:0.945:0.945))
        (PORT d[4] (1.271:1.271:1.271) (1.271:1.271:1.271))
        (PORT d[5] (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT d[6] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[7] (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT d[8] (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT d[9] (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[10] (1.148:1.148:1.148) (1.148:1.148:1.148))
        (PORT d[11] (1.321:1.321:1.321) (1.321:1.321:1.321))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.375:1.375:1.375) (1.375:1.375:1.375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.375:1.375:1.375) (1.375:1.375:1.375))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[0] (1.375:1.375:1.375) (1.375:1.375:1.375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.703:0.703:0.703) (0.703:0.703:0.703))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.415:1.415:1.415) (1.415:1.415:1.415))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[1] (0.884:0.884:0.884) (0.884:0.884:0.884))
        (PORT d[2] (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[3] (1.242:1.242:1.242) (1.242:1.242:1.242))
        (PORT d[4] (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[5] (1.214:1.214:1.214) (1.214:1.214:1.214))
        (PORT d[6] (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[7] (0.878:0.878:0.878) (0.878:0.878:0.878))
        (PORT d[8] (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT d[9] (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT d[10] (1.368:1.368:1.368) (1.368:1.368:1.368))
        (PORT d[11] (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.417:1.417:1.417) (1.417:1.417:1.417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.196:1.196:1.196) (1.196:1.196:1.196))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.417:1.417:1.417) (1.417:1.417:1.417))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.417:1.417:1.417) (1.417:1.417:1.417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT ena (1.663:1.663:1.663) (1.663:1.663:1.663))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.671:1.671:1.671) (1.671:1.671:1.671))
        (PORT d[1] (1.412:1.412:1.412) (1.412:1.412:1.412))
        (PORT d[2] (1.107:1.107:1.107) (1.107:1.107:1.107))
        (PORT d[3] (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT d[4] (1.276:1.276:1.276) (1.276:1.276:1.276))
        (PORT d[5] (1.285:1.285:1.285) (1.285:1.285:1.285))
        (PORT d[6] (1.29:1.29:1.29) (1.29:1.29:1.29))
        (PORT d[7] (1.23:1.23:1.23) (1.23:1.23:1.23))
        (PORT d[8] (1.156:1.156:1.156) (1.156:1.156:1.156))
        (PORT d[9] (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[10] (1.101:1.101:1.101) (1.101:1.101:1.101))
        (PORT d[11] (1.243:1.243:1.243) (1.243:1.243:1.243))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.664:1.664:1.664) (1.664:1.664:1.664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.664:1.664:1.664) (1.664:1.664:1.664))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT d[0] (1.664:1.664:1.664) (1.664:1.664:1.664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.171:1.171:1.171) (1.171:1.171:1.171))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.171:1.171:1.171) (1.171:1.171:1.171))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.171:1.171:1.171) (1.171:1.171:1.171))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT clk (1.055:1.055:1.055) (1.055:1.055:1.055))
        (PORT ena (1.978:1.978:1.978) (1.978:1.978:1.978))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.338:1.338:1.338) (1.338:1.338:1.338))
        (PORT d[1] (1.586:1.586:1.586) (1.586:1.586:1.586))
        (PORT d[2] (1.907:1.907:1.907) (1.907:1.907:1.907))
        (PORT d[3] (1.436:1.436:1.436) (1.436:1.436:1.436))
        (PORT d[4] (1.203:1.203:1.203) (1.203:1.203:1.203))
        (PORT d[5] (1.515:1.515:1.515) (1.515:1.515:1.515))
        (PORT d[6] (1.512:1.512:1.512) (1.512:1.512:1.512))
        (PORT d[7] (1.896:1.896:1.896) (1.896:1.896:1.896))
        (PORT d[8] (1.185:1.185:1.185) (1.185:1.185:1.185))
        (PORT d[9] (1.915:1.915:1.915) (1.915:1.915:1.915))
        (PORT d[10] (1.829:1.829:1.829) (1.829:1.829:1.829))
        (PORT d[11] (1.474:1.474:1.474) (1.474:1.474:1.474))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.759:1.759:1.759) (1.759:1.759:1.759))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT d[0] (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.679:1.679:1.679) (1.679:1.679:1.679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.687:1.687:1.687) (1.687:1.687:1.687))
        (PORT d[1] (1.419:1.419:1.419) (1.419:1.419:1.419))
        (PORT d[2] (1.096:1.096:1.096) (1.096:1.096:1.096))
        (PORT d[3] (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT d[4] (1.306:1.306:1.306) (1.306:1.306:1.306))
        (PORT d[5] (1.299:1.299:1.299) (1.299:1.299:1.299))
        (PORT d[6] (1.359:1.359:1.359) (1.359:1.359:1.359))
        (PORT d[7] (1.093:1.093:1.093) (1.093:1.093:1.093))
        (PORT d[8] (1.146:1.146:1.146) (1.146:1.146:1.146))
        (PORT d[9] (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[10] (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT d[11] (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT clk (1.055:1.055:1.055) (1.055:1.055:1.055))
        (PORT ena (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.055:1.055:1.055) (1.055:1.055:1.055))
        (PORT ena (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.055:1.055:1.055) (1.055:1.055:1.055))
        (PORT d[0] (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.177:1.177:1.177) (1.177:1.177:1.177))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.177:1.177:1.177) (1.177:1.177:1.177))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.177:1.177:1.177) (1.177:1.177:1.177))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.447:1.447:1.447) (1.447:1.447:1.447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.354:1.354:1.354) (1.354:1.354:1.354))
        (PORT d[1] (1.603:1.603:1.603) (1.603:1.603:1.603))
        (PORT d[2] (2.169:2.169:2.169) (2.169:2.169:2.169))
        (PORT d[3] (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT d[4] (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[5] (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT d[6] (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT d[7] (1.902:1.902:1.902) (1.902:1.902:1.902))
        (PORT d[8] (1.501:1.501:1.501) (1.501:1.501:1.501))
        (PORT d[9] (2.07:2.07:2.07) (2.07:2.07:2.07))
        (PORT d[10] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[11] (1.476:1.476:1.476) (1.476:1.476:1.476))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.449:1.449:1.449) (1.449:1.449:1.449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.228:1.228:1.228) (1.228:1.228:1.228))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.449:1.449:1.449) (1.449:1.449:1.449))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (1.449:1.449:1.449) (1.449:1.449:1.449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.223:1.223:1.223) (1.223:1.223:1.223))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.923:1.923:1.923) (1.923:1.923:1.923))
        (PORT d[1] (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[2] (0.892:0.892:0.892) (0.892:0.892:0.892))
        (PORT d[3] (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT d[4] (1.029:1.029:1.029) (1.029:1.029:1.029))
        (PORT d[5] (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT d[6] (1.229:1.229:1.229) (1.229:1.229:1.229))
        (PORT d[7] (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT d[8] (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT d[9] (0.937:0.937:0.937) (0.937:0.937:0.937))
        (PORT d[10] (1.283:1.283:1.283) (1.283:1.283:1.283))
        (PORT d[11] (1.313:1.313:1.313) (1.313:1.313:1.313))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.224:1.224:1.224) (1.224:1.224:1.224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.224:1.224:1.224) (1.224:1.224:1.224))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT d[0] (1.224:1.224:1.224) (1.224:1.224:1.224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.175:1.175:1.175) (1.175:1.175:1.175))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.756:0.756:0.756) (0.756:0.756:0.756))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.397:1.397:1.397) (1.397:1.397:1.397))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[1] (1.038:1.038:1.038) (1.038:1.038:1.038))
        (PORT d[2] (0.916:0.916:0.916) (0.916:0.916:0.916))
        (PORT d[3] (1.345:1.345:1.345) (1.345:1.345:1.345))
        (PORT d[4] (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT d[5] (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT d[6] (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT d[7] (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT d[8] (1.135:1.135:1.135) (1.135:1.135:1.135))
        (PORT d[9] (1.306:1.306:1.306) (1.306:1.306:1.306))
        (PORT d[10] (1.256:1.256:1.256) (1.256:1.256:1.256))
        (PORT d[11] (0.918:0.918:0.918) (0.918:0.918:0.918))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.399:1.399:1.399) (1.399:1.399:1.399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.178:1.178:1.178) (1.178:1.178:1.178))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.399:1.399:1.399) (1.399:1.399:1.399))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT d[0] (1.399:1.399:1.399) (1.399:1.399:1.399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.42:1.42:1.42) (1.42:1.42:1.42))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.66:1.66:1.66) (1.66:1.66:1.66))
        (PORT d[1] (1.151:1.151:1.151) (1.151:1.151:1.151))
        (PORT d[2] (1.112:1.112:1.112) (1.112:1.112:1.112))
        (PORT d[3] (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[4] (1.037:1.037:1.037) (1.037:1.037:1.037))
        (PORT d[5] (1.157:1.157:1.157) (1.157:1.157:1.157))
        (PORT d[6] (1.131:1.131:1.131) (1.131:1.131:1.131))
        (PORT d[7] (1.227:1.227:1.227) (1.227:1.227:1.227))
        (PORT d[8] (1.161:1.161:1.161) (1.161:1.161:1.161))
        (PORT d[9] (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT d[10] (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[11] (1.251:1.251:1.251) (1.251:1.251:1.251))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.421:1.421:1.421) (1.421:1.421:1.421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.421:1.421:1.421) (1.421:1.421:1.421))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[0] (1.421:1.421:1.421) (1.421:1.421:1.421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.105:1.105:1.105) (1.105:1.105:1.105))
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT ena (1.435:1.435:1.435) (1.435:1.435:1.435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.446:1.446:1.446) (1.446:1.446:1.446))
        (PORT d[1] (1.578:1.578:1.578) (1.578:1.578:1.578))
        (PORT d[2] (2.001:2.001:2.001) (2.001:2.001:2.001))
        (PORT d[3] (1.429:1.429:1.429) (1.429:1.429:1.429))
        (PORT d[4] (1.212:1.212:1.212) (1.212:1.212:1.212))
        (PORT d[5] (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT d[6] (1.237:1.237:1.237) (1.237:1.237:1.237))
        (PORT d[7] (1.669:1.669:1.669) (1.669:1.669:1.669))
        (PORT d[8] (1.469:1.469:1.469) (1.469:1.469:1.469))
        (PORT d[9] (1.92:1.92:1.92) (1.92:1.92:1.92))
        (PORT d[10] (1.827:1.827:1.827) (1.827:1.827:1.827))
        (PORT d[11] (1.463:1.463:1.463) (1.463:1.463:1.463))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.437:1.437:1.437) (1.437:1.437:1.437))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.216:1.216:1.216) (1.216:1.216:1.216))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.437:1.437:1.437) (1.437:1.437:1.437))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[0] (1.437:1.437:1.437) (1.437:1.437:1.437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.391:1.391:1.391) (1.391:1.391:1.391))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.081:2.081:2.081) (2.081:2.081:2.081))
        (PORT d[1] (1.123:1.123:1.123) (1.123:1.123:1.123))
        (PORT d[2] (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT d[3] (0.793:0.793:0.793) (0.793:0.793:0.793))
        (PORT d[4] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[5] (1.116:1.116:1.116) (1.116:1.116:1.116))
        (PORT d[6] (1.394:1.394:1.394) (1.394:1.394:1.394))
        (PORT d[7] (0.927:0.927:0.927) (0.927:0.927:0.927))
        (PORT d[8] (0.81:0.81:0.81) (0.81:0.81:0.81))
        (PORT d[9] (0.787:0.787:0.787) (0.787:0.787:0.787))
        (PORT d[10] (1.284:1.284:1.284) (1.284:1.284:1.284))
        (PORT d[11] (1.453:1.453:1.453) (1.453:1.453:1.453))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.392:1.392:1.392) (1.392:1.392:1.392))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT d[0] (1.392:1.392:1.392) (1.392:1.392:1.392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.574:1.574:1.574) (1.574:1.574:1.574))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.222:1.222:1.222) (1.222:1.222:1.222))
        (PORT d[1] (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT d[2] (0.766:0.766:0.766) (0.766:0.766:0.766))
        (PORT d[3] (1.387:1.387:1.387) (1.387:1.387:1.387))
        (PORT d[4] (0.808:0.808:0.808) (0.808:0.808:0.808))
        (PORT d[5] (1.365:1.365:1.365) (1.365:1.365:1.365))
        (PORT d[6] (1.22:1.22:1.22) (1.22:1.22:1.22))
        (PORT d[7] (0.839:0.839:0.839) (0.839:0.839:0.839))
        (PORT d[8] (1.176:1.176:1.176) (1.176:1.176:1.176))
        (PORT d[9] (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT d[10] (1.431:1.431:1.431) (1.431:1.431:1.431))
        (PORT d[11] (0.848:0.848:0.848) (0.848:0.848:0.848))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (1.576:1.576:1.576) (1.576:1.576:1.576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.355:1.355:1.355) (1.355:1.355:1.355))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (1.576:1.576:1.576) (1.576:1.576:1.576))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT d[0] (1.576:1.576:1.576) (1.576:1.576:1.576))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.363:1.363:1.363) (1.363:1.363:1.363))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.94:1.94:1.94) (1.94:1.94:1.94))
        (PORT d[1] (1.194:1.194:1.194) (1.194:1.194:1.194))
        (PORT d[2] (0.878:0.878:0.878) (0.878:0.878:0.878))
        (PORT d[3] (0.949:0.949:0.949) (0.949:0.949:0.949))
        (PORT d[4] (1.281:1.281:1.281) (1.281:1.281:1.281))
        (PORT d[5] (1.217:1.217:1.217) (1.217:1.217:1.217))
        (PORT d[6] (1.358:1.358:1.358) (1.358:1.358:1.358))
        (PORT d[7] (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT d[8] (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT d[9] (0.929:0.929:0.929) (0.929:0.929:0.929))
        (PORT d[10] (1.27:1.27:1.27) (1.27:1.27:1.27))
        (PORT d[11] (1.313:1.313:1.313) (1.313:1.313:1.313))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.364:1.364:1.364) (1.364:1.364:1.364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.364:1.364:1.364) (1.364:1.364:1.364))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT d[0] (1.364:1.364:1.364) (1.364:1.364:1.364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.834:0.834:0.834) (0.834:0.834:0.834))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.41:1.41:1.41) (1.41:1.41:1.41))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.182:1.182:1.182) (1.182:1.182:1.182))
        (PORT d[1] (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT d[2] (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT d[3] (1.235:1.235:1.235) (1.235:1.235:1.235))
        (PORT d[4] (1.101:1.101:1.101) (1.101:1.101:1.101))
        (PORT d[5] (0.902:0.902:0.902) (0.902:0.902:0.902))
        (PORT d[6] (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[7] (0.903:0.903:0.903) (0.903:0.903:0.903))
        (PORT d[8] (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT d[9] (1.316:1.316:1.316) (1.316:1.316:1.316))
        (PORT d[10] (1.27:1.27:1.27) (1.27:1.27:1.27))
        (PORT d[11] (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.412:1.412:1.412) (1.412:1.412:1.412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.191:1.191:1.191) (1.191:1.191:1.191))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.412:1.412:1.412) (1.412:1.412:1.412))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (1.412:1.412:1.412) (1.412:1.412:1.412))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.727:1.727:1.727) (1.727:1.727:1.727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT d[1] (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[2] (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT d[3] (0.868:0.868:0.868) (0.868:0.868:0.868))
        (PORT d[4] (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT d[5] (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT d[6] (1.514:1.514:1.514) (1.514:1.514:1.514))
        (PORT d[7] (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[8] (1.133:1.133:1.133) (1.133:1.133:1.133))
        (PORT d[9] (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[10] (1.278:1.278:1.278) (1.278:1.278:1.278))
        (PORT d[11] (1.394:1.394:1.394) (1.394:1.394:1.394))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.178:2.178:2.178) (2.178:2.178:2.178))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT d[1] (1.767:1.767:1.767) (1.767:1.767:1.767))
        (PORT d[2] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT d[3] (1.864:1.864:1.864) (1.864:1.864:1.864))
        (PORT d[4] (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT d[5] (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT d[6] (1.427:1.427:1.427) (1.427:1.427:1.427))
        (PORT d[7] (1.966:1.966:1.966) (1.966:1.966:1.966))
        (PORT d[8] (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT d[9] (2.234:2.234:2.234) (2.234:2.234:2.234))
        (PORT d[10] (2.119:2.119:2.119) (2.119:2.119:2.119))
        (PORT d[11] (1.763:1.763:1.763) (1.763:1.763:1.763))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.18:2.18:2.18) (2.18:2.18:2.18))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.959:1.959:1.959) (1.959:1.959:1.959))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.18:2.18:2.18) (2.18:2.18:2.18))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (2.18:2.18:2.18) (2.18:2.18:2.18))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.581:1.581:1.581) (1.581:1.581:1.581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT d[1] (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT d[2] (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT d[3] (0.907:0.907:0.907) (0.907:0.907:0.907))
        (PORT d[4] (1.416:1.416:1.416) (1.416:1.416:1.416))
        (PORT d[5] (1.42:1.42:1.42) (1.42:1.42:1.42))
        (PORT d[6] (1.586:1.586:1.586) (1.586:1.586:1.586))
        (PORT d[7] (0.953:0.953:0.953) (0.953:0.953:0.953))
        (PORT d[8] (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT d[9] (1.158:1.158:1.158) (1.158:1.158:1.158))
        (PORT d[10] (1.136:1.136:1.136) (1.136:1.136:1.136))
        (PORT d[11] (1.404:1.404:1.404) (1.404:1.404:1.404))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.589:1.589:1.589) (1.589:1.589:1.589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT d[1] (1.742:1.742:1.742) (1.742:1.742:1.742))
        (PORT d[2] (2.201:2.201:2.201) (2.201:2.201:2.201))
        (PORT d[3] (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[4] (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[5] (1.567:1.567:1.567) (1.567:1.567:1.567))
        (PORT d[6] (1.401:1.401:1.401) (1.401:1.401:1.401))
        (PORT d[7] (2.149:2.149:2.149) (2.149:2.149:2.149))
        (PORT d[8] (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT d[9] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT d[10] (1.981:1.981:1.981) (1.981:1.981:1.981))
        (PORT d[11] (1.747:1.747:1.747) (1.747:1.747:1.747))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.37:1.37:1.37) (1.37:1.37:1.37))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.591:1.591:1.591) (1.591:1.591:1.591))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (1.591:1.591:1.591) (1.591:1.591:1.591))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.642:1.642:1.642) (1.642:1.642:1.642))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.24:2.24:2.24) (2.24:2.24:2.24))
        (PORT d[1] (1.389:1.389:1.389) (1.389:1.389:1.389))
        (PORT d[2] (1.11:1.11:1.11) (1.11:1.11:1.11))
        (PORT d[3] (0.949:0.949:0.949) (0.949:0.949:0.949))
        (PORT d[4] (1.827:1.827:1.827) (1.827:1.827:1.827))
        (PORT d[5] (1.405:1.405:1.405) (1.405:1.405:1.405))
        (PORT d[6] (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT d[7] (1.259:1.259:1.259) (1.259:1.259:1.259))
        (PORT d[8] (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT d[9] (1.235:1.235:1.235) (1.235:1.235:1.235))
        (PORT d[10] (1.434:1.434:1.434) (1.434:1.434:1.434))
        (PORT d[11] (1.489:1.489:1.489) (1.489:1.489:1.489))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.643:1.643:1.643) (1.643:1.643:1.643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.643:1.643:1.643) (1.643:1.643:1.643))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[0] (1.643:1.643:1.643) (1.643:1.643:1.643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.843:0.843:0.843) (0.843:0.843:0.843))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (1.724:1.724:1.724) (1.724:1.724:1.724))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.241:1.241:1.241) (1.241:1.241:1.241))
        (PORT d[1] (1.2:1.2:1.2) (1.2:1.2:1.2))
        (PORT d[2] (0.944:0.944:0.944) (0.944:0.944:0.944))
        (PORT d[3] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[4] (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[5] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[6] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[7] (0.907:0.907:0.907) (0.907:0.907:0.907))
        (PORT d[8] (1.203:1.203:1.203) (1.203:1.203:1.203))
        (PORT d[9] (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT d[10] (1.613:1.613:1.613) (1.613:1.613:1.613))
        (PORT d[11] (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT ena (1.726:1.726:1.726) (1.726:1.726:1.726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.505:1.505:1.505) (1.505:1.505:1.505))
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT ena (1.726:1.726:1.726) (1.726:1.726:1.726))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT d[0] (1.726:1.726:1.726) (1.726:1.726:1.726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.553:1.553:1.553) (1.553:1.553:1.553))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[1] (1.281:1.281:1.281) (1.281:1.281:1.281))
        (PORT d[2] (1.128:1.128:1.128) (1.128:1.128:1.128))
        (PORT d[3] (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT d[4] (1.678:1.678:1.678) (1.678:1.678:1.678))
        (PORT d[5] (1.541:1.541:1.541) (1.541:1.541:1.541))
        (PORT d[6] (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT d[7] (1.275:1.275:1.275) (1.275:1.275:1.275))
        (PORT d[8] (0.797:0.797:0.797) (0.797:0.797:0.797))
        (PORT d[9] (1.237:1.237:1.237) (1.237:1.237:1.237))
        (PORT d[10] (1.452:1.452:1.452) (1.452:1.452:1.452))
        (PORT d[11] (1.621:1.621:1.621) (1.621:1.621:1.621))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.554:1.554:1.554) (1.554:1.554:1.554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.554:1.554:1.554) (1.554:1.554:1.554))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[0] (1.554:1.554:1.554) (1.554:1.554:1.554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.851:0.851:0.851) (0.851:0.851:0.851))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.035:1.035:1.035) (1.035:1.035:1.035))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.387:1.387:1.387) (1.387:1.387:1.387))
        (PORT d[1] (1.22:1.22:1.22) (1.22:1.22:1.22))
        (PORT d[2] (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[3] (1.541:1.541:1.541) (1.541:1.541:1.541))
        (PORT d[4] (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT d[5] (0.758:0.758:0.758) (0.758:0.758:0.758))
        (PORT d[6] (1.388:1.388:1.388) (1.388:1.388:1.388))
        (PORT d[7] (1.046:1.046:1.046) (1.046:1.046:1.046))
        (PORT d[8] (1.331:1.331:1.331) (1.331:1.331:1.331))
        (PORT d[9] (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT d[10] (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[11] (0.901:0.901:0.901) (0.901:0.901:0.901))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.037:1.037:1.037) (1.037:1.037:1.037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.037:1.037:1.037) (1.037:1.037:1.037))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (1.037:1.037:1.037) (1.037:1.037:1.037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.58:1.58:1.58) (1.58:1.58:1.58))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.689:1.689:1.689) (1.689:1.689:1.689))
        (PORT d[1] (1.426:1.426:1.426) (1.426:1.426:1.426))
        (PORT d[2] (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[3] (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT d[4] (1.298:1.298:1.298) (1.298:1.298:1.298))
        (PORT d[5] (1.524:1.524:1.524) (1.524:1.524:1.524))
        (PORT d[6] (1.33:1.33:1.33) (1.33:1.33:1.33))
        (PORT d[7] (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[8] (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT d[9] (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT d[10] (1.251:1.251:1.251) (1.251:1.251:1.251))
        (PORT d[11] (1.397:1.397:1.397) (1.397:1.397:1.397))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.581:1.581:1.581) (1.581:1.581:1.581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.581:1.581:1.581) (1.581:1.581:1.581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT d[0] (1.581:1.581:1.581) (1.581:1.581:1.581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.88:0.88:0.88) (0.88:0.88:0.88))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (2.005:2.005:2.005) (2.005:2.005:2.005))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.359:1.359:1.359) (1.359:1.359:1.359))
        (PORT d[1] (1.733:1.733:1.733) (1.733:1.733:1.733))
        (PORT d[2] (2.212:2.212:2.212) (2.212:2.212:2.212))
        (PORT d[3] (1.704:1.704:1.704) (1.704:1.704:1.704))
        (PORT d[4] (1.356:1.356:1.356) (1.356:1.356:1.356))
        (PORT d[5] (1.566:1.566:1.566) (1.566:1.566:1.566))
        (PORT d[6] (1.391:1.391:1.391) (1.391:1.391:1.391))
        (PORT d[7] (1.814:1.814:1.814) (1.814:1.814:1.814))
        (PORT d[8] (1.507:1.507:1.507) (1.507:1.507:1.507))
        (PORT d[9] (2.077:2.077:2.077) (2.077:2.077:2.077))
        (PORT d[10] (1.976:1.976:1.976) (1.976:1.976:1.976))
        (PORT d[11] (1.716:1.716:1.716) (1.716:1.716:1.716))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.007:2.007:2.007) (2.007:2.007:2.007))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.007:2.007:2.007) (2.007:2.007:2.007))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (2.007:2.007:2.007) (2.007:2.007:2.007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.535:1.535:1.535) (1.535:1.535:1.535))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.228:2.228:2.228) (2.228:2.228:2.228))
        (PORT d[1] (1.263:1.263:1.263) (1.263:1.263:1.263))
        (PORT d[2] (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT d[3] (0.945:0.945:0.945) (0.945:0.945:0.945))
        (PORT d[4] (1.841:1.841:1.841) (1.841:1.841:1.841))
        (PORT d[5] (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT d[6] (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT d[7] (0.793:0.793:0.793) (0.793:0.793:0.793))
        (PORT d[8] (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT d[9] (1.228:1.228:1.228) (1.228:1.228:1.228))
        (PORT d[10] (1.31:1.31:1.31) (1.31:1.31:1.31))
        (PORT d[11] (1.488:1.488:1.488) (1.488:1.488:1.488))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.536:1.536:1.536) (1.536:1.536:1.536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.536:1.536:1.536) (1.536:1.536:1.536))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[0] (1.536:1.536:1.536) (1.536:1.536:1.536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.704:0.704:0.704) (0.704:0.704:0.704))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (0.885:0.885:0.885) (0.885:0.885:0.885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.236:1.236:1.236) (1.236:1.236:1.236))
        (PORT d[1] (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT d[2] (0.925:0.925:0.925) (0.925:0.925:0.925))
        (PORT d[3] (1.399:1.399:1.399) (1.399:1.399:1.399))
        (PORT d[4] (0.929:0.929:0.929) (0.929:0.929:0.929))
        (PORT d[5] (0.732:0.732:0.732) (0.732:0.732:0.732))
        (PORT d[6] (1.355:1.355:1.355) (1.355:1.355:1.355))
        (PORT d[7] (0.91:0.91:0.91) (0.91:0.91:0.91))
        (PORT d[8] (1.296:1.296:1.296) (1.296:1.296:1.296))
        (PORT d[9] (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT d[10] (1.602:1.602:1.602) (1.602:1.602:1.602))
        (PORT d[11] (0.89:0.89:0.89) (0.89:0.89:0.89))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (0.887:0.887:0.887) (0.887:0.887:0.887))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.666:0.666:0.666) (0.666:0.666:0.666))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (0.887:0.887:0.887) (0.887:0.887:0.887))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT d[0] (0.887:0.887:0.887) (0.887:0.887:0.887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[16\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[23\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[25\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[26\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[28\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.087:0.087:0.087) (0.087:0.087:0.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|count\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_finish)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT sclr (1.119:1.119:1.119) (1.119:1.119:1.119))
        (PORT sload (0.671:0.671:0.671) (0.671:0.671:0.671))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[7\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[14\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[16\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[19\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[6\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.171:0.171:0.171) (0.171:0.171:0.171))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datab (0.194:0.194:0.194) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.204:0.204:0.204) (0.204:0.204:0.204))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_start)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.105:1.105:1.105) (1.105:1.105:1.105))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.171:0.171:0.171) (0.171:0.171:0.171))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[9\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[13\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sclr (0.657:0.657:0.657) (0.657:0.657:0.657))
        (PORT ena (0.66:0.66:0.66) (0.66:0.66:0.66))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sload (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.564:0.564:0.564) (0.564:0.564:0.564))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sload (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sclr (0.657:0.657:0.657) (0.657:0.657:0.657))
        (PORT ena (0.66:0.66:0.66) (0.66:0.66:0.66))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sload (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.561:0.561:0.561) (0.561:0.561:0.561))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sload (0.696:0.696:0.696) (0.696:0.696:0.696))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sclr (0.657:0.657:0.657) (0.657:0.657:0.657))
        (PORT ena (0.66:0.66:0.66) (0.66:0.66:0.66))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.204:0.204:0.204) (0.204:0.204:0.204))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.179:0.179:0.179) (0.179:0.179:0.179))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.611:0.611:0.611) (0.611:0.611:0.611))
        (PORT datad (0.571:0.571:0.571) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT datac (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT datad (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.916:0.916:0.916) (0.916:0.916:0.916))
        (PORT datac (0.792:0.792:0.792) (0.792:0.792:0.792))
        (PORT datad (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.61:0.61:0.61) (0.61:0.61:0.61))
        (PORT datac (1.147:1.147:1.147) (1.147:1.147:1.147))
        (PORT datad (0.431:0.431:0.431) (0.431:0.431:0.431))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.778:0.778:0.778) (0.778:0.778:0.778))
        (PORT datab (0.638:0.638:0.638) (0.638:0.638:0.638))
        (PORT datad (0.428:0.428:0.428) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|wav_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.111:1.111:1.111) (1.111:1.111:1.111))
        (PORT datab (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datac (0.373:0.373:0.373) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.942:0.942:0.942) (0.942:0.942:0.942))
        (PORT datac (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.23:0.23:0.23) (0.23:0.23:0.23))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datad (0.102:0.102:0.102) (0.102:0.102:0.102))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datad (0.321:0.321:0.321) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.177:0.177:0.177) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datab (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datab (0.198:0.198:0.198) (0.198:0.198:0.198))
        (PORT datac (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.476:0.476:0.476) (0.476:0.476:0.476))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.439:0.439:0.439) (0.439:0.439:0.439))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datac (0.186:0.186:0.186) (0.186:0.186:0.186))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.223:0.223:0.223) (0.223:0.223:0.223))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.226:0.226:0.226) (0.226:0.226:0.226))
        (PORT datab (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.182:0.182:0.182) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datad (0.192:0.192:0.192) (0.192:0.192:0.192))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.182:0.182:0.182) (0.182:0.182:0.182))
        (PORT datac (0.186:0.186:0.186) (0.186:0.186:0.186))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.639:0.639:0.639) (0.639:0.639:0.639))
        (PORT datac (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT datad (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode4\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datad (0.507:0.507:0.507) (0.507:0.507:0.507))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode_a\|eq_node\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.645:0.645:0.645) (0.645:0.645:0.645))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT sdata (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datac (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datad (0.642:0.642:0.642) (0.642:0.642:0.642))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.638:0.638:0.638) (0.638:0.638:0.638))
        (PORT datac (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datad (1.079:1.079:1.079) (1.079:1.079:1.079))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datac (0.7:0.7:0.7) (0.7:0.7:0.7))
        (PORT datad (0.643:0.643:0.643) (0.643:0.643:0.643))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datac (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.639:0.639:0.639) (0.639:0.639:0.639))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT datab (0.636:0.636:0.636) (0.636:0.636:0.636))
        (PORT datad (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datac (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.644:0.644:0.644) (0.644:0.644:0.644))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_1\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.455:0.455:0.455) (0.455:0.455:0.455))
        (PORT datab (0.633:0.633:0.633) (0.633:0.633:0.633))
        (PORT datac (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT sdata (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|rx_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datab (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datac (0.276:0.276:0.276) (0.276:0.276:0.276))
        (PORT datad (0.199:0.199:0.199) (0.199:0.199:0.199))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datad (0.767:0.767:0.767) (0.767:0.767:0.767))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datad (0.767:0.767:0.767) (0.767:0.767:0.767))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datad (0.773:0.773:0.773) (0.773:0.773:0.773))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datac (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datad (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.849:0.849:0.849) (0.849:0.849:0.849))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datac (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.479:0.479:0.479) (0.479:0.479:0.479))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datac (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.484:0.484:0.484) (0.484:0.484:0.484))
        (PORT datac (0.228:0.228:0.228) (0.228:0.228:0.228))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.485:0.485:0.485) (0.485:0.485:0.485))
        (PORT datac (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datab (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datad (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datac (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.457:0.457:0.457) (0.457:0.457:0.457))
        (PORT datac (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datab (0.455:0.455:0.455) (0.455:0.455:0.455))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.457:0.457:0.457) (0.457:0.457:0.457))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datab (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.459:0.459:0.459) (0.459:0.459:0.459))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.279:0.279:0.279) (0.279:0.279:0.279))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.456:0.456:0.456) (0.456:0.456:0.456))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.455:0.455:0.455) (0.455:0.455:0.455))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.825:0.825:0.825) (0.825:0.825:0.825))
        (PORT datab (0.183:0.183:0.183) (0.183:0.183:0.183))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datab (0.18:0.18:0.18) (0.18:0.18:0.18))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datab (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datac (0.125:0.125:0.125) (0.125:0.125:0.125))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datac (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datab (0.211:0.211:0.211) (0.211:0.211:0.211))
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.403:0.403:0.403) (0.403:0.403:0.403))
        (PORT datac (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datad (0.382:0.382:0.382) (0.382:0.382:0.382))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datab (0.212:0.212:0.212) (0.212:0.212:0.212))
        (PORT datac (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datac (0.204:0.204:0.204) (0.204:0.204:0.204))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT datad (0.195:0.195:0.195) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[47\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.429:0.429:0.429) (0.429:0.429:0.429))
        (PORT datab (0.404:0.404:0.404) (0.404:0.404:0.404))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datac (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datad (0.364:0.364:0.364) (0.364:0.364:0.364))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.428:0.428:0.428) (0.428:0.428:0.428))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector191\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.404:0.404:0.404) (0.404:0.404:0.404))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector192\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector190\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.405:0.405:0.405) (0.405:0.405:0.405))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector189\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector186\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.405:0.405:0.405) (0.405:0.405:0.405))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector188\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector187\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.401:0.401:0.401) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector185\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datad (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector184\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector183\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.427:0.427:0.427) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector182\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector181\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector180\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector179\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector178\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.431:0.431:0.431) (0.431:0.431:0.431))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector168\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datac (0.539:0.539:0.539) (0.539:0.539:0.539))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector153\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.557:0.557:0.557) (0.557:0.557:0.557))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.429:0.429:0.429) (0.429:0.429:0.429))
        (PORT datad (0.401:0.401:0.401) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT datab (0.604:0.604:0.604) (0.604:0.604:0.604))
        (PORT datac (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector144\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datac (0.454:0.454:0.454) (0.454:0.454:0.454))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.759:0.759:0.759) (0.759:0.759:0.759))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datab (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.26:0.26:0.26) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.434:0.434:0.434) (0.434:0.434:0.434))
        (PORT datab (0.606:0.606:0.606) (0.606:0.606:0.606))
        (PORT datac (0.419:0.419:0.419) (0.419:0.419:0.419))
        (PORT datad (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[44\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[45\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.537:0.537:0.537) (0.537:0.537:0.537))
        (PORT datad (0.227:0.227:0.227) (0.227:0.227:0.227))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[46\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.544:0.544:0.544) (0.544:0.544:0.544))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datad (0.66:0.66:0.66) (0.66:0.66:0.66))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datad (0.665:0.665:0.665) (0.665:0.665:0.665))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.662:0.662:0.662) (0.662:0.662:0.662))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.983:0.983:0.983) (0.983:0.983:0.983))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT datab (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datab (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datac (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datad (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.212:0.212:0.212) (0.212:0.212:0.212))
        (PORT datab (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datac (0.474:0.474:0.474) (0.474:0.474:0.474))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datac (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datad (0.306:0.306:0.306) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datad (0.174:0.174:0.174) (0.174:0.174:0.174))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datad (0.596:0.596:0.596) (0.596:0.596:0.596))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.176:0.176:0.176) (0.176:0.176:0.176))
        (PORT datac (0.2:0.2:0.2) (0.2:0.2:0.2))
        (PORT datad (0.116:0.116:0.116) (0.116:0.116:0.116))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT ena (0.664:0.664:0.664) (0.664:0.664:0.664))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datab (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datac (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datad (0.232:0.232:0.232) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.227:0.227:0.227) (0.227:0.227:0.227))
        (PORT datac (0.234:0.234:0.234) (0.234:0.234:0.234))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.269:0.269:0.269))
        (PORT datab (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datac (0.488:0.488:0.488) (0.488:0.488:0.488))
        (PORT datad (0.597:0.597:0.597) (0.597:0.597:0.597))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.916:0.916:0.916) (0.916:0.916:0.916))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.862:0.862:0.862) (0.862:0.862:0.862))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT sdata (0.295:0.295:0.295) (0.295:0.295:0.295))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.863:0.863:0.863) (0.863:0.863:0.863))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.86:0.86:0.86) (0.86:0.86:0.86))
        (PORT datad (3.679:3.679:3.679) (3.679:3.679:3.679))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.863:0.863:0.863) (0.863:0.863:0.863))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datac (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datad (0.254:0.254:0.254) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datab (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datac (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datad (0.463:0.463:0.463) (0.463:0.463:0.463))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datab (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|aa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|rx_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datac (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datad (0.177:0.177:0.177) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_finish\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.399:0.399:0.399) (0.399:0.399:0.399))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.545:3.545:3.545) (3.545:3.545:3.545))
        (PORT datab (0.136:0.136:0.136) (0.136:0.136:0.136))
        (PORT datac (0.187:0.187:0.187) (0.187:0.187:0.187))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datad (0.134:0.134:0.134) (0.134:0.134:0.134))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datac (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datad (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datad (0.2:0.2:0.2) (0.2:0.2:0.2))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.205:0.205:0.205) (0.205:0.205:0.205))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.369:0.369:0.369) (0.369:0.369:0.369))
        (PORT datac (0.364:0.364:0.364) (0.364:0.364:0.364))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.476:0.476:0.476) (0.476:0.476:0.476))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.476:0.476:0.476) (0.476:0.476:0.476))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.476:0.476:0.476) (0.476:0.476:0.476))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.187:0.187:0.187) (0.187:0.187:0.187))
        (PORT datac (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.102:0.102:0.102) (0.102:0.102:0.102))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datab (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT datac (0.376:0.376:0.376) (0.376:0.376:0.376))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datab (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datac (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datab (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT datac (0.234:0.234:0.234) (0.234:0.234:0.234))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datac (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datad (0.116:0.116:0.116) (0.116:0.116:0.116))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datab (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.188:0.188:0.188) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.591:0.591:0.591) (0.591:0.591:0.591))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.132:0.132:0.132) (0.132:0.132:0.132))
        (PORT datab (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datac (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datad (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datab (0.392:0.392:0.392) (0.392:0.392:0.392))
        (PORT datac (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.134:0.134:0.134) (0.134:0.134:0.134))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datad (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datab (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datac (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.591:0.591:0.591) (0.591:0.591:0.591))
        (PORT datab (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datac (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datac (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datad (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|en\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3.663:3.663:3.663) (3.663:3.663:3.663))
        (PORT datad (0.14:0.14:0.14) (0.14:0.14:0.14))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datad (0.14:0.14:0.14) (0.14:0.14:0.14))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.145:0.145:0.145) (0.145:0.145:0.145))
        (PORT datac (3.662:3.662:3.662) (3.662:3.662:3.662))
        (PORT datad (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.142:0.142:0.142) (0.142:0.142:0.142))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datad (0.142:0.142:0.142) (0.142:0.142:0.142))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|aa\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datad (0.144:0.144:0.144) (0.144:0.144:0.144))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[0\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.202:0.202:0.202) (0.202:0.202:0.202))
        (PORT datab (0.145:0.145:0.145) (0.145:0.145:0.145))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datac (0.27:0.27:0.27) (0.27:0.27:0.27))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.736:0.736:0.736) (0.736:0.736:0.736))
        (PORT datac (0.466:0.466:0.466) (0.466:0.466:0.466))
        (PORT datad (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datad (0.188:0.188:0.188) (0.188:0.188:0.188))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datac (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datac (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datac (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datac (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datac (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.199:0.199:0.199) (0.199:0.199:0.199))
        (PORT datad (0.189:0.189:0.189) (0.189:0.189:0.189))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.205:0.205:0.205) (0.205:0.205:0.205))
        (PORT datad (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datad (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datab (0.369:0.369:0.369) (0.369:0.369:0.369))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datad (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datad (0.39:0.39:0.39) (0.39:0.39:0.39))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.366:0.366:0.366) (0.366:0.366:0.366))
        (PORT datad (0.37:0.37:0.37) (0.37:0.37:0.37))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datad (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rData\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datad (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datac (0.304:0.304:0.304) (0.304:0.304:0.304))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.145:0.145:0.145) (0.145:0.145:0.145))
        (PORT datad (0.222:0.222:0.222) (0.222:0.222:0.222))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datac (0.299:0.299:0.299) (0.299:0.299:0.299))
        (PORT datad (0.203:0.203:0.203) (0.203:0.203:0.203))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datad (0.223:0.223:0.223) (0.223:0.223:0.223))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.14:0.14:0.14) (0.14:0.14:0.14))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datac (0.302:0.302:0.302) (0.302:0.302:0.302))
        (PORT datad (0.197:0.197:0.197) (0.197:0.197:0.197))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.186:0.186:0.186) (0.186:0.186:0.186))
        (PORT datab (0.137:0.137:0.137) (0.137:0.137:0.137))
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.295:0.295:0.295) (0.295:0.295:0.295))
        (PORT datab (0.143:0.143:0.143) (0.143:0.143:0.143))
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datac (0.304:0.304:0.304) (0.304:0.304:0.304))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.14:0.14:0.14) (0.14:0.14:0.14))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rAddr\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datab (0.135:0.135:0.135) (0.135:0.135:0.135))
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datac (0.301:0.301:0.301) (0.301:0.301:0.301))
        (PORT datad (0.254:0.254:0.254) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.144:0.144:0.144) (0.144:0.144:0.144))
        (PORT datad (0.225:0.225:0.225) (0.225:0.225:0.225))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.186:0.186:0.186) (0.186:0.186:0.186))
        (PORT datac (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datad (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.204:0.204:0.204) (0.204:0.204:0.204))
        (PORT datac (0.298:0.298:0.298) (0.298:0.298:0.298))
        (PORT datad (0.255:0.255:0.255) (0.255:0.255:0.255))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.208:0.208:0.208) (0.208:0.208:0.208))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.447:0.447:0.447) (0.447:0.447:0.447))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.63:0.63:0.63) (0.63:0.63:0.63))
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.469:0.469:0.469) (0.469:0.469:0.469))
        (PORT datab (0.277:0.277:0.277) (0.277:0.277:0.277))
        (PORT datac (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datad (0.32:0.32:0.32) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datab (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datac (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datad (0.461:0.461:0.461) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datab (0.468:0.468:0.468) (0.468:0.468:0.468))
        (PORT datac (0.195:0.195:0.195) (0.195:0.195:0.195))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.494:0.494:0.494) (0.494:0.494:0.494))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.205:0.205:0.205) (0.205:0.205:0.205))
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datac (0.476:0.476:0.476) (0.476:0.476:0.476))
        (PORT datad (0.179:0.179:0.179) (0.179:0.179:0.179))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datab (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.387:0.387:0.387))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.317:0.317:0.317) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.661:0.661:0.661) (0.661:0.661:0.661))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datac (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.468:0.468:0.468) (0.468:0.468:0.468))
        (PORT datab (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datac (0.443:0.443:0.443) (0.443:0.443:0.443))
        (PORT datad (0.327:0.327:0.327) (0.327:0.327:0.327))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.183:0.183:0.183) (0.183:0.183:0.183))
        (PORT datab (0.469:0.469:0.469) (0.469:0.469:0.469))
        (PORT datac (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datad (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.47:0.47:0.47) (0.47:0.47:0.47))
        (PORT datac (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datad (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datab (0.476:0.476:0.476) (0.476:0.476:0.476))
        (PORT datac (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datad (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.479:0.479:0.479) (0.479:0.479:0.479))
        (PORT datab (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datad (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.415:0.415:0.415) (0.415:0.415:0.415))
        (PORT datad (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datac (0.597:0.597:0.597) (0.597:0.597:0.597))
        (PORT datad (0.388:0.388:0.388) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector12\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.278:0.278:0.278))
        (PORT datac (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datad (0.117:0.117:0.117) (0.117:0.117:0.117))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.411:0.411:0.411) (0.411:0.411:0.411))
        (PORT datad (0.423:0.423:0.423) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT datab (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datac (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datad (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datac (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datad (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datac (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datab (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.417:0.417:0.417) (0.417:0.417:0.417))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datad (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.411:0.411:0.411) (0.411:0.411:0.411))
        (PORT datad (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.42:0.42:0.42) (0.42:0.42:0.42))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datac (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datad (0.427:0.427:0.427) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datac (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.316:0.316:0.316) (0.316:0.316:0.316))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datab (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datac (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Go\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[46\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[42\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[46\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.362:0.362:0.362) (0.362:0.362:0.362))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT sload (0.53:0.53:0.53) (0.53:0.53:0.53))
        (PORT ena (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.131:0.131:0.131) (0.131:0.131:0.131))
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datad (0.21:0.21:0.21) (0.21:0.21:0.21))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT sload (0.53:0.53:0.53) (0.53:0.53:0.53))
        (PORT ena (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT ena (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.128:0.128:0.128) (0.128:0.128:0.128))
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT sload (0.53:0.53:0.53) (0.53:0.53:0.53))
        (PORT ena (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.124:0.124:0.124) (0.124:0.124:0.124))
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.352:0.352:0.352) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.635:1.635:1.635) (1.635:1.635:1.635))
        (PORT sload (0.53:0.53:0.53) (0.53:0.53:0.53))
        (PORT ena (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.131:0.131:0.131) (0.131:0.131:0.131))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.572:0.572:0.572) (0.572:0.572:0.572))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.379:0.379:0.379) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.838:1.838:1.838) (1.838:1.838:1.838))
        (PORT datac (0.721:0.721:0.721) (0.721:0.721:0.721))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datac (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT datad (0.612:0.612:0.612) (0.612:0.612:0.612))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.258:0.258:0.258) (0.258:0.258:0.258))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.101:0.101:0.101) (0.101:0.101:0.101))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datab (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datac (0.292:0.292:0.292) (0.292:0.292:0.292))
        (PORT datad (0.271:0.271:0.271) (0.271:0.271:0.271))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.498:0.498:0.498) (0.498:0.498:0.498))
        (PORT datad (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.496:0.496:0.496) (0.496:0.496:0.496))
        (PORT datac (0.704:0.704:0.704) (0.704:0.704:0.704))
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datad (0.555:0.555:0.555) (0.555:0.555:0.555))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datab (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datac (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.412:0.412:0.412) (0.412:0.412:0.412))
        (PORT datab (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.742:0.742:0.742) (0.742:0.742:0.742))
        (PORT datad (0.382:0.382:0.382) (0.382:0.382:0.382))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.182:0.182:0.182) (0.182:0.182:0.182))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.174:0.174:0.174) (0.174:0.174:0.174))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.495:0.495:0.495) (0.495:0.495:0.495))
        (PORT datab (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datac (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datac (0.292:0.292:0.292) (0.292:0.292:0.292))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datab (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datac (0.29:0.29:0.29) (0.29:0.29:0.29))
        (PORT datad (0.269:0.269:0.269) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datac (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datad (0.267:0.267:0.267) (0.267:0.267:0.267))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.123:0.123:0.123) (0.123:0.123:0.123))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.282:0.282:0.282) (0.282:0.282:0.282))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.148:0.148:0.148) (0.148:0.148:0.148))
        (PORT datad (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.39:0.39:0.39) (0.39:0.39:0.39))
        (PORT datab (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.276:0.276:0.276) (0.276:0.276:0.276))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.119:0.119:0.119) (0.119:0.119:0.119))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.741:0.741:0.741) (0.741:0.741:0.741))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datac (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datad (0.267:0.267:0.267) (0.267:0.267:0.267))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.376:0.376:0.376) (0.376:0.376:0.376))
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.293:0.293:0.293) (0.293:0.293:0.293))
        (PORT datad (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.202:0.202:0.202) (0.202:0.202:0.202))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.147:0.147:0.147) (0.147:0.147:0.147))
        (PORT datad (0.274:0.274:0.274) (0.274:0.274:0.274))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.528:0.528:0.528) (0.528:0.528:0.528))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datad (0.28:0.28:0.28) (0.28:0.28:0.28))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.525:0.525:0.525) (0.525:0.525:0.525))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.198:0.198:0.198) (0.198:0.198:0.198))
        (PORT datad (0.116:0.116:0.116) (0.116:0.116:0.116))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.503:1.503:1.503) (1.503:1.503:1.503))
        (PORT datad (0.274:0.274:0.274) (0.274:0.274:0.274))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.387:0.387:0.387))
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.275:0.275:0.275) (0.275:0.275:0.275))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datab (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT datac (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datad (0.52:0.52:0.52) (0.52:0.52:0.52))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT sdata (1.643:1.643:1.643) (1.643:1.643:1.643))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT datad (0.474:0.474:0.474) (0.474:0.474:0.474))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datab (0.498:0.498:0.498) (0.498:0.498:0.498))
        (PORT datad (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datab (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datac (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT datad (0.27:0.27:0.27) (0.27:0.27:0.27))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datab (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datac (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT sload (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita4\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.226:0.226:0.226) (0.226:0.226:0.226))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.243:0.243:0.243) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[12\]\~34)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.487:1.487:1.487) (1.487:1.487:1.487))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT d[1] (1.259:1.259:1.259) (1.259:1.259:1.259))
        (PORT d[2] (1.696:1.696:1.696) (1.696:1.696:1.696))
        (PORT d[3] (1.36:1.36:1.36) (1.36:1.36:1.36))
        (PORT d[4] (1.98:1.98:1.98) (1.98:1.98:1.98))
        (PORT d[5] (1.931:1.931:1.931) (1.931:1.931:1.931))
        (PORT d[6] (2.405:2.405:2.405) (2.405:2.405:2.405))
        (PORT d[7] (2.517:2.517:2.517) (2.517:2.517:2.517))
        (PORT d[8] (2.39:2.39:2.39) (2.39:2.39:2.39))
        (PORT d[9] (1.367:1.367:1.367) (1.367:1.367:1.367))
        (PORT d[10] (1.973:1.973:1.973) (1.973:1.973:1.973))
        (PORT d[11] (1.741:1.741:1.741) (1.741:1.741:1.741))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.488:1.488:1.488) (1.488:1.488:1.488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.488:1.488:1.488) (1.488:1.488:1.488))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (1.488:1.488:1.488) (1.488:1.488:1.488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.109:2.109:2.109) (2.109:2.109:2.109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.826:1.826:1.826) (1.826:1.826:1.826))
        (PORT d[1] (3.116:3.116:3.116) (3.116:3.116:3.116))
        (PORT d[2] (2.681:2.681:2.681) (2.681:2.681:2.681))
        (PORT d[3] (3.664:3.664:3.664) (3.664:3.664:3.664))
        (PORT d[4] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[5] (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT d[6] (2.841:2.841:2.841) (2.841:2.841:2.841))
        (PORT d[7] (1.86:1.86:1.86) (1.86:1.86:1.86))
        (PORT d[8] (1.804:1.804:1.804) (1.804:1.804:1.804))
        (PORT d[9] (2.434:2.434:2.434) (2.434:2.434:2.434))
        (PORT d[10] (3.067:3.067:3.067) (3.067:3.067:3.067))
        (PORT d[11] (1.322:1.322:1.322) (1.322:1.322:1.322))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.89:1.89:1.89) (1.89:1.89:1.89))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.57:0.57:0.57) (0.57:0.57:0.57))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.57:0.57:0.57) (0.57:0.57:0.57))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT sload (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.679:1.679:1.679) (1.679:1.679:1.679))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.449:1.449:1.449) (1.449:1.449:1.449))
        (PORT d[1] (2.034:2.034:2.034) (2.034:2.034:2.034))
        (PORT d[2] (1.384:1.384:1.384) (1.384:1.384:1.384))
        (PORT d[3] (2.345:2.345:2.345) (2.345:2.345:2.345))
        (PORT d[4] (2.806:2.806:2.806) (2.806:2.806:2.806))
        (PORT d[5] (2.091:2.091:2.091) (2.091:2.091:2.091))
        (PORT d[6] (1.276:1.276:1.276) (1.276:1.276:1.276))
        (PORT d[7] (2.333:2.333:2.333) (2.333:2.333:2.333))
        (PORT d[8] (2.973:2.973:2.973) (2.973:2.973:2.973))
        (PORT d[9] (1.697:1.697:1.697) (1.697:1.697:1.697))
        (PORT d[10] (1.441:1.441:1.441) (1.441:1.441:1.441))
        (PORT d[11] (2.473:2.473:2.473) (2.473:2.473:2.473))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[0] (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (2.044:2.044:2.044) (2.044:2.044:2.044))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.555:2.555:2.555) (2.555:2.555:2.555))
        (PORT d[1] (1.661:1.661:1.661) (1.661:1.661:1.661))
        (PORT d[2] (2.634:2.634:2.634) (2.634:2.634:2.634))
        (PORT d[3] (1.4:1.4:1.4) (1.4:1.4:1.4))
        (PORT d[4] (1.388:1.388:1.388) (1.388:1.388:1.388))
        (PORT d[5] (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT d[6] (2.082:2.082:2.082) (2.082:2.082:2.082))
        (PORT d[7] (1.676:1.676:1.676) (1.676:1.676:1.676))
        (PORT d[8] (1.963:1.963:1.963) (1.963:1.963:1.963))
        (PORT d[9] (1.833:1.833:1.833) (1.833:1.833:1.833))
        (PORT d[10] (2.972:2.972:2.972) (2.972:2.972:2.972))
        (PORT d[11] (1.862:1.862:1.862) (1.862:1.862:1.862))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (2.046:2.046:2.046) (2.046:2.046:2.046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.825:1.825:1.825) (1.825:1.825:1.825))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (2.046:2.046:2.046) (2.046:2.046:2.046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT d[0] (2.046:2.046:2.046) (2.046:2.046:2.046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_reg_bit1a\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT sload (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT ena (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_comb_bita6\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.68:1.68:1.68) (1.68:1.68:1.68))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.363:1.363:1.363) (1.363:1.363:1.363))
        (PORT d[1] (2.336:2.336:2.336) (2.336:2.336:2.336))
        (PORT d[2] (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT d[3] (2.467:2.467:2.467) (2.467:2.467:2.467))
        (PORT d[4] (2.681:2.681:2.681) (2.681:2.681:2.681))
        (PORT d[5] (2.098:2.098:2.098) (2.098:2.098:2.098))
        (PORT d[6] (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT d[7] (2.332:2.332:2.332) (2.332:2.332:2.332))
        (PORT d[8] (2.657:2.657:2.657) (2.657:2.657:2.657))
        (PORT d[9] (1.384:1.384:1.384) (1.384:1.384:1.384))
        (PORT d[10] (1.618:1.618:1.618) (1.618:1.618:1.618))
        (PORT d[11] (2.458:2.458:2.458) (2.458:2.458:2.458))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.681:1.681:1.681) (1.681:1.681:1.681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.681:1.681:1.681) (1.681:1.681:1.681))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[0] (1.681:1.681:1.681) (1.681:1.681:1.681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.048:2.048:2.048) (2.048:2.048:2.048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.434:2.434:2.434) (2.434:2.434:2.434))
        (PORT d[1] (1.488:1.488:1.488) (1.488:1.488:1.488))
        (PORT d[2] (2.526:2.526:2.526) (2.526:2.526:2.526))
        (PORT d[3] (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT d[4] (1.352:1.352:1.352) (1.352:1.352:1.352))
        (PORT d[5] (1.257:1.257:1.257) (1.257:1.257:1.257))
        (PORT d[6] (2.261:2.261:2.261) (2.261:2.261:2.261))
        (PORT d[7] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[8] (1.834:1.834:1.834) (1.834:1.834:1.834))
        (PORT d[9] (1.25:1.25:1.25) (1.25:1.25:1.25))
        (PORT d[10] (2.949:2.949:2.949) (2.949:2.949:2.949))
        (PORT d[11] (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.05:2.05:2.05) (2.05:2.05:2.05))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.829:1.829:1.829) (1.829:1.829:1.829))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.05:2.05:2.05) (2.05:2.05:2.05))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[0] (2.05:2.05:2.05) (2.05:2.05:2.05))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter\|auto_generated\|counter_comb_bita11)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT ena (1.518:1.518:1.518) (1.518:1.518:1.518))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT d[1] (1.448:1.448:1.448) (1.448:1.448:1.448))
        (PORT d[2] (1.699:1.699:1.699) (1.699:1.699:1.699))
        (PORT d[3] (1.196:1.196:1.196) (1.196:1.196:1.196))
        (PORT d[4] (1.986:1.986:1.986) (1.986:1.986:1.986))
        (PORT d[5] (2.095:2.095:2.095) (2.095:2.095:2.095))
        (PORT d[6] (2.425:2.425:2.425) (2.425:2.425:2.425))
        (PORT d[7] (2.688:2.688:2.688) (2.688:2.688:2.688))
        (PORT d[8] (2.701:2.701:2.701) (2.701:2.701:2.701))
        (PORT d[9] (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT d[10] (2.116:2.116:2.116) (2.116:2.116:2.116))
        (PORT d[11] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT ena (1.519:1.519:1.519) (1.519:1.519:1.519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT ena (1.519:1.519:1.519) (1.519:1.519:1.519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT d[0] (1.519:1.519:1.519) (1.519:1.519:1.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.17:1.17:1.17) (1.17:1.17:1.17))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.17:1.17:1.17) (1.17:1.17:1.17))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.17:1.17:1.17) (1.17:1.17:1.17))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.829:1.829:1.829) (1.829:1.829:1.829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT d[1] (3.284:3.284:3.284) (3.284:3.284:3.284))
        (PORT d[2] (2.486:2.486:2.486) (2.486:2.486:2.486))
        (PORT d[3] (3.504:3.504:3.504) (3.504:3.504:3.504))
        (PORT d[4] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT d[5] (1.19:1.19:1.19) (1.19:1.19:1.19))
        (PORT d[6] (2.818:2.818:2.818) (2.818:2.818:2.818))
        (PORT d[7] (1.701:1.701:1.701) (1.701:1.701:1.701))
        (PORT d[8] (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT d[9] (2.273:2.273:2.273) (2.273:2.273:2.273))
        (PORT d[10] (2.709:2.709:2.709) (2.709:2.709:2.709))
        (PORT d[11] (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.675:1.675:1.675) (1.675:1.675:1.675))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.356:1.356:1.356) (1.356:1.356:1.356))
        (PORT d[1] (2.319:2.319:2.319) (2.319:2.319:2.319))
        (PORT d[2] (1.397:1.397:1.397) (1.397:1.397:1.397))
        (PORT d[3] (2.366:2.366:2.366) (2.366:2.366:2.366))
        (PORT d[4] (2.922:2.922:2.922) (2.922:2.922:2.922))
        (PORT d[5] (2.093:2.093:2.093) (2.093:2.093:2.093))
        (PORT d[6] (1.256:1.256:1.256) (1.256:1.256:1.256))
        (PORT d[7] (2.318:2.318:2.318) (2.318:2.318:2.318))
        (PORT d[8] (2.798:2.798:2.798) (2.798:2.798:2.798))
        (PORT d[9] (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT d[10] (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[11] (2.494:2.494:2.494) (2.494:2.494:2.494))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.676:1.676:1.676) (1.676:1.676:1.676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.676:1.676:1.676) (1.676:1.676:1.676))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.676:1.676:1.676) (1.676:1.676:1.676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.439:0.439:0.439) (0.439:0.439:0.439))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.066:2.066:2.066) (2.066:2.066:2.066))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.573:2.573:2.573) (2.573:2.573:2.573))
        (PORT d[1] (1.479:1.479:1.479) (1.479:1.479:1.479))
        (PORT d[2] (2.66:2.66:2.66) (2.66:2.66:2.66))
        (PORT d[3] (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT d[4] (1.376:1.376:1.376) (1.376:1.376:1.376))
        (PORT d[5] (1.244:1.244:1.244) (1.244:1.244:1.244))
        (PORT d[6] (2.378:2.378:2.378) (2.378:2.378:2.378))
        (PORT d[7] (1.498:1.498:1.498) (1.498:1.498:1.498))
        (PORT d[8] (2.088:2.088:2.088) (2.088:2.088:2.088))
        (PORT d[9] (1.242:1.242:1.242) (1.242:1.242:1.242))
        (PORT d[10] (2.95:2.95:2.95) (2.95:2.95:2.95))
        (PORT d[11] (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.068:2.068:2.068) (2.068:2.068:2.068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.847:1.847:1.847) (1.847:1.847:1.847))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.068:2.068:2.068) (2.068:2.068:2.068))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT d[0] (2.068:2.068:2.068) (2.068:2.068:2.068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.665:1.665:1.665) (1.665:1.665:1.665))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.344:1.344:1.344) (1.344:1.344:1.344))
        (PORT d[1] (2.188:2.188:2.188) (2.188:2.188:2.188))
        (PORT d[2] (1.524:1.524:1.524) (1.524:1.524:1.524))
        (PORT d[3] (2.492:2.492:2.492) (2.492:2.492:2.492))
        (PORT d[4] (2.824:2.824:2.824) (2.824:2.824:2.824))
        (PORT d[5] (2.185:2.185:2.185) (2.185:2.185:2.185))
        (PORT d[6] (1.264:1.264:1.264) (1.264:1.264:1.264))
        (PORT d[7] (2.353:2.353:2.353) (2.353:2.353:2.353))
        (PORT d[8] (2.81:2.81:2.81) (2.81:2.81:2.81))
        (PORT d[9] (1.526:1.526:1.526) (1.526:1.526:1.526))
        (PORT d[10] (1.616:1.616:1.616) (1.616:1.616:1.616))
        (PORT d[11] (2.503:2.503:2.503) (2.503:2.503:2.503))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.666:1.666:1.666) (1.666:1.666:1.666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.666:1.666:1.666) (1.666:1.666:1.666))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (1.666:1.666:1.666) (1.666:1.666:1.666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.189:1.189:1.189) (1.189:1.189:1.189))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (2.079:2.079:2.079) (2.079:2.079:2.079))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.593:2.593:2.593) (2.593:2.593:2.593))
        (PORT d[1] (1.467:1.467:1.467) (1.467:1.467:1.467))
        (PORT d[2] (2.797:2.797:2.797) (2.797:2.797:2.797))
        (PORT d[3] (1.556:1.556:1.556) (1.556:1.556:1.556))
        (PORT d[4] (1.491:1.491:1.491) (1.491:1.491:1.491))
        (PORT d[5] (1.12:1.12:1.12) (1.12:1.12:1.12))
        (PORT d[6] (2.397:2.397:2.397) (2.397:2.397:2.397))
        (PORT d[7] (1.51:1.51:1.51) (1.51:1.51:1.51))
        (PORT d[8] (1.8:1.8:1.8) (1.8:1.8:1.8))
        (PORT d[9] (1.224:1.224:1.224) (1.224:1.224:1.224))
        (PORT d[10] (2.948:2.948:2.948) (2.948:2.948:2.948))
        (PORT d[11] (1.686:1.686:1.686) (1.686:1.686:1.686))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.081:2.081:2.081) (2.081:2.081:2.081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.86:1.86:1.86) (1.86:1.86:1.86))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.081:2.081:2.081) (2.081:2.081:2.081))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[0] (2.081:2.081:2.081) (2.081:2.081:2.081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (2.446:2.446:2.446) (2.446:2.446:2.446))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.195:2.195:2.195) (2.195:2.195:2.195))
        (PORT d[1] (1.998:1.998:1.998) (1.998:1.998:1.998))
        (PORT d[2] (2.03:2.03:2.03) (2.03:2.03:2.03))
        (PORT d[3] (2.262:2.262:2.262) (2.262:2.262:2.262))
        (PORT d[4] (1.451:1.451:1.451) (1.451:1.451:1.451))
        (PORT d[5] (2.066:2.066:2.066) (2.066:2.066:2.066))
        (PORT d[6] (1.39:1.39:1.39) (1.39:1.39:1.39))
        (PORT d[7] (2.325:2.325:2.325) (2.325:2.325:2.325))
        (PORT d[8] (2.593:2.593:2.593) (2.593:2.593:2.593))
        (PORT d[9] (1.874:1.874:1.874) (1.874:1.874:1.874))
        (PORT d[10] (1.683:1.683:1.683) (1.683:1.683:1.683))
        (PORT d[11] (1.936:1.936:1.936) (1.936:1.936:1.936))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.447:2.447:2.447) (2.447:2.447:2.447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.447:2.447:2.447) (2.447:2.447:2.447))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[0] (2.447:2.447:2.447) (2.447:2.447:2.447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.637:0.637:0.637) (0.637:0.637:0.637))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.578:2.578:2.578) (2.578:2.578:2.578))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.114:2.114:2.114) (2.114:2.114:2.114))
        (PORT d[1] (2.3:2.3:2.3) (2.3:2.3:2.3))
        (PORT d[2] (2.711:2.711:2.711) (2.711:2.711:2.711))
        (PORT d[3] (2.088:2.088:2.088) (2.088:2.088:2.088))
        (PORT d[4] (2.307:2.307:2.307) (2.307:2.307:2.307))
        (PORT d[5] (2.03:2.03:2.03) (2.03:2.03:2.03))
        (PORT d[6] (1.799:1.799:1.799) (1.799:1.799:1.799))
        (PORT d[7] (2.149:2.149:2.149) (2.149:2.149:2.149))
        (PORT d[8] (2.648:2.648:2.648) (2.648:2.648:2.648))
        (PORT d[9] (2.377:2.377:2.377) (2.377:2.377:2.377))
        (PORT d[10] (2.373:2.373:2.373) (2.373:2.373:2.373))
        (PORT d[11] (2.18:2.18:2.18) (2.18:2.18:2.18))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.58:2.58:2.58) (2.58:2.58:2.58))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.359:2.359:2.359) (2.359:2.359:2.359))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.58:2.58:2.58) (2.58:2.58:2.58))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[0] (2.58:2.58:2.58) (2.58:2.58:2.58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.847:1.847:1.847) (1.847:1.847:1.847))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.499:1.499:1.499) (1.499:1.499:1.499))
        (PORT d[1] (2.207:2.207:2.207) (2.207:2.207:2.207))
        (PORT d[2] (1.739:1.739:1.739) (1.739:1.739:1.739))
        (PORT d[3] (2.361:2.361:2.361) (2.361:2.361:2.361))
        (PORT d[4] (2.469:2.469:2.469) (2.469:2.469:2.469))
        (PORT d[5] (1.681:1.681:1.681) (1.681:1.681:1.681))
        (PORT d[6] (0.955:0.955:0.955) (0.955:0.955:0.955))
        (PORT d[7] (2.267:2.267:2.267) (2.267:2.267:2.267))
        (PORT d[8] (3.148:3.148:3.148) (3.148:3.148:3.148))
        (PORT d[9] (1.882:1.882:1.882) (1.882:1.882:1.882))
        (PORT d[10] (1.114:1.114:1.114) (1.114:1.114:1.114))
        (PORT d[11] (2.231:2.231:2.231) (2.231:2.231:2.231))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.848:1.848:1.848) (1.848:1.848:1.848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.848:1.848:1.848) (1.848:1.848:1.848))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (1.848:1.848:1.848) (1.848:1.848:1.848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.645:0.645:0.645) (0.645:0.645:0.645))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.483:2.483:2.483) (2.483:2.483:2.483))
        (PORT d[1] (2.567:2.567:2.567) (2.567:2.567:2.567))
        (PORT d[2] (2.43:2.43:2.43) (2.43:2.43:2.43))
        (PORT d[3] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[4] (2.999:2.999:2.999) (2.999:2.999:2.999))
        (PORT d[5] (1.252:1.252:1.252) (1.252:1.252:1.252))
        (PORT d[6] (1.913:1.913:1.913) (1.913:1.913:1.913))
        (PORT d[7] (2.805:2.805:2.805) (2.805:2.805:2.805))
        (PORT d[8] (3.309:3.309:3.309) (3.309:3.309:3.309))
        (PORT d[9] (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT d[10] (2.851:2.851:2.851) (2.851:2.851:2.851))
        (PORT d[11] (2.225:2.225:2.225) (2.225:2.225:2.225))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT d[0] (1.819:1.819:1.819) (1.819:1.819:1.819))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.795:1.795:1.795) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.63:0.63:0.63) (0.63:0.63:0.63))
        (PORT d[1] (0.778:0.778:0.778) (0.778:0.778:0.778))
        (PORT d[2] (1.126:1.126:1.126) (1.126:1.126:1.126))
        (PORT d[3] (0.615:0.615:0.615) (0.615:0.615:0.615))
        (PORT d[4] (0.788:0.788:0.788) (0.788:0.788:0.788))
        (PORT d[5] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[6] (0.811:0.811:0.811) (0.811:0.811:0.811))
        (PORT d[7] (0.608:0.608:0.608) (0.608:0.608:0.608))
        (PORT d[8] (0.792:0.792:0.792) (0.792:0.792:0.792))
        (PORT d[9] (0.614:0.614:0.614) (0.614:0.614:0.614))
        (PORT d[10] (0.608:0.608:0.608) (0.608:0.608:0.608))
        (PORT d[11] (0.765:0.765:0.765) (0.765:0.765:0.765))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT d[0] (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.738:0.738:0.738) (0.738:0.738:0.738))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.895:1.895:1.895) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.574:2.574:2.574) (2.574:2.574:2.574))
        (PORT d[1] (1.499:1.499:1.499) (1.499:1.499:1.499))
        (PORT d[2] (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT d[3] (0.917:0.917:0.917) (0.917:0.917:0.917))
        (PORT d[4] (0.901:0.901:0.901) (0.901:0.901:0.901))
        (PORT d[5] (0.917:0.917:0.917) (0.917:0.917:0.917))
        (PORT d[6] (0.886:0.886:0.886) (0.886:0.886:0.886))
        (PORT d[7] (1.583:1.583:1.583) (1.583:1.583:1.583))
        (PORT d[8] (0.879:0.879:0.879) (0.879:0.879:0.879))
        (PORT d[9] (1.832:1.832:1.832) (1.832:1.832:1.832))
        (PORT d[10] (0.759:0.759:0.759) (0.759:0.759:0.759))
        (PORT d[11] (2.058:2.058:2.058) (2.058:2.058:2.058))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.897:1.897:1.897) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.676:1.676:1.676) (1.676:1.676:1.676))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.897:1.897:1.897) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (1.897:1.897:1.897) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT d[1] (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT d[2] (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT d[3] (0.482:0.482:0.482) (0.482:0.482:0.482))
        (PORT d[4] (0.782:0.782:0.782) (0.782:0.782:0.782))
        (PORT d[5] (0.487:0.487:0.487) (0.487:0.487:0.487))
        (PORT d[6] (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT d[7] (0.525:0.525:0.525) (0.525:0.525:0.525))
        (PORT d[8] (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT d[9] (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT d[10] (0.487:0.487:0.487) (0.487:0.487:0.487))
        (PORT d[11] (0.755:0.755:0.755) (0.755:0.755:0.755))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (0.936:0.936:0.936) (0.936:0.936:0.936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (0.936:0.936:0.936) (0.936:0.936:0.936))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (0.936:0.936:0.936) (0.936:0.936:0.936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.758:1.758:1.758) (1.758:1.758:1.758))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.569:2.569:2.569) (2.569:2.569:2.569))
        (PORT d[1] (1.377:1.377:1.377) (1.377:1.377:1.377))
        (PORT d[2] (1.598:1.598:1.598) (1.598:1.598:1.598))
        (PORT d[3] (0.938:0.938:0.938) (0.938:0.938:0.938))
        (PORT d[4] (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT d[5] (0.928:0.928:0.928) (0.928:0.928:0.928))
        (PORT d[6] (0.897:0.897:0.897) (0.897:0.897:0.897))
        (PORT d[7] (1.542:1.542:1.542) (1.542:1.542:1.542))
        (PORT d[8] (0.896:0.896:0.896) (0.896:0.896:0.896))
        (PORT d[9] (0.907:0.907:0.907) (0.907:0.907:0.907))
        (PORT d[10] (0.766:0.766:0.766) (0.766:0.766:0.766))
        (PORT d[11] (2.057:2.057:2.057) (2.057:2.057:2.057))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.76:1.76:1.76) (1.76:1.76:1.76))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.539:1.539:1.539) (1.539:1.539:1.539))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.76:1.76:1.76) (1.76:1.76:1.76))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.76:1.76:1.76) (1.76:1.76:1.76))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.945:1.945:1.945) (1.945:1.945:1.945))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT d[1] (1.655:1.655:1.655) (1.655:1.655:1.655))
        (PORT d[2] (1.992:1.992:1.992) (1.992:1.992:1.992))
        (PORT d[3] (1.361:1.361:1.361) (1.361:1.361:1.361))
        (PORT d[4] (1.824:1.824:1.824) (1.824:1.824:1.824))
        (PORT d[5] (1.779:1.779:1.779) (1.779:1.779:1.779))
        (PORT d[6] (2.166:2.166:2.166) (2.166:2.166:2.166))
        (PORT d[7] (1.17:1.17:1.17) (1.17:1.17:1.17))
        (PORT d[8] (1.454:1.454:1.454) (1.454:1.454:1.454))
        (PORT d[9] (1.69:1.69:1.69) (1.69:1.69:1.69))
        (PORT d[10] (1.968:1.968:1.968) (1.968:1.968:1.968))
        (PORT d[11] (1.747:1.747:1.747) (1.747:1.747:1.747))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.946:1.946:1.946) (1.946:1.946:1.946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.946:1.946:1.946) (1.946:1.946:1.946))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[0] (1.946:1.946:1.946) (1.946:1.946:1.946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.237:1.237:1.237) (1.237:1.237:1.237))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.792:1.792:1.792) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.36:1.36:1.36) (1.36:1.36:1.36))
        (PORT d[1] (3.154:3.154:3.154) (3.154:3.154:3.154))
        (PORT d[2] (2.306:2.306:2.306) (2.306:2.306:2.306))
        (PORT d[3] (3.184:3.184:3.184) (3.184:3.184:3.184))
        (PORT d[4] (2.245:2.245:2.245) (2.245:2.245:2.245))
        (PORT d[5] (1.289:1.289:1.289) (1.289:1.289:1.289))
        (PORT d[6] (2.509:2.509:2.509) (2.509:2.509:2.509))
        (PORT d[7] (1.375:1.375:1.375) (1.375:1.375:1.375))
        (PORT d[8] (1.815:1.815:1.815) (1.815:1.815:1.815))
        (PORT d[9] (1.947:1.947:1.947) (1.947:1.947:1.947))
        (PORT d[10] (2.596:2.596:2.596) (2.596:2.596:2.596))
        (PORT d[11] (1.157:1.157:1.157) (1.157:1.157:1.157))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.794:1.794:1.794) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.832:1.832:1.832) (1.832:1.832:1.832))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.794:1.794:1.794) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT d[0] (1.794:1.794:1.794) (1.794:1.794:1.794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.834:1.834:1.834) (1.834:1.834:1.834))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.485:1.485:1.485) (1.485:1.485:1.485))
        (PORT d[1] (2.061:2.061:2.061) (2.061:2.061:2.061))
        (PORT d[2] (1.558:1.558:1.558) (1.558:1.558:1.558))
        (PORT d[3] (2.694:2.694:2.694) (2.694:2.694:2.694))
        (PORT d[4] (2.847:2.847:2.847) (2.847:2.847:2.847))
        (PORT d[5] (2.227:2.227:2.227) (2.227:2.227:2.227))
        (PORT d[6] (1.257:1.257:1.257) (1.257:1.257:1.257))
        (PORT d[7] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[8] (2.355:2.355:2.355) (2.355:2.355:2.355))
        (PORT d[9] (1.85:1.85:1.85) (1.85:1.85:1.85))
        (PORT d[10] (1.434:1.434:1.434) (1.434:1.434:1.434))
        (PORT d[11] (2.251:2.251:2.251) (2.251:2.251:2.251))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[0] (1.835:1.835:1.835) (1.835:1.835:1.835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.586:0.586:0.586) (0.586:0.586:0.586))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.974:1.974:1.974) (1.974:1.974:1.974))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.631:2.631:2.631) (2.631:2.631:2.631))
        (PORT d[1] (2.716:2.716:2.716) (2.716:2.716:2.716))
        (PORT d[2] (2.582:2.582:2.582) (2.582:2.582:2.582))
        (PORT d[3] (1.363:1.363:1.363) (1.363:1.363:1.363))
        (PORT d[4] (1.232:1.232:1.232) (1.232:1.232:1.232))
        (PORT d[5] (1.516:1.516:1.516) (1.516:1.516:1.516))
        (PORT d[6] (2.055:2.055:2.055) (2.055:2.055:2.055))
        (PORT d[7] (2.946:2.946:2.946) (2.946:2.946:2.946))
        (PORT d[8] (2.122:2.122:2.122) (2.122:2.122:2.122))
        (PORT d[9] (1.694:1.694:1.694) (1.694:1.694:1.694))
        (PORT d[10] (2.935:2.935:2.935) (2.935:2.935:2.935))
        (PORT d[11] (2.248:2.248:2.248) (2.248:2.248:2.248))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.976:1.976:1.976) (1.976:1.976:1.976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.755:1.755:1.755) (1.755:1.755:1.755))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.976:1.976:1.976) (1.976:1.976:1.976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT d[0] (1.976:1.976:1.976) (1.976:1.976:1.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (2.633:2.633:2.633) (2.633:2.633:2.633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.629:1.629:1.629) (1.629:1.629:1.629))
        (PORT d[1] (1.755:1.755:1.755) (1.755:1.755:1.755))
        (PORT d[2] (2.188:2.188:2.188) (2.188:2.188:2.188))
        (PORT d[3] (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT d[4] (1.547:1.547:1.547) (1.547:1.547:1.547))
        (PORT d[5] (1.787:1.787:1.787) (1.787:1.787:1.787))
        (PORT d[6] (1.856:1.856:1.856) (1.856:1.856:1.856))
        (PORT d[7] (1.941:1.941:1.941) (1.941:1.941:1.941))
        (PORT d[8] (1.875:1.875:1.875) (1.875:1.875:1.875))
        (PORT d[9] (2.046:2.046:2.046) (2.046:2.046:2.046))
        (PORT d[10] (1.653:1.653:1.653) (1.653:1.653:1.653))
        (PORT d[11] (1.496:1.496:1.496) (1.496:1.496:1.496))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (2.634:2.634:2.634) (2.634:2.634:2.634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (2.634:2.634:2.634) (2.634:2.634:2.634))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT d[0] (2.634:2.634:2.634) (2.634:2.634:2.634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (2.798:2.798:2.798) (2.798:2.798:2.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.102:2.102:2.102) (2.102:2.102:2.102))
        (PORT d[1] (2.707:2.707:2.707) (2.707:2.707:2.707))
        (PORT d[2] (3.296:3.296:3.296) (3.296:3.296:3.296))
        (PORT d[3] (2.717:2.717:2.717) (2.717:2.717:2.717))
        (PORT d[4] (2.746:2.746:2.746) (2.746:2.746:2.746))
        (PORT d[5] (1.902:1.902:1.902) (1.902:1.902:1.902))
        (PORT d[6] (2.323:2.323:2.323) (2.323:2.323:2.323))
        (PORT d[7] (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT d[8] (2.294:2.294:2.294) (2.294:2.294:2.294))
        (PORT d[9] (2.565:2.565:2.565) (2.565:2.565:2.565))
        (PORT d[10] (2.384:2.384:2.384) (2.384:2.384:2.384))
        (PORT d[11] (2.215:2.215:2.215) (2.215:2.215:2.215))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (2.8:2.8:2.8) (2.8:2.8:2.8))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.579:2.579:2.579) (2.579:2.579:2.579))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (2.8:2.8:2.8) (2.8:2.8:2.8))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (2.8:2.8:2.8) (2.8:2.8:2.8))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.832:2.832:2.832) (2.832:2.832:2.832))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.232:1.232:1.232) (1.232:1.232:1.232))
        (PORT d[1] (1.546:1.546:1.546) (1.546:1.546:1.546))
        (PORT d[2] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[3] (1.992:1.992:1.992) (1.992:1.992:1.992))
        (PORT d[4] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[5] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[6] (1.682:1.682:1.682) (1.682:1.682:1.682))
        (PORT d[7] (2.114:2.114:2.114) (2.114:2.114:2.114))
        (PORT d[8] (2.548:2.548:2.548) (2.548:2.548:2.548))
        (PORT d[9] (1.233:1.233:1.233) (1.233:1.233:1.233))
        (PORT d[10] (1.876:1.876:1.876) (1.876:1.876:1.876))
        (PORT d[11] (1.506:1.506:1.506) (1.506:1.506:1.506))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.833:2.833:2.833) (2.833:2.833:2.833))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.833:2.833:2.833) (2.833:2.833:2.833))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[0] (2.833:2.833:2.833) (2.833:2.833:2.833))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.637:2.637:2.637) (2.637:2.637:2.637))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[1] (2.434:2.434:2.434) (2.434:2.434:2.434))
        (PORT d[2] (2.856:2.856:2.856) (2.856:2.856:2.856))
        (PORT d[3] (2.318:2.318:2.318) (2.318:2.318:2.318))
        (PORT d[4] (1.884:1.884:1.884) (1.884:1.884:1.884))
        (PORT d[5] (1.7:1.7:1.7) (1.7:1.7:1.7))
        (PORT d[6] (1.948:1.948:1.948) (1.948:1.948:1.948))
        (PORT d[7] (1.717:1.717:1.717) (1.717:1.717:1.717))
        (PORT d[8] (2.525:2.525:2.525) (2.525:2.525:2.525))
        (PORT d[9] (1.964:1.964:1.964) (1.964:1.964:1.964))
        (PORT d[10] (2.257:2.257:2.257) (2.257:2.257:2.257))
        (PORT d[11] (2.164:2.164:2.164) (2.164:2.164:2.164))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.639:2.639:2.639) (2.639:2.639:2.639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.418:2.418:2.418) (2.418:2.418:2.418))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.639:2.639:2.639) (2.639:2.639:2.639))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT d[0] (2.639:2.639:2.639) (2.639:2.639:2.639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.513:1.513:1.513) (1.513:1.513:1.513))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.181:1.181:1.181) (1.181:1.181:1.181))
        (PORT d[1] (2.193:2.193:2.193) (2.193:2.193:2.193))
        (PORT d[2] (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT d[3] (2.518:2.518:2.518) (2.518:2.518:2.518))
        (PORT d[4] (2.844:2.844:2.844) (2.844:2.844:2.844))
        (PORT d[5] (2.062:2.062:2.062) (2.062:2.062:2.062))
        (PORT d[6] (1.274:1.274:1.274) (1.274:1.274:1.274))
        (PORT d[7] (2.518:2.518:2.518) (2.518:2.518:2.518))
        (PORT d[8] (2.833:2.833:2.833) (2.833:2.833:2.833))
        (PORT d[9] (1.549:1.549:1.549) (1.549:1.549:1.549))
        (PORT d[10] (1.468:1.468:1.468) (1.468:1.468:1.468))
        (PORT d[11] (2.518:2.518:2.518) (2.518:2.518:2.518))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.514:1.514:1.514) (1.514:1.514:1.514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.514:1.514:1.514) (1.514:1.514:1.514))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (1.514:1.514:1.514) (1.514:1.514:1.514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.837:0.837:0.837) (0.837:0.837:0.837))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.056:2.056:2.056) (2.056:2.056:2.056))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.604:2.604:2.604) (2.604:2.604:2.604))
        (PORT d[1] (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT d[2] (2.938:2.938:2.938) (2.938:2.938:2.938))
        (PORT d[3] (1.657:1.657:1.657) (1.657:1.657:1.657))
        (PORT d[4] (1.404:1.404:1.404) (1.404:1.404:1.404))
        (PORT d[5] (1.099:1.099:1.099) (1.099:1.099:1.099))
        (PORT d[6] (2.411:2.411:2.411) (2.411:2.411:2.411))
        (PORT d[7] (1.523:1.523:1.523) (1.523:1.523:1.523))
        (PORT d[8] (1.938:1.938:1.938) (1.938:1.938:1.938))
        (PORT d[9] (1.086:1.086:1.086) (1.086:1.086:1.086))
        (PORT d[10] (2.961:2.961:2.961) (2.961:2.961:2.961))
        (PORT d[11] (1.7:1.7:1.7) (1.7:1.7:1.7))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.837:1.837:1.837) (1.837:1.837:1.837))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT d[0] (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (2.696:2.696:2.696) (2.696:2.696:2.696))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.241:1.241:1.241) (1.241:1.241:1.241))
        (PORT d[1] (1.533:1.533:1.533) (1.533:1.533:1.533))
        (PORT d[2] (2.007:2.007:2.007) (2.007:2.007:2.007))
        (PORT d[3] (1.976:1.976:1.976) (1.976:1.976:1.976))
        (PORT d[4] (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT d[5] (1.72:1.72:1.72) (1.72:1.72:1.72))
        (PORT d[6] (1.715:1.715:1.715) (1.715:1.715:1.715))
        (PORT d[7] (2.266:2.266:2.266) (2.266:2.266:2.266))
        (PORT d[8] (2.672:2.672:2.672) (2.672:2.672:2.672))
        (PORT d[9] (1.331:1.331:1.331) (1.331:1.331:1.331))
        (PORT d[10] (1.738:1.738:1.738) (1.738:1.738:1.738))
        (PORT d[11] (1.351:1.351:1.351) (1.351:1.351:1.351))
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT ena (2.697:2.697:2.697) (2.697:2.697:2.697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT ena (2.697:2.697:2.697) (2.697:2.697:2.697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT d[0] (2.697:2.697:2.697) (2.697:2.697:2.697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.097:1.097:1.097) (1.097:1.097:1.097))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.622:2.622:2.622) (2.622:2.622:2.622))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.81:1.81:1.81) (1.81:1.81:1.81))
        (PORT d[1] (2.273:2.273:2.273) (2.273:2.273:2.273))
        (PORT d[2] (2.891:2.891:2.891) (2.891:2.891:2.891))
        (PORT d[3] (2.165:2.165:2.165) (2.165:2.165:2.165))
        (PORT d[4] (2.249:2.249:2.249) (2.249:2.249:2.249))
        (PORT d[5] (1.713:1.713:1.713) (1.713:1.713:1.713))
        (PORT d[6] (2.046:2.046:2.046) (2.046:2.046:2.046))
        (PORT d[7] (2.132:2.132:2.132) (2.132:2.132:2.132))
        (PORT d[8] (2.381:2.381:2.381) (2.381:2.381:2.381))
        (PORT d[9] (1.991:1.991:1.991) (1.991:1.991:1.991))
        (PORT d[10] (2.129:2.129:2.129) (2.129:2.129:2.129))
        (PORT d[11] (2.012:2.012:2.012) (2.012:2.012:2.012))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.624:2.624:2.624) (2.624:2.624:2.624))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.403:2.403:2.403) (2.403:2.403:2.403))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.624:2.624:2.624) (2.624:2.624:2.624))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT d[0] (2.624:2.624:2.624) (2.624:2.624:2.624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.491:2.491:2.491) (2.491:2.491:2.491))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT d[1] (1.741:1.741:1.741) (1.741:1.741:1.741))
        (PORT d[2] (2.049:2.049:2.049) (2.049:2.049:2.049))
        (PORT d[3] (1.413:1.413:1.413) (1.413:1.413:1.413))
        (PORT d[4] (1.448:1.448:1.448) (1.448:1.448:1.448))
        (PORT d[5] (1.763:1.763:1.763) (1.763:1.763:1.763))
        (PORT d[6] (1.962:1.962:1.962) (1.962:1.962:1.962))
        (PORT d[7] (2.088:2.088:2.088) (2.088:2.088:2.088))
        (PORT d[8] (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT d[9] (2.031:2.031:2.031) (2.031:2.031:2.031))
        (PORT d[10] (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT d[11] (1.782:1.782:1.782) (1.782:1.782:1.782))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.492:2.492:2.492) (2.492:2.492:2.492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.492:2.492:2.492) (2.492:2.492:2.492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (2.492:2.492:2.492) (2.492:2.492:2.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (2.96:2.96:2.96) (2.96:2.96:2.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.956:1.956:1.956) (1.956:1.956:1.956))
        (PORT d[1] (2.675:2.675:2.675) (2.675:2.675:2.675))
        (PORT d[2] (3.114:3.114:3.114) (3.114:3.114:3.114))
        (PORT d[3] (2.692:2.692:2.692) (2.692:2.692:2.692))
        (PORT d[4] (2.722:2.722:2.722) (2.722:2.722:2.722))
        (PORT d[5] (1.894:1.894:1.894) (1.894:1.894:1.894))
        (PORT d[6] (2.297:2.297:2.297) (2.297:2.297:2.297))
        (PORT d[7] (1.721:1.721:1.721) (1.721:1.721:1.721))
        (PORT d[8] (2.284:2.284:2.284) (2.284:2.284:2.284))
        (PORT d[9] (2.462:2.462:2.462) (2.462:2.462:2.462))
        (PORT d[10] (2.075:2.075:2.075) (2.075:2.075:2.075))
        (PORT d[11] (2.074:2.074:2.074) (2.074:2.074:2.074))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.962:2.962:2.962) (2.962:2.962:2.962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.741:2.741:2.741) (2.741:2.741:2.741))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.962:2.962:2.962) (2.962:2.962:2.962))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (2.962:2.962:2.962) (2.962:2.962:2.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.693:1.693:1.693) (1.693:1.693:1.693))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.349:1.349:1.349) (1.349:1.349:1.349))
        (PORT d[1] (2.04:2.04:2.04) (2.04:2.04:2.04))
        (PORT d[2] (1.562:1.562:1.562) (1.562:1.562:1.562))
        (PORT d[3] (2.699:2.699:2.699) (2.699:2.699:2.699))
        (PORT d[4] (2.836:2.836:2.836) (2.836:2.836:2.836))
        (PORT d[5] (1.945:1.945:1.945) (1.945:1.945:1.945))
        (PORT d[6] (1.252:1.252:1.252) (1.252:1.252:1.252))
        (PORT d[7] (2.35:2.35:2.35) (2.35:2.35:2.35))
        (PORT d[8] (2.991:2.991:2.991) (2.991:2.991:2.991))
        (PORT d[9] (1.71:1.71:1.71) (1.71:1.71:1.71))
        (PORT d[10] (1.287:1.287:1.287) (1.287:1.287:1.287))
        (PORT d[11] (2.246:2.246:2.246) (2.246:2.246:2.246))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.694:1.694:1.694) (1.694:1.694:1.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.694:1.694:1.694) (1.694:1.694:1.694))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[0] (1.694:1.694:1.694) (1.694:1.694:1.694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.687:0.687:0.687) (0.687:0.687:0.687))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.988:1.988:1.988) (1.988:1.988:1.988))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.641:2.641:2.641) (2.641:2.641:2.641))
        (PORT d[1] (1.684:1.684:1.684) (1.684:1.684:1.684))
        (PORT d[2] (2.586:2.586:2.586) (2.586:2.586:2.586))
        (PORT d[3] (1.379:1.379:1.379) (1.379:1.379:1.379))
        (PORT d[4] (1.233:1.233:1.233) (1.233:1.233:1.233))
        (PORT d[5] (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT d[6] (2.069:2.069:2.069) (2.069:2.069:2.069))
        (PORT d[7] (2.951:2.951:2.951) (2.951:2.951:2.951))
        (PORT d[8] (2.108:2.108:2.108) (2.108:2.108:2.108))
        (PORT d[9] (1.705:1.705:1.705) (1.705:1.705:1.705))
        (PORT d[10] (3.063:3.063:3.063) (3.063:3.063:3.063))
        (PORT d[11] (1.879:1.879:1.879) (1.879:1.879:1.879))
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT ena (1.99:1.99:1.99) (1.99:1.99:1.99))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.769:1.769:1.769) (1.769:1.769:1.769))
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT ena (1.99:1.99:1.99) (1.99:1.99:1.99))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT d[0] (1.99:1.99:1.99) (1.99:1.99:1.99))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.719:1.719:1.719) (1.719:1.719:1.719))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.667:2.667:2.667) (2.667:2.667:2.667))
        (PORT d[1] (2.544:2.544:2.544) (2.544:2.544:2.544))
        (PORT d[2] (2.168:2.168:2.168) (2.168:2.168:2.168))
        (PORT d[3] (2.186:2.186:2.186) (2.186:2.186:2.186))
        (PORT d[4] (2.666:2.666:2.666) (2.666:2.666:2.666))
        (PORT d[5] (1.607:1.607:1.607) (1.607:1.607:1.607))
        (PORT d[6] (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT d[7] (1.934:1.934:1.934) (1.934:1.934:1.934))
        (PORT d[8] (2.208:2.208:2.208) (2.208:2.208:2.208))
        (PORT d[9] (2.197:2.197:2.197) (2.197:2.197:2.197))
        (PORT d[10] (1.134:1.134:1.134) (1.134:1.134:1.134))
        (PORT d[11] (2.312:2.312:2.312) (2.312:2.312:2.312))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.72:1.72:1.72) (1.72:1.72:1.72))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.72:1.72:1.72) (1.72:1.72:1.72))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (1.72:1.72:1.72) (1.72:1.72:1.72))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.772:0.772:0.772) (0.772:0.772:0.772))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.036:2.036:2.036) (2.036:2.036:2.036))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.15:2.15:2.15) (2.15:2.15:2.15))
        (PORT d[1] (2.121:2.121:2.121) (2.121:2.121:2.121))
        (PORT d[2] (2.462:2.462:2.462) (2.462:2.462:2.462))
        (PORT d[3] (1.647:1.647:1.647) (1.647:1.647:1.647))
        (PORT d[4] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[5] (1.695:1.695:1.695) (1.695:1.695:1.695))
        (PORT d[6] (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[7] (2.636:2.636:2.636) (2.636:2.636:2.636))
        (PORT d[8] (3.116:3.116:3.116) (3.116:3.116:3.116))
        (PORT d[9] (1.552:1.552:1.552) (1.552:1.552:1.552))
        (PORT d[10] (2.643:2.643:2.643) (2.643:2.643:2.643))
        (PORT d[11] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.038:2.038:2.038) (2.038:2.038:2.038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.817:1.817:1.817) (1.817:1.817:1.817))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.038:2.038:2.038) (2.038:2.038:2.038))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[0] (2.038:2.038:2.038) (2.038:2.038:2.038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.656:1.656:1.656) (1.656:1.656:1.656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT d[1] (0.625:0.625:0.625) (0.625:0.625:0.625))
        (PORT d[2] (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT d[3] (0.63:0.63:0.63) (0.63:0.63:0.63))
        (PORT d[4] (0.631:0.631:0.631) (0.631:0.631:0.631))
        (PORT d[5] (0.626:0.626:0.626) (0.626:0.626:0.626))
        (PORT d[6] (1.948:1.948:1.948) (1.948:1.948:1.948))
        (PORT d[7] (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT d[8] (0.647:0.647:0.647) (0.647:0.647:0.647))
        (PORT d[9] (1.378:1.378:1.378) (1.378:1.378:1.378))
        (PORT d[10] (0.647:0.647:0.647) (0.647:0.647:0.647))
        (PORT d[11] (0.887:0.887:0.887) (0.887:0.887:0.887))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.619:0.619:0.619) (0.619:0.619:0.619))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.926:1.926:1.926) (1.926:1.926:1.926))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.64:2.64:2.64) (2.64:2.64:2.64))
        (PORT d[1] (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT d[2] (2.373:2.373:2.373) (2.373:2.373:2.373))
        (PORT d[3] (0.77:0.77:0.77) (0.77:0.77:0.77))
        (PORT d[4] (0.881:0.881:0.881) (0.881:0.881:0.881))
        (PORT d[5] (0.761:0.761:0.761) (0.761:0.761:0.761))
        (PORT d[6] (0.871:0.871:0.871) (0.871:0.871:0.871))
        (PORT d[7] (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT d[8] (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT d[9] (1.847:1.847:1.847) (1.847:1.847:1.847))
        (PORT d[10] (0.909:0.909:0.909) (0.909:0.909:0.909))
        (PORT d[11] (2.207:2.207:2.207) (2.207:2.207:2.207))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (1.928:1.928:1.928) (1.928:1.928:1.928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.707:1.707:1.707) (1.707:1.707:1.707))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (1.928:1.928:1.928) (1.928:1.928:1.928))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[0] (1.928:1.928:1.928) (1.928:1.928:1.928))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.031:1.031:1.031) (1.031:1.031:1.031))
        (PORT ena (1.893:1.893:1.893) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.868:1.868:1.868) (1.868:1.868:1.868))
        (PORT d[1] (1.474:1.474:1.474) (1.474:1.474:1.474))
        (PORT d[2] (1.83:1.83:1.83) (1.83:1.83:1.83))
        (PORT d[3] (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT d[4] (1.963:1.963:1.963) (1.963:1.963:1.963))
        (PORT d[5] (2.245:2.245:2.245) (2.245:2.245:2.245))
        (PORT d[6] (2.322:2.322:2.322) (2.322:2.322:2.322))
        (PORT d[7] (2.845:2.845:2.845) (2.845:2.845:2.845))
        (PORT d[8] (2.838:2.838:2.838) (2.838:2.838:2.838))
        (PORT d[9] (1.541:1.541:1.541) (1.541:1.541:1.541))
        (PORT d[10] (2.13:2.13:2.13) (2.13:2.13:2.13))
        (PORT d[11] (1.592:1.592:1.592) (1.592:1.592:1.592))
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT ena (1.894:1.894:1.894) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT ena (1.894:1.894:1.894) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT d[0] (1.894:1.894:1.894) (1.894:1.894:1.894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.154:1.154:1.154) (1.154:1.154:1.154))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT clk (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT ena (1.818:1.818:1.818) (1.818:1.818:1.818))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT d[1] (3.311:3.311:3.311) (3.311:3.311:3.311))
        (PORT d[2] (2.455:2.455:2.455) (2.455:2.455:2.455))
        (PORT d[3] (3.363:3.363:3.363) (3.363:3.363:3.363))
        (PORT d[4] (1.604:1.604:1.604) (1.604:1.604:1.604))
        (PORT d[5] (1.326:1.326:1.326) (1.326:1.326:1.326))
        (PORT d[6] (2.675:2.675:2.675) (2.675:2.675:2.675))
        (PORT d[7] (1.55:1.55:1.55) (1.55:1.55:1.55))
        (PORT d[8] (1.982:1.982:1.982) (1.982:1.982:1.982))
        (PORT d[9] (2.244:2.244:2.244) (2.244:2.244:2.244))
        (PORT d[10] (2.759:2.759:2.759) (2.759:2.759:2.759))
        (PORT d[11] (1.105:1.105:1.105) (1.105:1.105:1.105))
        (PORT clk (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT ena (1.82:1.82:1.82) (1.82:1.82:1.82))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.599:1.599:1.599) (1.599:1.599:1.599))
        (PORT clk (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT ena (1.82:1.82:1.82) (1.82:1.82:1.82))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT d[0] (1.82:1.82:1.82) (1.82:1.82:1.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.158:1.158:1.158) (1.158:1.158:1.158))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.158:1.158:1.158) (1.158:1.158:1.158))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.158:1.158:1.158) (1.158:1.158:1.158))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (2.589:2.589:2.589) (2.589:2.589:2.589))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.788:1.788:1.788) (1.788:1.788:1.788))
        (PORT d[1] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[2] (2.04:2.04:2.04) (2.04:2.04:2.04))
        (PORT d[3] (1.436:1.436:1.436) (1.436:1.436:1.436))
        (PORT d[4] (1.461:1.461:1.461) (1.461:1.461:1.461))
        (PORT d[5] (1.898:1.898:1.898) (1.898:1.898:1.898))
        (PORT d[6] (1.827:1.827:1.827) (1.827:1.827:1.827))
        (PORT d[7] (2.098:2.098:2.098) (2.098:2.098:2.098))
        (PORT d[8] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[9] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[10] (1.628:1.628:1.628) (1.628:1.628:1.628))
        (PORT d[11] (1.923:1.923:1.923) (1.923:1.923:1.923))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.59:2.59:2.59) (2.59:2.59:2.59))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.59:2.59:2.59) (2.59:2.59:2.59))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT d[0] (2.59:2.59:2.59) (2.59:2.59:2.59))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.974:2.974:2.974) (2.974:2.974:2.974))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.956:1.956:1.956) (1.956:1.956:1.956))
        (PORT d[1] (2.562:2.562:2.562) (2.562:2.562:2.562))
        (PORT d[2] (3.131:3.131:3.131) (3.131:3.131:3.131))
        (PORT d[3] (2.562:2.562:2.562) (2.562:2.562:2.562))
        (PORT d[4] (2.715:2.715:2.715) (2.715:2.715:2.715))
        (PORT d[5] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT d[6] (2.059:2.059:2.059) (2.059:2.059:2.059))
        (PORT d[7] (1.737:1.737:1.737) (1.737:1.737:1.737))
        (PORT d[8] (2.268:2.268:2.268) (2.268:2.268:2.268))
        (PORT d[9] (2.469:2.469:2.469) (2.469:2.469:2.469))
        (PORT d[10] (2.245:2.245:2.245) (2.245:2.245:2.245))
        (PORT d[11] (2.071:2.071:2.071) (2.071:2.071:2.071))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.976:2.976:2.976) (2.976:2.976:2.976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.755:2.755:2.755) (2.755:2.755:2.755))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.976:2.976:2.976) (2.976:2.976:2.976))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (2.976:2.976:2.976) (2.976:2.976:2.976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.385:1.385:1.385) (1.385:1.385:1.385))
        (PORT d[1] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[2] (2.027:2.027:2.027) (2.027:2.027:2.027))
        (PORT d[3] (1.866:1.866:1.866) (1.866:1.866:1.866))
        (PORT d[4] (1.677:1.677:1.677) (1.677:1.677:1.677))
        (PORT d[5] (1.708:1.708:1.708) (1.708:1.708:1.708))
        (PORT d[6] (1.72:1.72:1.72) (1.72:1.72:1.72))
        (PORT d[7] (2.385:2.385:2.385) (2.385:2.385:2.385))
        (PORT d[8] (2.686:2.686:2.686) (2.686:2.686:2.686))
        (PORT d[9] (1.369:1.369:1.369) (1.369:1.369:1.369))
        (PORT d[10] (1.717:1.717:1.717) (1.717:1.717:1.717))
        (PORT d[11] (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT clk (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT ena (2.572:2.572:2.572) (2.572:2.572:2.572))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT ena (2.572:2.572:2.572) (2.572:2.572:2.572))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT d[0] (2.572:2.572:2.572) (2.572:2.572:2.572))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.213:1.213:1.213) (1.213:1.213:1.213))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.213:1.213:1.213) (1.213:1.213:1.213))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.213:1.213:1.213) (1.213:1.213:1.213))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.168:1.168:1.168) (1.168:1.168:1.168))
        (PORT clk (1.093:1.093:1.093) (1.093:1.093:1.093))
        (PORT ena (2.603:2.603:2.603) (2.603:2.603:2.603))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.808:1.808:1.808) (1.808:1.808:1.808))
        (PORT d[1] (2.256:2.256:2.256) (2.256:2.256:2.256))
        (PORT d[2] (2.889:2.889:2.889) (2.889:2.889:2.889))
        (PORT d[3] (2.183:2.183:2.183) (2.183:2.183:2.183))
        (PORT d[4] (2.126:2.126:2.126) (2.126:2.126:2.126))
        (PORT d[5] (1.834:1.834:1.834) (1.834:1.834:1.834))
        (PORT d[6] (1.907:1.907:1.907) (1.907:1.907:1.907))
        (PORT d[7] (1.982:1.982:1.982) (1.982:1.982:1.982))
        (PORT d[8] (2.256:2.256:2.256) (2.256:2.256:2.256))
        (PORT d[9] (1.991:1.991:1.991) (1.991:1.991:1.991))
        (PORT d[10] (2.248:2.248:2.248) (2.248:2.248:2.248))
        (PORT d[11] (2.046:2.046:2.046) (2.046:2.046:2.046))
        (PORT clk (1.095:1.095:1.095) (1.095:1.095:1.095))
        (PORT ena (2.605:2.605:2.605) (2.605:2.605:2.605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.384:2.384:2.384) (2.384:2.384:2.384))
        (PORT clk (1.095:1.095:1.095) (1.095:1.095:1.095))
        (PORT ena (2.605:2.605:2.605) (2.605:2.605:2.605))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.095:1.095:1.095) (1.095:1.095:1.095))
        (PORT d[0] (2.605:2.605:2.605) (2.605:2.605:2.605))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.217:1.217:1.217) (1.217:1.217:1.217))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.217:1.217:1.217) (1.217:1.217:1.217))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.217:1.217:1.217) (1.217:1.217:1.217))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (2.103:2.103:2.103) (2.103:2.103:2.103))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.155:1.155:1.155) (1.155:1.155:1.155))
        (PORT d[1] (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT d[2] (2.028:2.028:2.028) (2.028:2.028:2.028))
        (PORT d[3] (1.18:1.18:1.18) (1.18:1.18:1.18))
        (PORT d[4] (1.698:1.698:1.698) (1.698:1.698:1.698))
        (PORT d[5] (1.633:1.633:1.633) (1.633:1.633:1.633))
        (PORT d[6] (2.131:2.131:2.131) (2.131:2.131:2.131))
        (PORT d[7] (1.414:1.414:1.414) (1.414:1.414:1.414))
        (PORT d[8] (1.889:1.889:1.889) (1.889:1.889:1.889))
        (PORT d[9] (1.624:1.624:1.624) (1.624:1.624:1.624))
        (PORT d[10] (1.719:1.719:1.719) (1.719:1.719:1.719))
        (PORT d[11] (1.773:1.773:1.773) (1.773:1.773:1.773))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.443:0.443:0.443) (0.443:0.443:0.443))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.031:2.031:2.031) (2.031:2.031:2.031))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.102:1.102:1.102) (1.102:1.102:1.102))
        (PORT d[1] (2.979:2.979:2.979) (2.979:2.979:2.979))
        (PORT d[2] (3.311:3.311:3.311) (3.311:3.311:3.311))
        (PORT d[3] (2.907:2.907:2.907) (2.907:2.907:2.907))
        (PORT d[4] (2.105:2.105:2.105) (2.105:2.105:2.105))
        (PORT d[5] (1.298:1.298:1.298) (1.298:1.298:1.298))
        (PORT d[6] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT d[7] (1.115:1.115:1.115) (1.115:1.115:1.115))
        (PORT d[8] (1.656:1.656:1.656) (1.656:1.656:1.656))
        (PORT d[9] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[10] (2.597:2.597:2.597) (2.597:2.597:2.597))
        (PORT d[11] (1.298:1.298:1.298) (1.298:1.298:1.298))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.033:2.033:2.033) (2.033:2.033:2.033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.812:1.812:1.812) (1.812:1.812:1.812))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.033:2.033:2.033) (2.033:2.033:2.033))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (2.033:2.033:2.033) (2.033:2.033:2.033))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.642:0.642:0.642) (0.642:0.642:0.642))
        (PORT d[1] (0.788:0.788:0.788) (0.788:0.788:0.788))
        (PORT d[2] (1.136:1.136:1.136) (1.136:1.136:1.136))
        (PORT d[3] (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT d[4] (0.887:0.887:0.887) (0.887:0.887:0.887))
        (PORT d[5] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[6] (1.841:1.841:1.841) (1.841:1.841:1.841))
        (PORT d[7] (0.8:0.8:0.8) (0.8:0.8:0.8))
        (PORT d[8] (0.793:0.793:0.793) (0.793:0.793:0.793))
        (PORT d[9] (0.626:0.626:0.626) (0.626:0.626:0.626))
        (PORT d[10] (0.63:0.63:0.63) (0.63:0.63:0.63))
        (PORT d[11] (1.957:1.957:1.957) (1.957:1.957:1.957))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (0.789:0.789:0.789) (0.789:0.789:0.789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (0.789:0.789:0.789) (0.789:0.789:0.789))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT d[0] (0.789:0.789:0.789) (0.789:0.789:0.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.568:0.568:0.568) (0.568:0.568:0.568))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.913:1.913:1.913) (1.913:1.913:1.913))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.583:2.583:2.583) (2.583:2.583:2.583))
        (PORT d[1] (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT d[2] (2.351:2.351:2.351) (2.351:2.351:2.351))
        (PORT d[3] (0.779:0.779:0.779) (0.779:0.779:0.779))
        (PORT d[4] (0.891:0.891:0.891) (0.891:0.891:0.891))
        (PORT d[5] (0.771:0.771:0.771) (0.771:0.771:0.771))
        (PORT d[6] (0.76:0.76:0.76) (0.76:0.76:0.76))
        (PORT d[7] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT d[8] (0.914:0.914:0.914) (0.914:0.914:0.914))
        (PORT d[9] (1.842:1.842:1.842) (1.842:1.842:1.842))
        (PORT d[10] (0.9:0.9:0.9) (0.9:0.9:0.9))
        (PORT d[11] (1.942:1.942:1.942) (1.942:1.942:1.942))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.915:1.915:1.915) (1.915:1.915:1.915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.694:1.694:1.694) (1.694:1.694:1.694))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.915:1.915:1.915) (1.915:1.915:1.915))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (1.915:1.915:1.915) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT ena (2.595:2.595:2.595) (2.595:2.595:2.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.242:1.242:1.242) (1.242:1.242:1.242))
        (PORT d[1] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[2] (1.86:1.86:1.86) (1.86:1.86:1.86))
        (PORT d[3] (1.723:1.723:1.723) (1.723:1.723:1.723))
        (PORT d[4] (1.561:1.561:1.561) (1.561:1.561:1.561))
        (PORT d[5] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[6] (1.696:1.696:1.696) (1.696:1.696:1.696))
        (PORT d[7] (2.241:2.241:2.241) (2.241:2.241:2.241))
        (PORT d[8] (2.661:2.661:2.661) (2.661:2.661:2.661))
        (PORT d[9] (1.467:1.467:1.467) (1.467:1.467:1.467))
        (PORT d[10] (1.462:1.462:1.462) (1.462:1.462:1.462))
        (PORT d[11] (1.487:1.487:1.487) (1.487:1.487:1.487))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.596:2.596:2.596) (2.596:2.596:2.596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.596:2.596:2.596) (2.596:2.596:2.596))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT d[0] (2.596:2.596:2.596) (2.596:2.596:2.596))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (2.633:2.633:2.633) (2.633:2.633:2.633))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.946:1.946:1.946) (1.946:1.946:1.946))
        (PORT d[1] (2.424:2.424:2.424) (2.424:2.424:2.424))
        (PORT d[2] (2.874:2.874:2.874) (2.874:2.874:2.874))
        (PORT d[3] (2.146:2.146:2.146) (2.146:2.146:2.146))
        (PORT d[4] (2.369:2.369:2.369) (2.369:2.369:2.369))
        (PORT d[5] (1.717:1.717:1.717) (1.717:1.717:1.717))
        (PORT d[6] (1.936:1.936:1.936) (1.936:1.936:1.936))
        (PORT d[7] (2.145:2.145:2.145) (2.145:2.145:2.145))
        (PORT d[8] (2.431:2.431:2.431) (2.431:2.431:2.431))
        (PORT d[9] (1.972:1.972:1.972) (1.972:1.972:1.972))
        (PORT d[10] (2.248:2.248:2.248) (2.248:2.248:2.248))
        (PORT d[11] (2.148:2.148:2.148) (2.148:2.148:2.148))
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT ena (2.635:2.635:2.635) (2.635:2.635:2.635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.414:2.414:2.414) (2.414:2.414:2.414))
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT ena (2.635:2.635:2.635) (2.635:2.635:2.635))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT d[0] (2.635:2.635:2.635) (2.635:2.635:2.635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.211:1.211:1.211) (1.211:1.211:1.211))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.526:1.526:1.526) (1.526:1.526:1.526))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.659:0.659:0.659) (0.659:0.659:0.659))
        (PORT d[1] (0.633:0.633:0.633) (0.633:0.633:0.633))
        (PORT d[2] (1.601:1.601:1.601) (1.601:1.601:1.601))
        (PORT d[3] (2.765:2.765:2.765) (2.765:2.765:2.765))
        (PORT d[4] (0.644:0.644:0.644) (0.644:0.644:0.644))
        (PORT d[5] (2.101:2.101:2.101) (2.101:2.101:2.101))
        (PORT d[6] (1.821:1.821:1.821) (1.821:1.821:1.821))
        (PORT d[7] (2.508:2.508:2.508) (2.508:2.508:2.508))
        (PORT d[8] (0.656:0.656:0.656) (0.656:0.656:0.656))
        (PORT d[9] (1.368:1.368:1.368) (1.368:1.368:1.368))
        (PORT d[10] (0.654:0.654:0.654) (0.654:0.654:0.654))
        (PORT d[11] (2.141:2.141:2.141) (2.141:2.141:2.141))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT d[0] (1.527:1.527:1.527) (1.527:1.527:1.527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.165:1.165:1.165) (1.165:1.165:1.165))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT ena (1.933:1.933:1.933) (1.933:1.933:1.933))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.657:2.657:2.657) (2.657:2.657:2.657))
        (PORT d[1] (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT d[2] (2.365:2.365:2.365) (2.365:2.365:2.365))
        (PORT d[3] (0.898:0.898:0.898) (0.898:0.898:0.898))
        (PORT d[4] (0.767:0.767:0.767) (0.767:0.767:0.767))
        (PORT d[5] (0.75:0.75:0.75) (0.75:0.75:0.75))
        (PORT d[6] (1.038:1.038:1.038) (1.038:1.038:1.038))
        (PORT d[7] (1.463:1.463:1.463) (1.463:1.463:1.463))
        (PORT d[8] (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT d[9] (1.843:1.843:1.843) (1.843:1.843:1.843))
        (PORT d[10] (0.914:0.914:0.914) (0.914:0.914:0.914))
        (PORT d[11] (2.212:2.212:2.212) (2.212:2.212:2.212))
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT ena (1.935:1.935:1.935) (1.935:1.935:1.935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT ena (1.935:1.935:1.935) (1.935:1.935:1.935))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT d[0] (1.935:1.935:1.935) (1.935:1.935:1.935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.091:1.091:1.091) (1.091:1.091:1.091))
        (PORT ena (2.547:2.547:2.547) (2.547:2.547:2.547))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.398:1.398:1.398) (1.398:1.398:1.398))
        (PORT d[1] (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT d[2] (1.756:1.756:1.756) (1.756:1.756:1.756))
        (PORT d[3] (1.83:1.83:1.83) (1.83:1.83:1.83))
        (PORT d[4] (1.78:1.78:1.78) (1.78:1.78:1.78))
        (PORT d[5] (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT d[6] (1.828:1.828:1.828) (1.828:1.828:1.828))
        (PORT d[7] (2.281:2.281:2.281) (2.281:2.281:2.281))
        (PORT d[8] (2.691:2.691:2.691) (2.691:2.691:2.691))
        (PORT d[9] (1.37:1.37:1.37) (1.37:1.37:1.37))
        (PORT d[10] (1.828:1.828:1.828) (1.828:1.828:1.828))
        (PORT d[11] (1.489:1.489:1.489) (1.489:1.489:1.489))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.548:2.548:2.548) (2.548:2.548:2.548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.548:2.548:2.548) (2.548:2.548:2.548))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT d[0] (2.548:2.548:2.548) (2.548:2.548:2.548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT clk (1.094:1.094:1.094) (1.094:1.094:1.094))
        (PORT ena (2.471:2.471:2.471) (2.471:2.471:2.471))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.816:1.816:1.816) (1.816:1.816:1.816))
        (PORT d[1] (2.276:2.276:2.276) (2.276:2.276:2.276))
        (PORT d[2] (3.003:3.003:3.003) (3.003:3.003:3.003))
        (PORT d[3] (2.185:2.185:2.185) (2.185:2.185:2.185))
        (PORT d[4] (2.219:2.219:2.219) (2.219:2.219:2.219))
        (PORT d[5] (1.843:1.843:1.843) (1.843:1.843:1.843))
        (PORT d[6] (1.781:1.781:1.781) (1.781:1.781:1.781))
        (PORT d[7] (1.996:1.996:1.996) (1.996:1.996:1.996))
        (PORT d[8] (2.399:2.399:2.399) (2.399:2.399:2.399))
        (PORT d[9] (1.995:1.995:1.995) (1.995:1.995:1.995))
        (PORT d[10] (2.249:2.249:2.249) (2.249:2.249:2.249))
        (PORT d[11] (1.935:1.935:1.935) (1.935:1.935:1.935))
        (PORT clk (1.096:1.096:1.096) (1.096:1.096:1.096))
        (PORT ena (2.473:2.473:2.473) (2.473:2.473:2.473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.252:2.252:2.252) (2.252:2.252:2.252))
        (PORT clk (1.096:1.096:1.096) (1.096:1.096:1.096))
        (PORT ena (2.473:2.473:2.473) (2.473:2.473:2.473))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.096:1.096:1.096) (1.096:1.096:1.096))
        (PORT d[0] (2.473:2.473:2.473) (2.473:2.473:2.473))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.218:1.218:1.218) (1.218:1.218:1.218))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.218:1.218:1.218) (1.218:1.218:1.218))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.218:1.218:1.218) (1.218:1.218:1.218))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.862:1.862:1.862) (1.862:1.862:1.862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.832:2.832:2.832) (2.832:2.832:2.832))
        (PORT d[1] (2.232:2.232:2.232) (2.232:2.232:2.232))
        (PORT d[2] (1.754:1.754:1.754) (1.754:1.754:1.754))
        (PORT d[3] (2.223:2.223:2.223) (2.223:2.223:2.223))
        (PORT d[4] (2.496:2.496:2.496) (2.496:2.496:2.496))
        (PORT d[5] (1.677:1.677:1.677) (1.677:1.677:1.677))
        (PORT d[6] (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT d[7] (2.105:2.105:2.105) (2.105:2.105:2.105))
        (PORT d[8] (2.327:2.327:2.327) (2.327:2.327:2.327))
        (PORT d[9] (2.017:2.017:2.017) (2.017:2.017:2.017))
        (PORT d[10] (1.095:1.095:1.095) (1.095:1.095:1.095))
        (PORT d[11] (2.24:2.24:2.24) (2.24:2.24:2.24))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.863:1.863:1.863) (1.863:1.863:1.863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.863:1.863:1.863) (1.863:1.863:1.863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (1.863:1.863:1.863) (1.863:1.863:1.863))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.933:0.933:0.933) (0.933:0.933:0.933))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.863:1.863:1.863) (1.863:1.863:1.863))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.331:2.331:2.331) (2.331:2.331:2.331))
        (PORT d[1] (2.44:2.44:2.44) (2.44:2.44:2.44))
        (PORT d[2] (2.317:2.317:2.317) (2.317:2.317:2.317))
        (PORT d[3] (1.809:1.809:1.809) (1.809:1.809:1.809))
        (PORT d[4] (2.852:2.852:2.852) (2.852:2.852:2.852))
        (PORT d[5] (1.495:1.495:1.495) (1.495:1.495:1.495))
        (PORT d[6] (1.756:1.756:1.756) (1.756:1.756:1.756))
        (PORT d[7] (2.809:2.809:2.809) (2.809:2.809:2.809))
        (PORT d[8] (3.284:3.284:3.284) (3.284:3.284:3.284))
        (PORT d[9] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[10] (2.836:2.836:2.836) (2.836:2.836:2.836))
        (PORT d[11] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.865:1.865:1.865) (1.865:1.865:1.865))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.644:1.644:1.644) (1.644:1.644:1.644))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.865:1.865:1.865) (1.865:1.865:1.865))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.865:1.865:1.865) (1.865:1.865:1.865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.785:1.785:1.785) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.322:1.322:1.322) (1.322:1.322:1.322))
        (PORT d[1] (2.18:2.18:2.18) (2.18:2.18:2.18))
        (PORT d[2] (1.539:1.539:1.539) (1.539:1.539:1.539))
        (PORT d[3] (2.366:2.366:2.366) (2.366:2.366:2.366))
        (PORT d[4] (2.946:2.946:2.946) (2.946:2.946:2.946))
        (PORT d[5] (2.076:2.076:2.076) (2.076:2.076:2.076))
        (PORT d[6] (1.247:1.247:1.247) (1.247:1.247:1.247))
        (PORT d[7] (2.507:2.507:2.507) (2.507:2.507:2.507))
        (PORT d[8] (2.821:2.821:2.821) (2.821:2.821:2.821))
        (PORT d[9] (1.537:1.537:1.537) (1.537:1.537:1.537))
        (PORT d[10] (1.476:1.476:1.476) (1.476:1.476:1.476))
        (PORT d[11] (2.473:2.473:2.473) (2.473:2.473:2.473))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.786:1.786:1.786) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.786:1.786:1.786) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT d[0] (1.786:1.786:1.786) (1.786:1.786:1.786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.864:0.864:0.864) (0.864:0.864:0.864))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.071:2.071:2.071) (2.071:2.071:2.071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.599:2.599:2.599) (2.599:2.599:2.599))
        (PORT d[1] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT d[2] (2.818:2.818:2.818) (2.818:2.818:2.818))
        (PORT d[3] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[4] (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[5] (1.114:1.114:1.114) (1.114:1.114:1.114))
        (PORT d[6] (2.406:2.406:2.406) (2.406:2.406:2.406))
        (PORT d[7] (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT d[8] (1.815:1.815:1.815) (1.815:1.815:1.815))
        (PORT d[9] (1.101:1.101:1.101) (1.101:1.101:1.101))
        (PORT d[10] (2.975:2.975:2.975) (2.975:2.975:2.975))
        (PORT d[11] (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.852:1.852:1.852) (1.852:1.852:1.852))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.96:1.96:1.96) (1.96:1.96:1.96))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.134:1.134:1.134) (1.134:1.134:1.134))
        (PORT d[1] (1.671:1.671:1.671) (1.671:1.671:1.671))
        (PORT d[2] (2.119:2.119:2.119) (2.119:2.119:2.119))
        (PORT d[3] (1.343:1.343:1.343) (1.343:1.343:1.343))
        (PORT d[4] (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT d[5] (1.764:1.764:1.764) (1.764:1.764:1.764))
        (PORT d[6] (2.166:2.166:2.166) (2.166:2.166:2.166))
        (PORT d[7] (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT d[8] (1.444:1.444:1.444) (1.444:1.444:1.444))
        (PORT d[9] (1.749:1.749:1.749) (1.749:1.749:1.749))
        (PORT d[10] (1.851:1.851:1.851) (1.851:1.851:1.851))
        (PORT d[11] (1.769:1.769:1.769) (1.769:1.769:1.769))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.961:1.961:1.961) (1.961:1.961:1.961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.961:1.961:1.961) (1.961:1.961:1.961))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT d[0] (1.961:1.961:1.961) (1.961:1.961:1.961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.184:1.184:1.184) (1.184:1.184:1.184))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.698:0.698:0.698) (0.698:0.698:0.698))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (2.06:2.06:2.06) (2.06:2.06:2.06))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.352:1.352:1.352) (1.352:1.352:1.352))
        (PORT d[1] (3.133:3.133:3.133) (3.133:3.133:3.133))
        (PORT d[2] (2.156:2.156:2.156) (2.156:2.156:2.156))
        (PORT d[3] (3.173:3.173:3.173) (3.173:3.173:3.173))
        (PORT d[4] (2.348:2.348:2.348) (2.348:2.348:2.348))
        (PORT d[5] (1.164:1.164:1.164) (1.164:1.164:1.164))
        (PORT d[6] (2.496:2.496:2.496) (2.496:2.496:2.496))
        (PORT d[7] (1.359:1.359:1.359) (1.359:1.359:1.359))
        (PORT d[8] (1.804:1.804:1.804) (1.804:1.804:1.804))
        (PORT d[9] (2.16:2.16:2.16) (2.16:2.16:2.16))
        (PORT d[10] (2.594:2.594:2.594) (2.594:2.594:2.594))
        (PORT d[11] (1.293:1.293:1.293) (1.293:1.293:1.293))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (2.062:2.062:2.062) (2.062:2.062:2.062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.841:1.841:1.841) (1.841:1.841:1.841))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (2.062:2.062:2.062) (2.062:2.062:2.062))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[0] (2.062:2.062:2.062) (2.062:2.062:2.062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.046:1.046:1.046) (1.046:1.046:1.046))
        (PORT ena (1.797:1.797:1.797) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.008:2.008:2.008) (2.008:2.008:2.008))
        (PORT d[1] (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT d[2] (1.86:1.86:1.86) (1.86:1.86:1.86))
        (PORT d[3] (1.362:1.362:1.362) (1.362:1.362:1.362))
        (PORT d[4] (1.737:1.737:1.737) (1.737:1.737:1.737))
        (PORT d[5] (1.908:1.908:1.908) (1.908:1.908:1.908))
        (PORT d[6] (2.308:2.308:2.308) (2.308:2.308:2.308))
        (PORT d[7] (2.86:2.86:2.86) (2.86:2.86:2.86))
        (PORT d[8] (2.867:2.867:2.867) (2.867:2.867:2.867))
        (PORT d[9] (1.68:1.68:1.68) (1.68:1.68:1.68))
        (PORT d[10] (1.711:1.711:1.711) (1.711:1.711:1.711))
        (PORT d[11] (1.611:1.611:1.611) (1.611:1.611:1.611))
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT ena (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT ena (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.047:1.047:1.047) (1.047:1.047:1.047))
        (PORT d[0] (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.169:1.169:1.169) (1.169:1.169:1.169))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.847:0.847:0.847) (0.847:0.847:0.847))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.773:1.773:1.773) (1.773:1.773:1.773))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[1] (3.159:3.159:3.159) (3.159:3.159:3.159))
        (PORT d[2] (2.329:2.329:2.329) (2.329:2.329:2.329))
        (PORT d[3] (3.336:3.336:3.336) (3.336:3.336:3.336))
        (PORT d[4] (1.62:1.62:1.62) (1.62:1.62:1.62))
        (PORT d[5] (1.323:1.323:1.323) (1.323:1.323:1.323))
        (PORT d[6] (2.655:2.655:2.655) (2.655:2.655:2.655))
        (PORT d[7] (1.526:1.526:1.526) (1.526:1.526:1.526))
        (PORT d[8] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[9] (2.103:2.103:2.103) (2.103:2.103:2.103))
        (PORT d[10] (2.747:2.747:2.747) (2.747:2.747:2.747))
        (PORT d[11] (1.143:1.143:1.143) (1.143:1.143:1.143))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.775:1.775:1.775) (1.775:1.775:1.775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.775:1.775:1.775) (1.775:1.775:1.775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT d[0] (1.775:1.775:1.775) (1.775:1.775:1.775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.173:1.173:1.173) (1.173:1.173:1.173))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (0.947:0.947:0.947) (0.947:0.947:0.947))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.636:0.636:0.636) (0.636:0.636:0.636))
        (PORT d[1] (0.631:0.631:0.631) (0.631:0.631:0.631))
        (PORT d[2] (1.159:1.159:1.159) (1.159:1.159:1.159))
        (PORT d[3] (0.626:0.626:0.626) (0.626:0.626:0.626))
        (PORT d[4] (0.768:0.768:0.768) (0.768:0.768:0.768))
        (PORT d[5] (0.616:0.616:0.616) (0.616:0.616:0.616))
        (PORT d[6] (1.987:1.987:1.987) (1.987:1.987:1.987))
        (PORT d[7] (0.666:0.666:0.666) (0.666:0.666:0.666))
        (PORT d[8] (0.612:0.612:0.612) (0.612:0.612:0.612))
        (PORT d[9] (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT d[10] (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT d[11] (0.62:0.62:0.62) (0.62:0.62:0.62))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (0.948:0.948:0.948) (0.948:0.948:0.948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.707:0.707:0.707) (0.707:0.707:0.707))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.815:1.815:1.815) (1.815:1.815:1.815))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.428:2.428:2.428) (2.428:2.428:2.428))
        (PORT d[1] (1.331:1.331:1.331) (1.331:1.331:1.331))
        (PORT d[2] (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT d[3] (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT d[4] (1.702:1.702:1.702) (1.702:1.702:1.702))
        (PORT d[5] (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[6] (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[7] (1.564:1.564:1.564) (1.564:1.564:1.564))
        (PORT d[8] (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT d[9] (1.679:1.679:1.679) (1.679:1.679:1.679))
        (PORT d[10] (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT d[11] (2.029:2.029:2.029) (2.029:2.029:2.029))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.596:1.596:1.596) (1.596:1.596:1.596))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[0] (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.816:1.816:1.816) (1.816:1.816:1.816))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.631:0.631:0.631) (0.631:0.631:0.631))
        (PORT d[1] (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT d[2] (1.129:1.129:1.129) (1.129:1.129:1.129))
        (PORT d[3] (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT d[4] (0.773:0.773:0.773) (0.773:0.773:0.773))
        (PORT d[5] (0.604:0.604:0.604) (0.604:0.604:0.604))
        (PORT d[6] (0.621:0.621:0.621) (0.621:0.621:0.621))
        (PORT d[7] (0.648:0.648:0.648) (0.648:0.648:0.648))
        (PORT d[8] (0.609:0.609:0.609) (0.609:0.609:0.609))
        (PORT d[9] (0.606:0.606:0.606) (0.606:0.606:0.606))
        (PORT d[10] (0.734:0.734:0.734) (0.734:0.734:0.734))
        (PORT d[11] (0.741:0.741:0.741) (0.741:0.741:0.741))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.817:1.817:1.817) (1.817:1.817:1.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.433:0.433:0.433) (0.433:0.433:0.433))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.555:2.555:2.555) (2.555:2.555:2.555))
        (PORT d[1] (1.361:1.361:1.361) (1.361:1.361:1.361))
        (PORT d[2] (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT d[3] (0.95:0.95:0.95) (0.95:0.95:0.95))
        (PORT d[4] (1.797:1.797:1.797) (1.797:1.797:1.797))
        (PORT d[5] (0.938:0.938:0.938) (0.938:0.938:0.938))
        (PORT d[6] (0.912:0.912:0.912) (0.912:0.912:0.912))
        (PORT d[7] (1.563:1.563:1.563) (1.563:1.563:1.563))
        (PORT d[8] (0.749:0.749:0.749) (0.749:0.749:0.749))
        (PORT d[9] (1.696:1.696:1.696) (1.696:1.696:1.696))
        (PORT d[10] (0.9:0.9:0.9) (0.9:0.9:0.9))
        (PORT d[11] (2.04:2.04:2.04) (2.04:2.04:2.04))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.8:1.8:1.8) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.579:1.579:1.579) (1.579:1.579:1.579))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.8:1.8:1.8) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.8:1.8:1.8) (1.8:1.8:1.8))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.93:1.93:1.93) (1.93:1.93:1.93))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.017:2.017:2.017) (2.017:2.017:2.017))
        (PORT d[1] (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[2] (1.871:1.871:1.871) (1.871:1.871:1.871))
        (PORT d[3] (1.358:1.358:1.358) (1.358:1.358:1.358))
        (PORT d[4] (1.73:1.73:1.73) (1.73:1.73:1.73))
        (PORT d[5] (1.784:1.784:1.784) (1.784:1.784:1.784))
        (PORT d[6] (2.293:2.293:2.293) (2.293:2.293:2.293))
        (PORT d[7] (1.384:1.384:1.384) (1.384:1.384:1.384))
        (PORT d[8] (2.872:2.872:2.872) (2.872:2.872:2.872))
        (PORT d[9] (1.735:1.735:1.735) (1.735:1.735:1.735))
        (PORT d[10] (1.959:1.959:1.959) (1.959:1.959:1.959))
        (PORT d[11] (1.908:1.908:1.908) (1.908:1.908:1.908))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.931:1.931:1.931) (1.931:1.931:1.931))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.931:1.931:1.931) (1.931:1.931:1.931))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT d[0] (1.931:1.931:1.931) (1.931:1.931:1.931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (1.794:1.794:1.794) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.493:1.493:1.493) (1.493:1.493:1.493))
        (PORT d[1] (3.156:3.156:3.156) (3.156:3.156:3.156))
        (PORT d[2] (2.323:2.323:2.323) (2.323:2.323:2.323))
        (PORT d[3] (3.32:3.32:3.32) (3.32:3.32:3.32))
        (PORT d[4] (2.25:2.25:2.25) (2.25:2.25:2.25))
        (PORT d[5] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[6] (2.516:2.516:2.516) (2.516:2.516:2.516))
        (PORT d[7] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[8] (1.816:1.816:1.816) (1.816:1.816:1.816))
        (PORT d[9] (2.087:2.087:2.087) (2.087:2.087:2.087))
        (PORT d[10] (2.727:2.727:2.727) (2.727:2.727:2.727))
        (PORT d[11] (1.146:1.146:1.146) (1.146:1.146:1.146))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[0] (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.348:2.348:2.348) (2.348:2.348:2.348))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.793:1.793:1.793) (1.793:1.793:1.793))
        (PORT d[1] (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT d[2] (2.03:2.03:2.03) (2.03:2.03:2.03))
        (PORT d[3] (1.415:1.415:1.415) (1.415:1.415:1.415))
        (PORT d[4] (1.59:1.59:1.59) (1.59:1.59:1.59))
        (PORT d[5] (1.713:1.713:1.713) (1.713:1.713:1.713))
        (PORT d[6] (1.816:1.816:1.816) (1.816:1.816:1.816))
        (PORT d[7] (2.103:2.103:2.103) (2.103:2.103:2.103))
        (PORT d[8] (1.754:1.754:1.754) (1.754:1.754:1.754))
        (PORT d[9] (1.87:1.87:1.87) (1.87:1.87:1.87))
        (PORT d[10] (1.492:1.492:1.492) (1.492:1.492:1.492))
        (PORT d[11] (1.648:1.648:1.648) (1.648:1.648:1.648))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.349:2.349:2.349) (2.349:2.349:2.349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.349:2.349:2.349) (2.349:2.349:2.349))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (2.349:2.349:2.349) (2.349:2.349:2.349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.978:2.978:2.978) (2.978:2.978:2.978))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.941:1.941:1.941) (1.941:1.941:1.941))
        (PORT d[1] (2.547:2.547:2.547) (2.547:2.547:2.547))
        (PORT d[2] (3.143:3.143:3.143) (3.143:3.143:3.143))
        (PORT d[3] (2.648:2.648:2.648) (2.648:2.648:2.648))
        (PORT d[4] (2.59:2.59:2.59) (2.59:2.59:2.59))
        (PORT d[5] (2.036:2.036:2.036) (2.036:2.036:2.036))
        (PORT d[6] (2.064:2.064:2.064) (2.064:2.064:2.064))
        (PORT d[7] (1.737:1.737:1.737) (1.737:1.737:1.737))
        (PORT d[8] (2.13:2.13:2.13) (2.13:2.13:2.13))
        (PORT d[9] (2.48:2.48:2.48) (2.48:2.48:2.48))
        (PORT d[10] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[11] (1.89:1.89:1.89) (1.89:1.89:1.89))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.98:2.98:2.98) (2.98:2.98:2.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.759:2.759:2.759) (2.759:2.759:2.759))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.98:2.98:2.98) (2.98:2.98:2.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[0] (2.98:2.98:2.98) (2.98:2.98:2.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.192:1.192:1.192) (1.192:1.192:1.192))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.654:0.654:0.654) (0.654:0.654:0.654))
        (PORT d[1] (0.634:0.634:0.634) (0.634:0.634:0.634))
        (PORT d[2] (1.158:1.158:1.158) (1.158:1.158:1.158))
        (PORT d[3] (0.639:0.639:0.639) (0.639:0.639:0.639))
        (PORT d[4] (0.629:0.629:0.629) (0.629:0.629:0.629))
        (PORT d[5] (0.621:0.621:0.621) (0.621:0.621:0.621))
        (PORT d[6] (0.662:0.662:0.662) (0.662:0.662:0.662))
        (PORT d[7] (0.678:0.678:0.678) (0.678:0.678:0.678))
        (PORT d[8] (0.631:0.631:0.631) (0.631:0.631:0.631))
        (PORT d[9] (0.639:0.639:0.639) (0.639:0.639:0.639))
        (PORT d[10] (0.764:0.764:0.764) (0.764:0.764:0.764))
        (PORT d[11] (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.193:1.193:1.193) (1.193:1.193:1.193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.193:1.193:1.193) (1.193:1.193:1.193))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.193:1.193:1.193) (1.193:1.193:1.193))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.428:0.428:0.428) (0.428:0.428:0.428))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.821:1.821:1.821) (1.821:1.821:1.821))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.415:2.415:2.415) (2.415:2.415:2.415))
        (PORT d[1] (1.221:1.221:1.221) (1.221:1.221:1.221))
        (PORT d[2] (1.311:1.311:1.311) (1.311:1.311:1.311))
        (PORT d[3] (1.093:1.093:1.093) (1.093:1.093:1.093))
        (PORT d[4] (1.712:1.712:1.712) (1.712:1.712:1.712))
        (PORT d[5] (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[6] (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[7] (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT d[8] (0.762:0.762:0.762) (0.762:0.762:0.762))
        (PORT d[9] (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT d[10] (0.905:0.905:0.905) (0.905:0.905:0.905))
        (PORT d[11] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (1.823:1.823:1.823) (1.823:1.823:1.823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.602:1.602:1.602) (1.602:1.602:1.602))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (1.823:1.823:1.823) (1.823:1.823:1.823))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT d[0] (1.823:1.823:1.823) (1.823:1.823:1.823))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (2.085:2.085:2.085) (2.085:2.085:2.085))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT d[1] (1.584:1.584:1.584) (1.584:1.584:1.584))
        (PORT d[2] (2.019:2.019:2.019) (2.019:2.019:2.019))
        (PORT d[3] (1.32:1.32:1.32) (1.32:1.32:1.32))
        (PORT d[4] (1.69:1.69:1.69) (1.69:1.69:1.69))
        (PORT d[5] (1.748:1.748:1.748) (1.748:1.748:1.748))
        (PORT d[6] (2.145:2.145:2.145) (2.145:2.145:2.145))
        (PORT d[7] (1.4:1.4:1.4) (1.4:1.4:1.4))
        (PORT d[8] (1.439:1.439:1.439) (1.439:1.439:1.439))
        (PORT d[9] (1.627:1.627:1.627) (1.627:1.627:1.627))
        (PORT d[10] (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT d[11] (1.895:1.895:1.895) (1.895:1.895:1.895))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (2.086:2.086:2.086) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (2.086:2.086:2.086) (2.086:2.086:2.086))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT d[0] (2.086:2.086:2.086) (2.086:2.086:2.086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.046:2.046:2.046) (2.046:2.046:2.046))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.34:1.34:1.34) (1.34:1.34:1.34))
        (PORT d[1] (2.986:2.986:2.986) (2.986:2.986:2.986))
        (PORT d[2] (2.15:2.15:2.15) (2.15:2.15:2.15))
        (PORT d[3] (3.159:3.159:3.159) (3.159:3.159:3.159))
        (PORT d[4] (2.225:2.225:2.225) (2.225:2.225:2.225))
        (PORT d[5] (1.281:1.281:1.281) (1.281:1.281:1.281))
        (PORT d[6] (2.483:2.483:2.483) (2.483:2.483:2.483))
        (PORT d[7] (1.35:1.35:1.35) (1.35:1.35:1.35))
        (PORT d[8] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT d[9] (2.051:2.051:2.051) (2.051:2.051:2.051))
        (PORT d[10] (2.582:2.582:2.582) (2.582:2.582:2.582))
        (PORT d[11] (1.299:1.299:1.299) (1.299:1.299:1.299))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.048:2.048:2.048) (2.048:2.048:2.048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.827:1.827:1.827) (1.827:1.827:1.827))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.048:2.048:2.048) (2.048:2.048:2.048))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (2.048:2.048:2.048) (2.048:2.048:2.048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (2.5:2.5:2.5) (2.5:2.5:2.5))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.755:1.755:1.755) (1.755:1.755:1.755))
        (PORT d[1] (1.75:1.75:1.75) (1.75:1.75:1.75))
        (PORT d[2] (2.063:2.063:2.063) (2.063:2.063:2.063))
        (PORT d[3] (1.406:1.406:1.406) (1.406:1.406:1.406))
        (PORT d[4] (1.438:1.438:1.438) (1.438:1.438:1.438))
        (PORT d[5] (1.771:1.771:1.771) (1.771:1.771:1.771))
        (PORT d[6] (2.072:2.072:2.072) (2.072:2.072:2.072))
        (PORT d[7] (1.951:1.951:1.951) (1.951:1.951:1.951))
        (PORT d[8] (1.736:1.736:1.736) (1.736:1.736:1.736))
        (PORT d[9] (2.154:2.154:2.154) (2.154:2.154:2.154))
        (PORT d[10] (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT d[11] (1.914:1.914:1.914) (1.914:1.914:1.914))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT d[0] (2.501:2.501:2.501) (2.501:2.501:2.501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.187:1.187:1.187) (1.187:1.187:1.187))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.953:2.953:2.953) (2.953:2.953:2.953))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.094:2.094:2.094) (2.094:2.094:2.094))
        (PORT d[1] (2.694:2.694:2.694) (2.694:2.694:2.694))
        (PORT d[2] (2.972:2.972:2.972) (2.972:2.972:2.972))
        (PORT d[3] (2.707:2.707:2.707) (2.707:2.707:2.707))
        (PORT d[4] (2.736:2.736:2.736) (2.736:2.736:2.736))
        (PORT d[5] (1.772:1.772:1.772) (1.772:1.772:1.772))
        (PORT d[6] (2.304:2.304:2.304) (2.304:2.304:2.304))
        (PORT d[7] (1.714:1.714:1.714) (1.714:1.714:1.714))
        (PORT d[8] (2.294:2.294:2.294) (2.294:2.294:2.294))
        (PORT d[9] (2.338:2.338:2.338) (2.338:2.338:2.338))
        (PORT d[10] (2.371:2.371:2.371) (2.371:2.371:2.371))
        (PORT d[11] (2.211:2.211:2.211) (2.211:2.211:2.211))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.955:2.955:2.955) (2.955:2.955:2.955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.734:2.734:2.734) (2.734:2.734:2.734))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.955:2.955:2.955) (2.955:2.955:2.955))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (2.955:2.955:2.955) (2.955:2.955:2.955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (1.839:1.839:1.839) (1.839:1.839:1.839))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.496:1.496:1.496) (1.496:1.496:1.496))
        (PORT d[1] (2.068:2.068:2.068) (2.068:2.068:2.068))
        (PORT d[2] (1.572:1.572:1.572) (1.572:1.572:1.572))
        (PORT d[3] (2.384:2.384:2.384) (2.384:2.384:2.384))
        (PORT d[4] (2.976:2.976:2.976) (2.976:2.976:2.976))
        (PORT d[5] (2.238:2.238:2.238) (2.238:2.238:2.238))
        (PORT d[6] (1.422:1.422:1.422) (1.422:1.422:1.422))
        (PORT d[7] (2.284:2.284:2.284) (2.284:2.284:2.284))
        (PORT d[8] (3.138:3.138:3.138) (3.138:3.138:3.138))
        (PORT d[9] (1.868:1.868:1.868) (1.868:1.868:1.868))
        (PORT d[10] (1.262:1.262:1.262) (1.262:1.262:1.262))
        (PORT d[11] (2.238:2.238:2.238) (2.238:2.238:2.238))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.84:1.84:1.84) (1.84:1.84:1.84))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT ena (1.84:1.84:1.84) (1.84:1.84:1.84))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.057:1.057:1.057) (1.057:1.057:1.057))
        (PORT d[0] (1.84:1.84:1.84) (1.84:1.84:1.84))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.179:1.179:1.179) (1.179:1.179:1.179))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.869:0.869:0.869) (0.869:0.869:0.869))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.964:1.964:1.964) (1.964:1.964:1.964))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.404:2.404:2.404) (2.404:2.404:2.404))
        (PORT d[1] (2.601:2.601:2.601) (2.601:2.601:2.601))
        (PORT d[2] (2.477:2.477:2.477) (2.477:2.477:2.477))
        (PORT d[3] (1.347:1.347:1.347) (1.347:1.347:1.347))
        (PORT d[4] (1.236:1.236:1.236) (1.236:1.236:1.236))
        (PORT d[5] (1.511:1.511:1.511) (1.511:1.511:1.511))
        (PORT d[6] (1.927:1.927:1.927) (1.927:1.927:1.927))
        (PORT d[7] (2.959:2.959:2.959) (2.959:2.959:2.959))
        (PORT d[8] (2.132:2.132:2.132) (2.132:2.132:2.132))
        (PORT d[9] (1.678:1.678:1.678) (1.678:1.678:1.678))
        (PORT d[10] (2.931:2.931:2.931) (2.931:2.931:2.931))
        (PORT d[11] (2.248:2.248:2.248) (2.248:2.248:2.248))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.966:1.966:1.966) (1.966:1.966:1.966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.745:1.745:1.745) (1.745:1.745:1.745))
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT ena (1.966:1.966:1.966) (1.966:1.966:1.966))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT d[0] (1.966:1.966:1.966) (1.966:1.966:1.966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.183:1.183:1.183) (1.183:1.183:1.183))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.688:1.688:1.688) (1.688:1.688:1.688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.663:2.663:2.663) (2.663:2.663:2.663))
        (PORT d[1] (2.561:2.561:2.561) (2.561:2.561:2.561))
        (PORT d[2] (2.175:2.175:2.175) (2.175:2.175:2.175))
        (PORT d[3] (2.061:2.061:2.061) (2.061:2.061:2.061))
        (PORT d[4] (2.653:2.653:2.653) (2.653:2.653:2.653))
        (PORT d[5] (1.519:1.519:1.519) (1.519:1.519:1.519))
        (PORT d[6] (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[7] (2.058:2.058:2.058) (2.058:2.058:2.058))
        (PORT d[8] (2.489:2.489:2.489) (2.489:2.489:2.489))
        (PORT d[9] (2.178:2.178:2.178) (2.178:2.178:2.178))
        (PORT d[10] (1.241:1.241:1.241) (1.241:1.241:1.241))
        (PORT d[11] (2.204:2.204:2.204) (2.204:2.204:2.204))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.689:1.689:1.689) (1.689:1.689:1.689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.689:1.689:1.689) (1.689:1.689:1.689))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[0] (1.689:1.689:1.689) (1.689:1.689:1.689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.78:0.78:0.78) (0.78:0.78:0.78))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (2.017:2.017:2.017) (2.017:2.017:2.017))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.29:2.29:2.29) (2.29:2.29:2.29))
        (PORT d[1] (2.269:2.269:2.269) (2.269:2.269:2.269))
        (PORT d[2] (2.471:2.471:2.471) (2.471:2.471:2.471))
        (PORT d[3] (1.773:1.773:1.773) (1.773:1.773:1.773))
        (PORT d[4] (2.814:2.814:2.814) (2.814:2.814:2.814))
        (PORT d[5] (1.829:1.829:1.829) (1.829:1.829:1.829))
        (PORT d[6] (1.6:1.6:1.6) (1.6:1.6:1.6))
        (PORT d[7] (2.643:2.643:2.643) (2.643:2.643:2.643))
        (PORT d[8] (3.129:3.129:3.129) (3.129:3.129:3.129))
        (PORT d[9] (1.535:1.535:1.535) (1.535:1.535:1.535))
        (PORT d[10] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[11] (1.909:1.909:1.909) (1.909:1.909:1.909))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.019:2.019:2.019) (2.019:2.019:2.019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.798:1.798:1.798) (1.798:1.798:1.798))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.019:2.019:2.019) (2.019:2.019:2.019))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[0] (2.019:2.019:2.019) (2.019:2.019:2.019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.039:1.039:1.039) (1.039:1.039:1.039))
        (PORT ena (1.653:1.653:1.653) (1.653:1.653:1.653))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.995:1.995:1.995) (1.995:1.995:1.995))
        (PORT d[1] (1.487:1.487:1.487) (1.487:1.487:1.487))
        (PORT d[2] (1.957:1.957:1.957) (1.957:1.957:1.957))
        (PORT d[3] (1.357:1.357:1.357) (1.357:1.357:1.357))
        (PORT d[4] (1.741:1.741:1.741) (1.741:1.741:1.741))
        (PORT d[5] (2.25:2.25:2.25) (2.25:2.25:2.25))
        (PORT d[6] (2.366:2.366:2.366) (2.366:2.366:2.366))
        (PORT d[7] (2.85:2.85:2.85) (2.85:2.85:2.85))
        (PORT d[8] (2.853:2.853:2.853) (2.853:2.853:2.853))
        (PORT d[9] (1.609:1.609:1.609) (1.609:1.609:1.609))
        (PORT d[10] (1.821:1.821:1.821) (1.821:1.821:1.821))
        (PORT d[11] (1.739:1.739:1.739) (1.739:1.739:1.739))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.654:1.654:1.654) (1.654:1.654:1.654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.654:1.654:1.654) (1.654:1.654:1.654))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT d[0] (1.654:1.654:1.654) (1.654:1.654:1.654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.162:1.162:1.162) (1.162:1.162:1.162))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.162:1.162:1.162) (1.162:1.162:1.162))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.162:1.162:1.162) (1.162:1.162:1.162))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.719:0.719:0.719) (0.719:0.719:0.719))
        (PORT clk (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT ena (1.796:1.796:1.796) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.51:1.51:1.51) (1.51:1.51:1.51))
        (PORT d[1] (3.302:3.302:3.302) (3.302:3.302:3.302))
        (PORT d[2] (2.328:2.328:2.328) (2.328:2.328:2.328))
        (PORT d[3] (3.347:3.347:3.347) (3.347:3.347:3.347))
        (PORT d[4] (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT d[5] (1.318:1.318:1.318) (1.318:1.318:1.318))
        (PORT d[6] (2.667:2.667:2.667) (2.667:2.667:2.667))
        (PORT d[7] (1.544:1.544:1.544) (1.544:1.544:1.544))
        (PORT d[8] (1.973:1.973:1.973) (1.973:1.973:1.973))
        (PORT d[9] (2.105:2.105:2.105) (2.105:2.105:2.105))
        (PORT d[10] (2.741:2.741:2.741) (2.741:2.741:2.741))
        (PORT d[11] (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT ena (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.577:1.577:1.577) (1.577:1.577:1.577))
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT ena (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.044:1.044:1.044) (1.044:1.044:1.044))
        (PORT d[0] (1.798:1.798:1.798) (1.798:1.798:1.798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.166:1.166:1.166) (1.166:1.166:1.166))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.435:2.435:2.435) (2.435:2.435:2.435))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.052:2.052:2.052) (2.052:2.052:2.052))
        (PORT d[1] (1.872:1.872:1.872) (1.872:1.872:1.872))
        (PORT d[2] (1.903:1.903:1.903) (1.903:1.903:1.903))
        (PORT d[3] (2.255:2.255:2.255) (2.255:2.255:2.255))
        (PORT d[4] (1.473:1.473:1.473) (1.473:1.473:1.473))
        (PORT d[5] (2.061:2.061:2.061) (2.061:2.061:2.061))
        (PORT d[6] (1.38:1.38:1.38) (1.38:1.38:1.38))
        (PORT d[7] (2.319:2.319:2.319) (2.319:2.319:2.319))
        (PORT d[8] (2.576:2.576:2.576) (2.576:2.576:2.576))
        (PORT d[9] (1.863:1.863:1.863) (1.863:1.863:1.863))
        (PORT d[10] (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT d[11] (1.953:1.953:1.953) (1.953:1.953:1.953))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.436:2.436:2.436) (2.436:2.436:2.436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.436:2.436:2.436) (2.436:2.436:2.436))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT d[0] (2.436:2.436:2.436) (2.436:2.436:2.436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.205:1.205:1.205) (1.205:1.205:1.205))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.187:1.187:1.187) (1.187:1.187:1.187))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.566:2.566:2.566) (2.566:2.566:2.566))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.098:2.098:2.098) (2.098:2.098:2.098))
        (PORT d[1] (2.292:2.292:2.292) (2.292:2.292:2.292))
        (PORT d[2] (2.688:2.688:2.688) (2.688:2.688:2.688))
        (PORT d[3] (2.082:2.082:2.082) (2.082:2.082:2.082))
        (PORT d[4] (2.457:2.457:2.457) (2.457:2.457:2.457))
        (PORT d[5] (2.052:2.052:2.052) (2.052:2.052:2.052))
        (PORT d[6] (1.82:1.82:1.82) (1.82:1.82:1.82))
        (PORT d[7] (2.165:2.165:2.165) (2.165:2.165:2.165))
        (PORT d[8] (2.518:2.518:2.518) (2.518:2.518:2.518))
        (PORT d[9] (2.233:2.233:2.233) (2.233:2.233:2.233))
        (PORT d[10] (2.359:2.359:2.359) (2.359:2.359:2.359))
        (PORT d[11] (2.164:2.164:2.164) (2.164:2.164:2.164))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (2.568:2.568:2.568) (2.568:2.568:2.568))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.347:2.347:2.347) (2.347:2.347:2.347))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (2.568:2.568:2.568) (2.568:2.568:2.568))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT d[0] (2.568:2.568:2.568) (2.568:2.568:2.568))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.209:1.209:1.209) (1.209:1.209:1.209))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.845:1.845:1.845) (1.845:1.845:1.845))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.5:1.5:1.5) (1.5:1.5:1.5))
        (PORT d[1] (2.075:2.075:2.075) (2.075:2.075:2.075))
        (PORT d[2] (1.719:1.719:1.719) (1.719:1.719:1.719))
        (PORT d[3] (2.38:2.38:2.38) (2.38:2.38:2.38))
        (PORT d[4] (2.99:2.99:2.99) (2.99:2.99:2.99))
        (PORT d[5] (1.807:1.807:1.807) (1.807:1.807:1.807))
        (PORT d[6] (1.23:1.23:1.23) (1.23:1.23:1.23))
        (PORT d[7] (2.274:2.274:2.274) (2.274:2.274:2.274))
        (PORT d[8] (3.143:3.143:3.143) (3.143:3.143:3.143))
        (PORT d[9] (1.876:1.876:1.876) (1.876:1.876:1.876))
        (PORT d[10] (1.127:1.127:1.127) (1.127:1.127:1.127))
        (PORT d[11] (2.229:2.229:2.229) (2.229:2.229:2.229))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.846:1.846:1.846) (1.846:1.846:1.846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.846:1.846:1.846) (1.846:1.846:1.846))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT d[0] (1.846:1.846:1.846) (1.846:1.846:1.846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.185:1.185:1.185) (1.185:1.185:1.185))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.695:0.695:0.695) (0.695:0.695:0.695))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.95:1.95:1.95) (1.95:1.95:1.95))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.489:2.489:2.489) (2.489:2.489:2.489))
        (PORT d[1] (2.582:2.582:2.582) (2.582:2.582:2.582))
        (PORT d[2] (2.461:2.461:2.461) (2.461:2.461:2.461))
        (PORT d[3] (1.365:1.365:1.365) (1.365:1.365:1.365))
        (PORT d[4] (3.004:3.004:3.004) (3.004:3.004:3.004))
        (PORT d[5] (1.229:1.229:1.229) (1.229:1.229:1.229))
        (PORT d[6] (1.916:1.916:1.916) (1.916:1.916:1.916))
        (PORT d[7] (2.954:2.954:2.954) (2.954:2.954:2.954))
        (PORT d[8] (3.314:3.314:3.314) (3.314:3.314:3.314))
        (PORT d[9] (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT d[10] (2.917:2.917:2.917) (2.917:2.917:2.917))
        (PORT d[11] (2.239:2.239:2.239) (2.239:2.239:2.239))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.952:1.952:1.952) (1.952:1.952:1.952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.731:1.731:1.731) (1.731:1.731:1.731))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.952:1.952:1.952) (1.952:1.952:1.952))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (1.952:1.952:1.952) (1.952:1.952:1.952))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.457:2.457:2.457) (2.457:2.457:2.457))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.2:2.2:2.2) (2.2:2.2:2.2))
        (PORT d[1] (2.012:2.012:2.012) (2.012:2.012:2.012))
        (PORT d[2] (2.044:2.044:2.044) (2.044:2.044:2.044))
        (PORT d[3] (2.404:2.404:2.404) (2.404:2.404:2.404))
        (PORT d[4] (1.441:1.441:1.441) (1.441:1.441:1.441))
        (PORT d[5] (2.203:2.203:2.203) (2.203:2.203:2.203))
        (PORT d[6] (1.399:1.399:1.399) (1.399:1.399:1.399))
        (PORT d[7] (2.455:2.455:2.455) (2.455:2.455:2.455))
        (PORT d[8] (2.702:2.702:2.702) (2.702:2.702:2.702))
        (PORT d[9] (1.879:1.879:1.879) (1.879:1.879:1.879))
        (PORT d[10] (1.538:1.538:1.538) (1.538:1.538:1.538))
        (PORT d[11] (2.036:2.036:2.036) (2.036:2.036:2.036))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.458:2.458:2.458) (2.458:2.458:2.458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.458:2.458:2.458) (2.458:2.458:2.458))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (2.458:2.458:2.458) (2.458:2.458:2.458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.422:1.422:1.422) (1.422:1.422:1.422))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.595:2.595:2.595) (2.595:2.595:2.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.235:2.235:2.235) (2.235:2.235:2.235))
        (PORT d[1] (2.324:2.324:2.324) (2.324:2.324:2.324))
        (PORT d[2] (2.858:2.858:2.858) (2.858:2.858:2.858))
        (PORT d[3] (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT d[4] (2.576:2.576:2.576) (2.576:2.576:2.576))
        (PORT d[5] (2.035:2.035:2.035) (2.035:2.035:2.035))
        (PORT d[6] (1.844:1.844:1.844) (1.844:1.844:1.844))
        (PORT d[7] (2.166:2.166:2.166) (2.166:2.166:2.166))
        (PORT d[8] (2.538:2.538:2.538) (2.538:2.538:2.538))
        (PORT d[9] (2.193:2.193:2.193) (2.193:2.193:2.193))
        (PORT d[10] (2.383:2.383:2.383) (2.383:2.383:2.383))
        (PORT d[11] (2.185:2.185:2.185) (2.185:2.185:2.185))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.376:2.376:2.376) (2.376:2.376:2.376))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.702:1.702:1.702) (1.702:1.702:1.702))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.822:2.822:2.822) (2.822:2.822:2.822))
        (PORT d[1] (2.238:2.238:2.238) (2.238:2.238:2.238))
        (PORT d[2] (1.902:1.902:1.902) (1.902:1.902:1.902))
        (PORT d[3] (2.212:2.212:2.212) (2.212:2.212:2.212))
        (PORT d[4] (2.618:2.618:2.618) (2.618:2.618:2.618))
        (PORT d[5] (1.663:1.663:1.663) (1.663:1.663:1.663))
        (PORT d[6] (1.382:1.382:1.382) (1.382:1.382:1.382))
        (PORT d[7] (2.098:2.098:2.098) (2.098:2.098:2.098))
        (PORT d[8] (2.389:2.389:2.389) (2.389:2.389:2.389))
        (PORT d[9] (2.038:2.038:2.038) (2.038:2.038:2.038))
        (PORT d[10] (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[11] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.703:1.703:1.703) (1.703:1.703:1.703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.703:1.703:1.703) (1.703:1.703:1.703))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT d[0] (1.703:1.703:1.703) (1.703:1.703:1.703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.635:0.635:0.635) (0.635:0.635:0.635))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.869:1.869:1.869) (1.869:1.869:1.869))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.33:2.33:2.33) (2.33:2.33:2.33))
        (PORT d[1] (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT d[2] (2.293:2.293:2.293) (2.293:2.293:2.293))
        (PORT d[3] (1.809:1.809:1.809) (1.809:1.809:1.809))
        (PORT d[4] (2.846:2.846:2.846) (2.846:2.846:2.846))
        (PORT d[5] (1.737:1.737:1.737) (1.737:1.737:1.737))
        (PORT d[6] (1.862:1.862:1.862) (1.862:1.862:1.862))
        (PORT d[7] (2.802:2.802:2.802) (2.802:2.802:2.802))
        (PORT d[8] (3.153:3.153:3.153) (3.153:3.153:3.153))
        (PORT d[9] (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT d[10] (2.689:2.689:2.689) (2.689:2.689:2.689))
        (PORT d[11] (2.072:2.072:2.072) (2.072:2.072:2.072))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.871:1.871:1.871) (1.871:1.871:1.871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.871:1.871:1.871) (1.871:1.871:1.871))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (1.871:1.871:1.871) (1.871:1.871:1.871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.465:1.465:1.465) (1.465:1.465:1.465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.832:2.832:2.832) (2.832:2.832:2.832))
        (PORT d[1] (2.232:2.232:2.232) (2.232:2.232:2.232))
        (PORT d[2] (1.746:1.746:1.746) (1.746:1.746:1.746))
        (PORT d[3] (2.52:2.52:2.52) (2.52:2.52:2.52))
        (PORT d[4] (2.49:2.49:2.49) (2.49:2.49:2.49))
        (PORT d[5] (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT d[6] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT d[7] (2.245:2.245:2.245) (2.245:2.245:2.245))
        (PORT d[8] (2.65:2.65:2.65) (2.65:2.65:2.65))
        (PORT d[9] (2.019:2.019:2.019) (2.019:2.019:2.019))
        (PORT d[10] (1.267:1.267:1.267) (1.267:1.267:1.267))
        (PORT d[11] (2.224:2.224:2.224) (2.224:2.224:2.224))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.466:1.466:1.466) (1.466:1.466:1.466))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (1.466:1.466:1.466) (1.466:1.466:1.466))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT d[0] (1.466:1.466:1.466) (1.466:1.466:1.466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.189:1.189:1.189) (1.189:1.189:1.189))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.636:0.636:0.636) (0.636:0.636:0.636))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.841:1.841:1.841) (1.841:1.841:1.841))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.472:2.472:2.472) (2.472:2.472:2.472))
        (PORT d[1] (2.556:2.556:2.556) (2.556:2.556:2.556))
        (PORT d[2] (2.426:2.426:2.426) (2.426:2.426:2.426))
        (PORT d[3] (1.393:1.393:1.393) (1.393:1.393:1.393))
        (PORT d[4] (2.989:2.989:2.989) (2.989:2.989:2.989))
        (PORT d[5] (1.381:1.381:1.381) (1.381:1.381:1.381))
        (PORT d[6] (1.762:1.762:1.762) (1.762:1.762:1.762))
        (PORT d[7] (2.815:2.815:2.815) (2.815:2.815:2.815))
        (PORT d[8] (3.299:3.299:3.299) (3.299:3.299:3.299))
        (PORT d[9] (1.522:1.522:1.522) (1.522:1.522:1.522))
        (PORT d[10] (2.846:2.846:2.846) (2.846:2.846:2.846))
        (PORT d[11] (2.095:2.095:2.095) (2.095:2.095:2.095))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.843:1.843:1.843) (1.843:1.843:1.843))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.622:1.622:1.622) (1.622:1.622:1.622))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.843:1.843:1.843) (1.843:1.843:1.843))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (1.843:1.843:1.843) (1.843:1.843:1.843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.778:1.778:1.778) (1.778:1.778:1.778))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.511:2.511:2.511) (2.511:2.511:2.511))
        (PORT d[1] (2.293:2.293:2.293) (2.293:2.293:2.293))
        (PORT d[2] (2.166:2.166:2.166) (2.166:2.166:2.166))
        (PORT d[3] (2.2:2.2:2.2) (2.2:2.2:2.2))
        (PORT d[4] (1.847:1.847:1.847) (1.847:1.847:1.847))
        (PORT d[5] (1.366:1.366:1.366) (1.366:1.366:1.366))
        (PORT d[6] (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT d[7] (2.18:2.18:2.18) (2.18:2.18:2.18))
        (PORT d[8] (2.212:2.212:2.212) (2.212:2.212:2.212))
        (PORT d[9] (2.206:2.206:2.206) (2.206:2.206:2.206))
        (PORT d[10] (1.263:1.263:1.263) (1.263:1.263:1.263))
        (PORT d[11] (2.175:2.175:2.175) (2.175:2.175:2.175))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.779:1.779:1.779) (1.779:1.779:1.779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.779:1.779:1.779) (1.779:1.779:1.779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT d[0] (1.779:1.779:1.779) (1.779:1.779:1.779))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.77:0.77:0.77) (0.77:0.77:0.77))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.05:2.05:2.05) (2.05:2.05:2.05))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.26:2.26:2.26) (2.26:2.26:2.26))
        (PORT d[1] (2.107:2.107:2.107) (2.107:2.107:2.107))
        (PORT d[2] (2.315:2.315:2.315) (2.315:2.315:2.315))
        (PORT d[3] (1.807:1.807:1.807) (1.807:1.807:1.807))
        (PORT d[4] (2.65:2.65:2.65) (2.65:2.65:2.65))
        (PORT d[5] (1.689:1.689:1.689) (1.689:1.689:1.689))
        (PORT d[6] (1.67:1.67:1.67) (1.67:1.67:1.67))
        (PORT d[7] (2.493:2.493:2.493) (2.493:2.493:2.493))
        (PORT d[8] (2.976:2.976:2.976) (2.976:2.976:2.976))
        (PORT d[9] (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT d[10] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[11] (1.888:1.888:1.888) (1.888:1.888:1.888))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.052:2.052:2.052) (2.052:2.052:2.052))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.052:2.052:2.052) (2.052:2.052:2.052))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[0] (2.052:2.052:2.052) (2.052:2.052:2.052))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.199:1.199:1.199) (1.199:1.199:1.199))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.089:1.089:1.089) (1.089:1.089:1.089))
        (PORT ena (2.331:2.331:2.331) (2.331:2.331:2.331))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.774:1.774:1.774) (1.774:1.774:1.774))
        (PORT d[1] (1.707:1.707:1.707) (1.707:1.707:1.707))
        (PORT d[2] (1.937:1.937:1.937) (1.937:1.937:1.937))
        (PORT d[3] (2.09:2.09:2.09) (2.09:2.09:2.09))
        (PORT d[4] (1.588:1.588:1.588) (1.588:1.588:1.588))
        (PORT d[5] (1.91:1.91:1.91) (1.91:1.91:1.91))
        (PORT d[6] (1.368:1.368:1.368) (1.368:1.368:1.368))
        (PORT d[7] (2.278:2.278:2.278) (2.278:2.278:2.278))
        (PORT d[8] (2.41:2.41:2.41) (2.41:2.41:2.41))
        (PORT d[9] (1.727:1.727:1.727) (1.727:1.727:1.727))
        (PORT d[10] (1.548:1.548:1.548) (1.548:1.548:1.548))
        (PORT d[11] (2.088:2.088:2.088) (2.088:2.088:2.088))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.332:2.332:2.332) (2.332:2.332:2.332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.332:2.332:2.332) (2.332:2.332:2.332))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT d[0] (2.332:2.332:2.332) (2.332:2.332:2.332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.356:1.356:1.356) (1.356:1.356:1.356))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.595:2.595:2.595) (2.595:2.595:2.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.95:1.95:1.95) (1.95:1.95:1.95))
        (PORT d[1] (2.025:2.025:2.025) (2.025:2.025:2.025))
        (PORT d[2] (2.657:2.657:2.657) (2.657:2.657:2.657))
        (PORT d[3] (1.918:1.918:1.918) (1.918:1.918:1.918))
        (PORT d[4] (2.47:2.47:2.47) (2.47:2.47:2.47))
        (PORT d[5] (2.082:2.082:2.082) (2.082:2.082:2.082))
        (PORT d[6] (1.787:1.787:1.787) (1.787:1.787:1.787))
        (PORT d[7] (2.199:2.199:2.199) (2.199:2.199:2.199))
        (PORT d[8] (2.472:2.472:2.472) (2.472:2.472:2.472))
        (PORT d[9] (2.348:2.348:2.348) (2.348:2.348:2.348))
        (PORT d[10] (2.348:2.348:2.348) (2.348:2.348:2.348))
        (PORT d[11] (2.125:2.125:2.125) (2.125:2.125:2.125))
        (PORT clk (1.094:1.094:1.094) (1.094:1.094:1.094))
        (PORT ena (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.376:2.376:2.376) (2.376:2.376:2.376))
        (PORT clk (1.094:1.094:1.094) (1.094:1.094:1.094))
        (PORT ena (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.094:1.094:1.094) (1.094:1.094:1.094))
        (PORT d[0] (2.597:2.597:2.597) (2.597:2.597:2.597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.216:1.216:1.216) (1.216:1.216:1.216))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.216:1.216:1.216) (1.216:1.216:1.216))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.216:1.216:1.216) (1.216:1.216:1.216))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.067:1.067:1.067) (1.067:1.067:1.067))
        (PORT ena (2.465:2.465:2.465) (2.465:2.465:2.465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.209:2.209:2.209) (2.209:2.209:2.209))
        (PORT d[1] (2.031:2.031:2.031) (2.031:2.031:2.031))
        (PORT d[2] (2.051:2.051:2.051) (2.051:2.051:2.051))
        (PORT d[3] (2.417:2.417:2.417) (2.417:2.417:2.417))
        (PORT d[4] (1.575:1.575:1.575) (1.575:1.575:1.575))
        (PORT d[5] (2.207:2.207:2.207) (2.207:2.207:2.207))
        (PORT d[6] (1.404:1.404:1.404) (1.404:1.404:1.404))
        (PORT d[7] (2.463:2.463:2.463) (2.463:2.463:2.463))
        (PORT d[8] (2.587:2.587:2.587) (2.587:2.587:2.587))
        (PORT d[9] (1.701:1.701:1.701) (1.701:1.701:1.701))
        (PORT d[10] (1.691:1.691:1.691) (1.691:1.691:1.691))
        (PORT d[11] (1.999:1.999:1.999) (1.999:1.999:1.999))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.466:2.466:2.466) (2.466:2.466:2.466))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.466:2.466:2.466) (2.466:2.466:2.466))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (2.466:2.466:2.466) (2.466:2.466:2.466))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.794:0.794:0.794) (0.794:0.794:0.794))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.716:2.716:2.716) (2.716:2.716:2.716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.239:2.239:2.239) (2.239:2.239:2.239))
        (PORT d[1] (2.297:2.297:2.297) (2.297:2.297:2.297))
        (PORT d[2] (2.855:2.855:2.855) (2.855:2.855:2.855))
        (PORT d[3] (2.245:2.245:2.245) (2.245:2.245:2.245))
        (PORT d[4] (2.346:2.346:2.346) (2.346:2.346:2.346))
        (PORT d[5] (2.042:2.042:2.042) (2.042:2.042:2.042))
        (PORT d[6] (1.846:1.846:1.846) (1.846:1.846:1.846))
        (PORT d[7] (2.18:2.18:2.18) (2.18:2.18:2.18))
        (PORT d[8] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[9] (2.39:2.39:2.39) (2.39:2.39:2.39))
        (PORT d[10] (2.388:2.388:2.388) (2.388:2.388:2.388))
        (PORT d[11] (2.19:2.19:2.19) (2.19:2.19:2.19))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (2.718:2.718:2.718) (2.718:2.718:2.718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.497:2.497:2.497) (2.497:2.497:2.497))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (2.718:2.718:2.718) (2.718:2.718:2.718))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT d[0] (2.718:2.718:2.718) (2.718:2.718:2.718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.194:1.194:1.194) (1.194:1.194:1.194))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.736:2.736:2.736) (2.736:2.736:2.736))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.219:1.219:1.219) (1.219:1.219:1.219))
        (PORT d[1] (1.674:1.674:1.674) (1.674:1.674:1.674))
        (PORT d[2] (2.158:2.158:2.158) (2.158:2.158:2.158))
        (PORT d[3] (1.879:1.879:1.879) (1.879:1.879:1.879))
        (PORT d[4] (1.41:1.41:1.41) (1.41:1.41:1.41))
        (PORT d[5] (1.846:1.846:1.846) (1.846:1.846:1.846))
        (PORT d[6] (1.716:1.716:1.716) (1.716:1.716:1.716))
        (PORT d[7] (2.221:2.221:2.221) (2.221:2.221:2.221))
        (PORT d[8] (2.656:2.656:2.656) (2.656:2.656:2.656))
        (PORT d[9] (1.342:1.342:1.342) (1.342:1.342:1.342))
        (PORT d[10] (1.449:1.449:1.449) (1.449:1.449:1.449))
        (PORT d[11] (1.626:1.626:1.626) (1.626:1.626:1.626))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.737:2.737:2.737) (2.737:2.737:2.737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (2.737:2.737:2.737) (2.737:2.737:2.737))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT d[0] (2.737:2.737:2.737) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.198:1.198:1.198) (1.198:1.198:1.198))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.577:0.577:0.577) (0.577:0.577:0.577))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (2.775:2.775:2.775) (2.775:2.775:2.775))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.975:1.975:1.975) (1.975:1.975:1.975))
        (PORT d[1] (1.513:1.513:1.513) (1.513:1.513:1.513))
        (PORT d[2] (2.695:2.695:2.695) (2.695:2.695:2.695))
        (PORT d[3] (2.159:2.159:2.159) (2.159:2.159:2.159))
        (PORT d[4] (2.001:2.001:2.001) (2.001:2.001:2.001))
        (PORT d[5] (1.684:1.684:1.684) (1.684:1.684:1.684))
        (PORT d[6] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT d[7] (1.829:1.829:1.829) (1.829:1.829:1.829))
        (PORT d[8] (2.409:2.409:2.409) (2.409:2.409:2.409))
        (PORT d[9] (1.976:1.976:1.976) (1.976:1.976:1.976))
        (PORT d[10] (2.271:2.271:2.271) (2.271:2.271:2.271))
        (PORT d[11] (2.174:2.174:2.174) (2.174:2.174:2.174))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.777:2.777:2.777) (2.777:2.777:2.777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.556:2.556:2.556) (2.556:2.556:2.556))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.777:2.777:2.777) (2.777:2.777:2.777))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[0] (2.777:2.777:2.777) (2.777:2.777:2.777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.308:2.308:2.308) (2.308:2.308:2.308))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.032:2.032:2.032) (2.032:2.032:2.032))
        (PORT d[1] (1.857:1.857:1.857) (1.857:1.857:1.857))
        (PORT d[2] (2.026:2.026:2.026) (2.026:2.026:2.026))
        (PORT d[3] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[4] (1.484:1.484:1.484) (1.484:1.484:1.484))
        (PORT d[5] (2.172:2.172:2.172) (2.172:2.172:2.172))
        (PORT d[6] (1.236:1.236:1.236) (1.236:1.236:1.236))
        (PORT d[7] (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT d[8] (2.447:2.447:2.447) (2.447:2.447:2.447))
        (PORT d[9] (1.848:1.848:1.848) (1.848:1.848:1.848))
        (PORT d[10] (1.527:1.527:1.527) (1.527:1.527:1.527))
        (PORT d[11] (2.083:2.083:2.083) (2.083:2.083:2.083))
        (PORT clk (1.086:1.086:1.086) (1.086:1.086:1.086))
        (PORT ena (2.309:2.309:2.309) (2.309:2.309:2.309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.086:1.086:1.086) (1.086:1.086:1.086))
        (PORT ena (2.309:2.309:2.309) (2.309:2.309:2.309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.086:1.086:1.086) (1.086:1.086:1.086))
        (PORT d[0] (2.309:2.309:2.309) (2.309:2.309:2.309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.208:1.208:1.208) (1.208:1.208:1.208))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.208:1.208:1.208) (1.208:1.208:1.208))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.208:1.208:1.208) (1.208:1.208:1.208))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.945:0.945:0.945) (0.945:0.945:0.945))
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT ena (2.569:2.569:2.569) (2.569:2.569:2.569))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.824:1.824:1.824) (1.824:1.824:1.824))
        (PORT d[1] (2.03:2.03:2.03) (2.03:2.03:2.03))
        (PORT d[2] (2.547:2.547:2.547) (2.547:2.547:2.547))
        (PORT d[3] (2.069:2.069:2.069) (2.069:2.069:2.069))
        (PORT d[4] (2.469:2.469:2.469) (2.469:2.469:2.469))
        (PORT d[5] (2.068:2.068:2.068) (2.068:2.068:2.068))
        (PORT d[6] (1.825:1.825:1.825) (1.825:1.825:1.825))
        (PORT d[7] (2.294:2.294:2.294) (2.294:2.294:2.294))
        (PORT d[8] (2.507:2.507:2.507) (2.507:2.507:2.507))
        (PORT d[9] (2.24:2.24:2.24) (2.24:2.24:2.24))
        (PORT d[10] (2.342:2.342:2.342) (2.342:2.342:2.342))
        (PORT d[11] (2.037:2.037:2.037) (2.037:2.037:2.037))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.35:2.35:2.35) (2.35:2.35:2.35))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.571:2.571:2.571) (2.571:2.571:2.571))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT d[0] (2.571:2.571:2.571) (2.571:2.571:2.571))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.212:1.212:1.212) (1.212:1.212:1.212))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (1.581:1.581:1.581) (1.581:1.581:1.581))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.803:2.803:2.803) (2.803:2.803:2.803))
        (PORT d[1] (2.56:2.56:2.56) (2.56:2.56:2.56))
        (PORT d[2] (1.92:1.92:1.92) (1.92:1.92:1.92))
        (PORT d[3] (2.197:2.197:2.197) (2.197:2.197:2.197))
        (PORT d[4] (2.628:2.628:2.628) (2.628:2.628:2.628))
        (PORT d[5] (1.932:1.932:1.932) (1.932:1.932:1.932))
        (PORT d[6] (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT d[7] (2.087:2.087:2.087) (2.087:2.087:2.087))
        (PORT d[8] (2.363:2.363:2.363) (2.363:2.363:2.363))
        (PORT d[9] (2.034:2.034:2.034) (2.034:2.034:2.034))
        (PORT d[10] (1.104:1.104:1.104) (1.104:1.104:1.104))
        (PORT d[11] (2.216:2.216:2.216) (2.216:2.216:2.216))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.582:1.582:1.582) (1.582:1.582:1.582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.638:0.638:0.638) (0.638:0.638:0.638))
        (PORT clk (1.076:1.076:1.076) (1.076:1.076:1.076))
        (PORT ena (1.883:1.883:1.883) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.328:2.328:2.328) (2.328:2.328:2.328))
        (PORT d[1] (2.399:2.399:2.399) (2.399:2.399:2.399))
        (PORT d[2] (2.478:2.478:2.478) (2.478:2.478:2.478))
        (PORT d[3] (1.795:1.795:1.795) (1.795:1.795:1.795))
        (PORT d[4] (2.832:2.832:2.832) (2.832:2.832:2.832))
        (PORT d[5] (1.736:1.736:1.736) (1.736:1.736:1.736))
        (PORT d[6] (1.736:1.736:1.736) (1.736:1.736:1.736))
        (PORT d[7] (2.652:2.652:2.652) (2.652:2.652:2.652))
        (PORT d[8] (3.147:3.147:3.147) (3.147:3.147:3.147))
        (PORT d[9] (1.507:1.507:1.507) (1.507:1.507:1.507))
        (PORT d[10] (2.694:2.694:2.694) (2.694:2.694:2.694))
        (PORT d[11] (2.062:2.062:2.062) (2.062:2.062:2.062))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.885:1.885:1.885) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.885:1.885:1.885) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.885:1.885:1.885) (1.885:1.885:1.885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.087:1.087:1.087) (1.087:1.087:1.087))
        (PORT ena (2.564:2.564:2.564) (2.564:2.564:2.564))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.016:2.016:2.016) (2.016:2.016:2.016))
        (PORT d[1] (1.847:1.847:1.847) (1.847:1.847:1.847))
        (PORT d[2] (1.929:1.929:1.929) (1.929:1.929:1.929))
        (PORT d[3] (2.235:2.235:2.235) (2.235:2.235:2.235))
        (PORT d[4] (1.491:1.491:1.491) (1.491:1.491:1.491))
        (PORT d[5] (2.193:2.193:2.193) (2.193:2.193:2.193))
        (PORT d[6] (1.364:1.364:1.364) (1.364:1.364:1.364))
        (PORT d[7] (2.287:2.287:2.287) (2.287:2.287:2.287))
        (PORT d[8] (2.319:2.319:2.319) (2.319:2.319:2.319))
        (PORT d[9] (1.726:1.726:1.726) (1.726:1.726:1.726))
        (PORT d[10] (1.545:1.545:1.545) (1.545:1.545:1.545))
        (PORT d[11] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT ena (2.565:2.565:2.565) (2.565:2.565:2.565))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT ena (2.565:2.565:2.565) (2.565:2.565:2.565))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.088:1.088:1.088) (1.088:1.088:1.088))
        (PORT d[0] (2.565:2.565:2.565) (2.565:2.565:2.565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.21:1.21:1.21) (1.21:1.21:1.21))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.521:1.521:1.521) (1.521:1.521:1.521))
        (PORT clk (1.09:1.09:1.09) (1.09:1.09:1.09))
        (PORT ena (2.592:2.592:2.592) (2.592:2.592:2.592))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.95:1.95:1.95) (1.95:1.95:1.95))
        (PORT d[1] (2.167:2.167:2.167) (2.167:2.167:2.167))
        (PORT d[2] (2.642:2.642:2.642) (2.642:2.642:2.642))
        (PORT d[3] (2.056:2.056:2.056) (2.056:2.056:2.056))
        (PORT d[4] (2.483:2.483:2.483) (2.483:2.483:2.483))
        (PORT d[5] (2.185:2.185:2.185) (2.185:2.185:2.185))
        (PORT d[6] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT d[7] (2.189:2.189:2.189) (2.189:2.189:2.189))
        (PORT d[8] (2.503:2.503:2.503) (2.503:2.503:2.503))
        (PORT d[9] (2.247:2.247:2.247) (2.247:2.247:2.247))
        (PORT d[10] (2.349:2.349:2.349) (2.349:2.349:2.349))
        (PORT d[11] (2.384:2.384:2.384) (2.384:2.384:2.384))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.594:2.594:2.594) (2.594:2.594:2.594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.373:2.373:2.373) (2.373:2.373:2.373))
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT ena (2.594:2.594:2.594) (2.594:2.594:2.594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.092:1.092:1.092) (1.092:1.092:1.092))
        (PORT d[0] (2.594:2.594:2.594) (2.594:2.594:2.594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.214:1.214:1.214) (1.214:1.214:1.214))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.498:1.498:1.498) (1.498:1.498:1.498))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.692:1.692:1.692) (1.692:1.692:1.692))
        (PORT d[1] (1.29:1.29:1.29) (1.29:1.29:1.29))
        (PORT d[2] (1.553:1.553:1.553) (1.553:1.553:1.553))
        (PORT d[3] (1.386:1.386:1.386) (1.386:1.386:1.386))
        (PORT d[4] (1.998:1.998:1.998) (1.998:1.998:1.998))
        (PORT d[5] (2.084:2.084:2.084) (2.084:2.084:2.084))
        (PORT d[6] (2.529:2.529:2.529) (2.529:2.529:2.529))
        (PORT d[7] (2.67:2.67:2.67) (2.67:2.67:2.67))
        (PORT d[8] (2.561:2.561:2.561) (2.561:2.561:2.561))
        (PORT d[9] (1.52:1.52:1.52) (1.52:1.52:1.52))
        (PORT d[10] (1.962:1.962:1.962) (1.962:1.962:1.962))
        (PORT d[11] (1.763:1.763:1.763) (1.763:1.763:1.763))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.499:1.499:1.499) (1.499:1.499:1.499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.499:1.499:1.499) (1.499:1.499:1.499))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT d[0] (1.499:1.499:1.499) (1.499:1.499:1.499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.925:0.925:0.925) (0.925:0.925:0.925))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (1.978:1.978:1.978) (1.978:1.978:1.978))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.802:1.802:1.802) (1.802:1.802:1.802))
        (PORT d[1] (3.264:3.264:3.264) (3.264:3.264:3.264))
        (PORT d[2] (2.8:2.8:2.8) (2.8:2.8:2.8))
        (PORT d[3] (3.522:3.522:3.522) (3.522:3.522:3.522))
        (PORT d[4] (1.716:1.716:1.716) (1.716:1.716:1.716))
        (PORT d[5] (1.162:1.162:1.162) (1.162:1.162:1.162))
        (PORT d[6] (2.964:2.964:2.964) (2.964:2.964:2.964))
        (PORT d[7] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT d[8] (1.828:1.828:1.828) (1.828:1.828:1.828))
        (PORT d[9] (2.405:2.405:2.405) (2.405:2.405:2.405))
        (PORT d[10] (2.916:2.916:2.916) (2.916:2.916:2.916))
        (PORT d[11] (1.176:1.176:1.176) (1.176:1.176:1.176))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.759:1.759:1.759) (1.759:1.759:1.759))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[0] (1.98:1.98:1.98) (1.98:1.98:1.98))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.059:1.059:1.059) (1.059:1.059:1.059))
        (PORT ena (1.519:1.519:1.519) (1.519:1.519:1.519))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.809:0.809:0.809) (0.809:0.809:0.809))
        (PORT d[1] (0.788:0.788:0.788) (0.788:0.788:0.788))
        (PORT d[2] (1.599:1.599:1.599) (1.599:1.599:1.599))
        (PORT d[3] (2.857:2.857:2.857) (2.857:2.857:2.857))
        (PORT d[4] (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT d[5] (2.085:2.085:2.085) (2.085:2.085:2.085))
        (PORT d[6] (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT d[7] (2.375:2.375:2.375) (2.375:2.375:2.375))
        (PORT d[8] (1.276:1.276:1.276) (1.276:1.276:1.276))
        (PORT d[9] (1.348:1.348:1.348) (1.348:1.348:1.348))
        (PORT d[10] (0.804:0.804:0.804) (0.804:0.804:0.804))
        (PORT d[11] (2.108:2.108:2.108) (2.108:2.108:2.108))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.52:1.52:1.52) (1.52:1.52:1.52))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT ena (1.52:1.52:1.52) (1.52:1.52:1.52))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.06:1.06:1.06) (1.06:1.06:1.06))
        (PORT d[0] (1.52:1.52:1.52) (1.52:1.52:1.52))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.182:1.182:1.182) (1.182:1.182:1.182))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.734:0.734:0.734) (0.734:0.734:0.734))
        (PORT clk (1.062:1.062:1.062) (1.062:1.062:1.062))
        (PORT ena (2.09:2.09:2.09) (2.09:2.09:2.09))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.672:2.672:2.672) (2.672:2.672:2.672))
        (PORT d[1] (0.872:0.872:0.872) (0.872:0.872:0.872))
        (PORT d[2] (2.551:2.551:2.551) (2.551:2.551:2.551))
        (PORT d[3] (0.922:0.922:0.922) (0.922:0.922:0.922))
        (PORT d[4] (0.612:0.612:0.612) (0.612:0.612:0.612))
        (PORT d[5] (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT d[6] (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT d[7] (1.455:1.455:1.455) (1.455:1.455:1.455))
        (PORT d[8] (1.58:1.58:1.58) (1.58:1.58:1.58))
        (PORT d[9] (0.622:0.622:0.622) (0.622:0.622:0.622))
        (PORT d[10] (0.613:0.613:0.613) (0.613:0.613:0.613))
        (PORT d[11] (1.813:1.813:1.813) (1.813:1.813:1.813))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (2.092:2.092:2.092) (2.092:2.092:2.092))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.871:1.871:1.871) (1.871:1.871:1.871))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (2.092:2.092:2.092) (2.092:2.092:2.092))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[0] (2.092:2.092:2.092) (2.092:2.092:2.092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.727:1.727:1.727) (1.727:1.727:1.727))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT d[1] (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT d[2] (1.744:1.744:1.744) (1.744:1.744:1.744))
        (PORT d[3] (2.789:2.789:2.789) (2.789:2.789:2.789))
        (PORT d[4] (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT d[5] (0.919:0.919:0.919) (0.919:0.919:0.919))
        (PORT d[6] (1.471:1.471:1.471) (1.471:1.471:1.471))
        (PORT d[7] (2.353:2.353:2.353) (2.353:2.353:2.353))
        (PORT d[8] (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT d[9] (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT d[10] (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT d[11] (2.169:2.169:2.169) (2.169:2.169:2.169))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT ena (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[0] (1.728:1.728:1.728) (1.728:1.728:1.728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.203:1.203:1.203) (1.203:1.203:1.203))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT clk (1.083:1.083:1.083) (1.083:1.083:1.083))
        (PORT ena (2.278:2.278:2.278) (2.278:2.278:2.278))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.654:2.654:2.654) (2.654:2.654:2.654))
        (PORT d[1] (1.149:1.149:1.149) (1.149:1.149:1.149))
        (PORT d[2] (2.425:2.425:2.425) (2.425:2.425:2.425))
        (PORT d[3] (0.883:0.883:0.883) (0.883:0.883:0.883))
        (PORT d[4] (0.926:0.926:0.926) (0.926:0.926:0.926))
        (PORT d[5] (0.891:0.891:0.891) (0.891:0.891:0.891))
        (PORT d[6] (2.388:2.388:2.388) (2.388:2.388:2.388))
        (PORT d[7] (1.141:1.141:1.141) (1.141:1.141:1.141))
        (PORT d[8] (1.569:1.569:1.569) (1.569:1.569:1.569))
        (PORT d[9] (0.932:0.932:0.932) (0.932:0.932:0.932))
        (PORT d[10] (0.773:0.773:0.773) (0.773:0.773:0.773))
        (PORT d[11] (1.502:1.502:1.502) (1.502:1.502:1.502))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.28:2.28:2.28) (2.28:2.28:2.28))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.059:2.059:2.059) (2.059:2.059:2.059))
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT ena (2.28:2.28:2.28) (2.28:2.28:2.28))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.085:1.085:1.085) (1.085:1.085:1.085))
        (PORT d[0] (2.28:2.28:2.28) (2.28:2.28:2.28))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.207:1.207:1.207) (1.207:1.207:1.207))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (1.716:1.716:1.716) (1.716:1.716:1.716))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT d[1] (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT d[2] (1.786:1.786:1.786) (1.786:1.786:1.786))
        (PORT d[3] (2.774:2.774:2.774) (2.774:2.774:2.774))
        (PORT d[4] (0.943:0.943:0.943) (0.943:0.943:0.943))
        (PORT d[5] (2.071:2.071:2.071) (2.071:2.071:2.071))
        (PORT d[6] (1.517:1.517:1.517) (1.517:1.517:1.517))
        (PORT d[7] (2.217:2.217:2.217) (2.217:2.217:2.217))
        (PORT d[8] (1.102:1.102:1.102) (1.102:1.102:1.102))
        (PORT d[9] (1.188:1.188:1.188) (1.188:1.188:1.188))
        (PORT d[10] (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT d[11] (2.309:2.309:2.309) (2.309:2.309:2.309))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.717:1.717:1.717) (1.717:1.717:1.717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT ena (1.717:1.717:1.717) (1.717:1.717:1.717))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.078:1.078:1.078) (1.078:1.078:1.078))
        (PORT d[0] (1.717:1.717:1.717) (1.717:1.717:1.717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.2:1.2:1.2) (1.2:1.2:1.2))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.719:0.719:0.719) (0.719:0.719:0.719))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (2.261:2.261:2.261) (2.261:2.261:2.261))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.655:2.655:2.655) (2.655:2.655:2.655))
        (PORT d[1] (1.038:1.038:1.038) (1.038:1.038:1.038))
        (PORT d[2] (2.403:2.403:2.403) (2.403:2.403:2.403))
        (PORT d[3] (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT d[4] (0.784:0.784:0.784) (0.784:0.784:0.784))
        (PORT d[5] (0.888:0.888:0.888) (0.888:0.888:0.888))
        (PORT d[6] (2.419:2.419:2.419) (2.419:2.419:2.419))
        (PORT d[7] (1.29:1.29:1.29) (1.29:1.29:1.29))
        (PORT d[8] (1.465:1.465:1.465) (1.465:1.465:1.465))
        (PORT d[9] (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT d[10] (0.915:0.915:0.915) (0.915:0.915:0.915))
        (PORT d[11] (1.652:1.652:1.652) (1.652:1.652:1.652))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.263:2.263:2.263) (2.263:2.263:2.263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.042:2.042:2.042) (2.042:2.042:2.042))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.263:2.263:2.263) (2.263:2.263:2.263))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT d[0] (2.263:2.263:2.263) (2.263:2.263:2.263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.204:1.204:1.204) (1.204:1.204:1.204))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (1.464:1.464:1.464) (1.464:1.464:1.464))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.827:0.827:0.827) (0.827:0.827:0.827))
        (PORT d[1] (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT d[2] (1.801:1.801:1.801) (1.801:1.801:1.801))
        (PORT d[3] (2.604:2.604:2.604) (2.604:2.604:2.604))
        (PORT d[4] (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT d[5] (1.91:1.91:1.91) (1.91:1.91:1.91))
        (PORT d[6] (1.532:1.532:1.532) (1.532:1.532:1.532))
        (PORT d[7] (2.204:2.204:2.204) (2.204:2.204:2.204))
        (PORT d[8] (1.127:1.127:1.127) (1.127:1.127:1.127))
        (PORT d[9] (0.913:0.913:0.913) (0.913:0.913:0.913))
        (PORT d[10] (0.823:0.823:0.823) (0.823:0.823:0.823))
        (PORT d[11] (2.324:2.324:2.324) (2.324:2.324:2.324))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.465:1.465:1.465) (1.465:1.465:1.465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (1.465:1.465:1.465) (1.465:1.465:1.465))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT d[0] (1.465:1.465:1.465) (1.465:1.465:1.465))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.193:1.193:1.193) (1.193:1.193:1.193))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.109:2.109:2.109) (2.109:2.109:2.109))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.645:2.645:2.645) (2.645:2.645:2.645))
        (PORT d[1] (0.892:0.892:0.892) (0.892:0.892:0.892))
        (PORT d[2] (2.407:2.407:2.407) (2.407:2.407:2.407))
        (PORT d[3] (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[4] (1.327:1.327:1.327) (1.327:1.327:1.327))
        (PORT d[5] (0.754:0.754:0.754) (0.754:0.754:0.754))
        (PORT d[6] (2.429:2.429:2.429) (2.429:2.429:2.429))
        (PORT d[7] (1.297:1.297:1.297) (1.297:1.297:1.297))
        (PORT d[8] (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT d[9] (0.88:0.88:0.88) (0.88:0.88:0.88))
        (PORT d[10] (0.931:0.931:0.931) (0.931:0.931:0.931))
        (PORT d[11] (1.665:1.665:1.665) (1.665:1.665:1.665))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.89:1.89:1.89) (1.89:1.89:1.89))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT d[0] (2.111:2.111:2.111) (2.111:2.111:2.111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT ena (1.687:1.687:1.687) (1.687:1.687:1.687))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT d[1] (2.015:2.015:2.015) (2.015:2.015:2.015))
        (PORT d[2] (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT d[3] (2.675:2.675:2.675) (2.675:2.675:2.675))
        (PORT d[4] (2.824:2.824:2.824) (2.824:2.824:2.824))
        (PORT d[5] (2.1:2.1:2.1) (2.1:2.1:2.1))
        (PORT d[6] (1.27:1.27:1.27) (1.27:1.27:1.27))
        (PORT d[7] (2.42:2.42:2.42) (2.42:2.42:2.42))
        (PORT d[8] (2.984:2.984:2.984) (2.984:2.984:2.984))
        (PORT d[9] (1.703:1.703:1.703) (1.703:1.703:1.703))
        (PORT d[10] (1.305:1.305:1.305) (1.305:1.305:1.305))
        (PORT d[11] (2.454:2.454:2.454) (2.454:2.454:2.454))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.688:1.688:1.688) (1.688:1.688:1.688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT ena (1.688:1.688:1.688) (1.688:1.688:1.688))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.05:1.05:1.05) (1.05:1.05:1.05))
        (PORT d[0] (1.688:1.688:1.688) (1.688:1.688:1.688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.172:1.172:1.172) (1.172:1.172:1.172))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (2.052:2.052:2.052) (2.052:2.052:2.052))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.646:2.646:2.646) (2.646:2.646:2.646))
        (PORT d[1] (1.68:1.68:1.68) (1.68:1.68:1.68))
        (PORT d[2] (2.712:2.712:2.712) (2.712:2.712:2.712))
        (PORT d[3] (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT d[4] (1.371:1.371:1.371) (1.371:1.371:1.371))
        (PORT d[5] (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT d[6] (2.074:2.074:2.074) (2.074:2.074:2.074))
        (PORT d[7] (1.685:1.685:1.685) (1.685:1.685:1.685))
        (PORT d[8] (2.303:2.303:2.303) (2.303:2.303:2.303))
        (PORT d[9] (1.716:1.716:1.716) (1.716:1.716:1.716))
        (PORT d[10] (2.97:2.97:2.97) (2.97:2.97:2.97))
        (PORT d[11] (1.864:1.864:1.864) (1.864:1.864:1.864))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (2.054:2.054:2.054) (2.054:2.054:2.054))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.833:1.833:1.833) (1.833:1.833:1.833))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (2.054:2.054:2.054) (2.054:2.054:2.054))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT d[0] (2.054:2.054:2.054) (2.054:2.054:2.054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.609:1.609:1.609) (1.609:1.609:1.609))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.54:1.54:1.54) (1.54:1.54:1.54))
        (PORT d[1] (1.402:1.402:1.402) (1.402:1.402:1.402))
        (PORT d[2] (1.719:1.719:1.719) (1.719:1.719:1.719))
        (PORT d[3] (1.372:1.372:1.372) (1.372:1.372:1.372))
        (PORT d[4] (1.976:1.976:1.976) (1.976:1.976:1.976))
        (PORT d[5] (2.072:2.072:2.072) (2.072:2.072:2.072))
        (PORT d[6] (2.409:2.409:2.409) (2.409:2.409:2.409))
        (PORT d[7] (1.693:1.693:1.693) (1.693:1.693:1.693))
        (PORT d[8] (2.55:2.55:2.55) (2.55:2.55:2.55))
        (PORT d[9] (1.39:1.39:1.39) (1.39:1.39:1.39))
        (PORT d[10] (1.961:1.961:1.961) (1.961:1.961:1.961))
        (PORT d[11] (1.752:1.752:1.752) (1.752:1.752:1.752))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.61:1.61:1.61) (1.61:1.61:1.61))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.61:1.61:1.61) (1.61:1.61:1.61))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[0] (1.61:1.61:1.61) (1.61:1.61:1.61))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.61:0.61:0.61) (0.61:0.61:0.61))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.985:1.985:1.985) (1.985:1.985:1.985))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.817:1.817:1.817) (1.817:1.817:1.817))
        (PORT d[1] (3.248:3.248:3.248) (3.248:3.248:3.248))
        (PORT d[2] (2.663:2.663:2.663) (2.663:2.663:2.663))
        (PORT d[3] (3.65:3.65:3.65) (3.65:3.65:3.65))
        (PORT d[4] (1.74:1.74:1.74) (1.74:1.74:1.74))
        (PORT d[5] (1.145:1.145:1.145) (1.145:1.145:1.145))
        (PORT d[6] (2.964:2.964:2.964) (2.964:2.964:2.964))
        (PORT d[7] (1.851:1.851:1.851) (1.851:1.851:1.851))
        (PORT d[8] (1.824:1.824:1.824) (1.824:1.824:1.824))
        (PORT d[9] (2.414:2.414:2.414) (2.414:2.414:2.414))
        (PORT d[10] (2.959:2.959:2.959) (2.959:2.959:2.959))
        (PORT d[11] (1.319:1.319:1.319) (1.319:1.319:1.319))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.987:1.987:1.987) (1.987:1.987:1.987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.766:1.766:1.766) (1.766:1.766:1.766))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.987:1.987:1.987) (1.987:1.987:1.987))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (1.987:1.987:1.987) (1.987:1.987:1.987))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.063:1.063:1.063) (1.063:1.063:1.063))
        (PORT ena (1.656:1.656:1.656) (1.656:1.656:1.656))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.452:1.452:1.452) (1.452:1.452:1.452))
        (PORT d[1] (2.145:2.145:2.145) (2.145:2.145:2.145))
        (PORT d[2] (1.554:1.554:1.554) (1.554:1.554:1.554))
        (PORT d[3] (2.53:2.53:2.53) (2.53:2.53:2.53))
        (PORT d[4] (2.669:2.669:2.669) (2.669:2.669:2.669))
        (PORT d[5] (2.072:2.072:2.072) (2.072:2.072:2.072))
        (PORT d[6] (1.271:1.271:1.271) (1.271:1.271:1.271))
        (PORT d[7] (2.519:2.519:2.519) (2.519:2.519:2.519))
        (PORT d[8] (2.488:2.488:2.488) (2.488:2.488:2.488))
        (PORT d[9] (1.681:1.681:1.681) (1.681:1.681:1.681))
        (PORT d[10] (1.608:1.608:1.608) (1.608:1.608:1.608))
        (PORT d[11] (2.476:2.476:2.476) (2.476:2.476:2.476))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT ena (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.064:1.064:1.064) (1.064:1.064:1.064))
        (PORT d[0] (1.657:1.657:1.657) (1.657:1.657:1.657))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.186:1.186:1.186) (1.186:1.186:1.186))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (2.059:2.059:2.059) (2.059:2.059:2.059))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.426:2.426:2.426) (2.426:2.426:2.426))
        (PORT d[1] (1.529:1.529:1.529) (1.529:1.529:1.529))
        (PORT d[2] (2.943:2.943:2.943) (2.943:2.943:2.943))
        (PORT d[3] (1.531:1.531:1.531) (1.531:1.531:1.531))
        (PORT d[4] (1.398:1.398:1.398) (1.398:1.398:1.398))
        (PORT d[5] (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT d[6] (1.874:1.874:1.874) (1.874:1.874:1.874))
        (PORT d[7] (1.777:1.777:1.777) (1.777:1.777:1.777))
        (PORT d[8] (2.276:2.276:2.276) (2.276:2.276:2.276))
        (PORT d[9] (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[10] (2.962:2.962:2.962) (2.962:2.962:2.962))
        (PORT d[11] (1.845:1.845:1.845) (1.845:1.845:1.845))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.061:2.061:2.061) (2.061:2.061:2.061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.84:1.84:1.84) (1.84:1.84:1.84))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.061:2.061:2.061) (2.061:2.061:2.061))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT d[0] (2.061:2.061:2.061) (2.061:2.061:2.061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.19:1.19:1.19) (1.19:1.19:1.19))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.04:1.04:1.04) (1.04:1.04:1.04))
        (PORT ena (1.766:1.766:1.766) (1.766:1.766:1.766))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.853:1.853:1.853) (1.853:1.853:1.853))
        (PORT d[1] (1.463:1.463:1.463) (1.463:1.463:1.463))
        (PORT d[2] (1.71:1.71:1.71) (1.71:1.71:1.71))
        (PORT d[3] (1.332:1.332:1.332) (1.332:1.332:1.332))
        (PORT d[4] (1.886:1.886:1.886) (1.886:1.886:1.886))
        (PORT d[5] (2.241:2.241:2.241) (2.241:2.241:2.241))
        (PORT d[6] (2.439:2.439:2.439) (2.439:2.439:2.439))
        (PORT d[7] (2.83:2.83:2.83) (2.83:2.83:2.83))
        (PORT d[8] (2.71:2.71:2.71) (2.71:2.71:2.71))
        (PORT d[9] (1.65:1.65:1.65) (1.65:1.65:1.65))
        (PORT d[10] (2.121:2.121:2.121) (2.121:2.121:2.121))
        (PORT d[11] (1.467:1.467:1.467) (1.467:1.467:1.467))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.767:1.767:1.767) (1.767:1.767:1.767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT ena (1.767:1.767:1.767) (1.767:1.767:1.767))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT d[0] (1.767:1.767:1.767) (1.767:1.767:1.767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.163:1.163:1.163) (1.163:1.163:1.163))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.681:0.681:0.681) (0.681:0.681:0.681))
        (PORT clk (1.043:1.043:1.043) (1.043:1.043:1.043))
        (PORT ena (1.829:1.829:1.829) (1.829:1.829:1.829))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.659:1.659:1.659) (1.659:1.659:1.659))
        (PORT d[1] (3.319:3.319:3.319) (3.319:3.319:3.319))
        (PORT d[2] (2.474:2.474:2.474) (2.474:2.474:2.474))
        (PORT d[3] (3.487:3.487:3.487) (3.487:3.487:3.487))
        (PORT d[4] (1.71:1.71:1.71) (1.71:1.71:1.71))
        (PORT d[5] (1.313:1.313:1.313) (1.313:1.313:1.313))
        (PORT d[6] (2.687:2.687:2.687) (2.687:2.687:2.687))
        (PORT d[7] (1.804:1.804:1.804) (1.804:1.804:1.804))
        (PORT d[8] (1.982:1.982:1.982) (1.982:1.982:1.982))
        (PORT d[9] (2.256:2.256:2.256) (2.256:2.256:2.256))
        (PORT d[10] (2.88:2.88:2.88) (2.88:2.88:2.88))
        (PORT d[11] (1.131:1.131:1.131) (1.131:1.131:1.131))
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT ena (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.61:1.61:1.61) (1.61:1.61:1.61))
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT ena (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.045:1.045:1.045) (1.045:1.045:1.045))
        (PORT d[0] (1.831:1.831:1.831) (1.831:1.831:1.831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.167:1.167:1.167) (1.167:1.167:1.167))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.053:1.053:1.053) (1.053:1.053:1.053))
        (PORT ena (1.626:1.626:1.626) (1.626:1.626:1.626))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.704:1.704:1.704) (1.704:1.704:1.704))
        (PORT d[1] (1.299:1.299:1.299) (1.299:1.299:1.299))
        (PORT d[2] (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT d[3] (1.391:1.391:1.391) (1.391:1.391:1.391))
        (PORT d[4] (1.988:1.988:1.988) (1.988:1.988:1.988))
        (PORT d[5] (2.095:2.095:2.095) (2.095:2.095:2.095))
        (PORT d[6] (2.427:2.427:2.427) (2.427:2.427:2.427))
        (PORT d[7] (2.682:2.682:2.682) (2.682:2.682:2.682))
        (PORT d[8] (2.556:2.556:2.556) (2.556:2.556:2.556))
        (PORT d[9] (1.401:1.401:1.401) (1.401:1.401:1.401))
        (PORT d[10] (1.958:1.958:1.958) (1.958:1.958:1.958))
        (PORT d[11] (1.768:1.768:1.768) (1.768:1.768:1.768))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.627:1.627:1.627) (1.627:1.627:1.627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (1.627:1.627:1.627) (1.627:1.627:1.627))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT d[0] (1.627:1.627:1.627) (1.627:1.627:1.627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.176:1.176:1.176) (1.176:1.176:1.176))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (1.967:1.967:1.967) (1.967:1.967:1.967))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.681:1.681:1.681) (1.681:1.681:1.681))
        (PORT d[1] (3.279:3.279:3.279) (3.279:3.279:3.279))
        (PORT d[2] (2.817:2.817:2.817) (2.817:2.817:2.817))
        (PORT d[3] (3.515:3.515:3.515) (3.515:3.515:3.515))
        (PORT d[4] (1.586:1.586:1.586) (1.586:1.586:1.586))
        (PORT d[5] (1.183:1.183:1.183) (1.183:1.183:1.183))
        (PORT d[6] (2.833:2.833:2.833) (2.833:2.833:2.833))
        (PORT d[7] (1.708:1.708:1.708) (1.708:1.708:1.708))
        (PORT d[8] (1.838:1.838:1.838) (1.838:1.838:1.838))
        (PORT d[9] (2.275:2.275:2.275) (2.275:2.275:2.275))
        (PORT d[10] (2.982:2.982:2.982) (2.982:2.982:2.982))
        (PORT d[11] (1.164:1.164:1.164) (1.164:1.164:1.164))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.969:1.969:1.969) (1.969:1.969:1.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.748:1.748:1.748) (1.748:1.748:1.748))
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT ena (1.969:1.969:1.969) (1.969:1.969:1.969))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[0] (1.969:1.969:1.969) (1.969:1.969:1.969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.18:1.18:1.18) (1.18:1.18:1.18))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.492:1.492:1.492) (1.492:1.492:1.492))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.826:0.826:0.826) (0.826:0.826:0.826))
        (PORT d[1] (0.799:0.799:0.799) (0.799:0.799:0.799))
        (PORT d[2] (1.593:1.593:1.593) (1.593:1.593:1.593))
        (PORT d[3] (2.73:2.73:2.73) (2.73:2.73:2.73))
        (PORT d[4] (0.788:0.788:0.788) (0.788:0.788:0.788))
        (PORT d[5] (2.074:2.074:2.074) (2.074:2.074:2.074))
        (PORT d[6] (1.662:1.662:1.662) (1.662:1.662:1.662))
        (PORT d[7] (0.819:0.819:0.819) (0.819:0.819:0.819))
        (PORT d[8] (1.258:1.258:1.258) (1.258:1.258:1.258))
        (PORT d[9] (1.21:1.21:1.21) (1.21:1.21:1.21))
        (PORT d[10] (0.816:0.816:0.816) (0.816:0.816:0.816))
        (PORT d[11] (1.987:1.987:1.987) (1.987:1.987:1.987))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.493:1.493:1.493) (1.493:1.493:1.493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.493:1.493:1.493) (1.493:1.493:1.493))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[0] (1.493:1.493:1.493) (1.493:1.493:1.493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (2.102:2.102:2.102) (2.102:2.102:2.102))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.644:2.644:2.644) (2.644:2.644:2.644))
        (PORT d[1] (0.867:0.867:0.867) (0.867:0.867:0.867))
        (PORT d[2] (2.427:2.427:2.427) (2.427:2.427:2.427))
        (PORT d[3] (0.927:0.927:0.927) (0.927:0.927:0.927))
        (PORT d[4] (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT d[5] (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT d[6] (1.033:1.033:1.033) (1.033:1.033:1.033))
        (PORT d[7] (1.435:1.435:1.435) (1.435:1.435:1.435))
        (PORT d[8] (1.617:1.617:1.617) (1.617:1.617:1.617))
        (PORT d[9] (0.751:0.751:0.751) (0.751:0.751:0.751))
        (PORT d[10] (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[11] (1.807:1.807:1.807) (1.807:1.807:1.807))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.883:1.883:1.883) (1.883:1.883:1.883))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (2.104:2.104:2.104) (2.104:2.104:2.104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.068:1.068:1.068) (1.068:1.068:1.068))
        (PORT ena (1.594:1.594:1.594) (1.594:1.594:1.594))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.551:1.551:1.551) (1.551:1.551:1.551))
        (PORT d[1] (1.244:1.244:1.244) (1.244:1.244:1.244))
        (PORT d[2] (1.721:1.721:1.721) (1.721:1.721:1.721))
        (PORT d[3] (1.231:1.231:1.231) (1.231:1.231:1.231))
        (PORT d[4] (1.992:1.992:1.992) (1.992:1.992:1.992))
        (PORT d[5] (2.045:2.045:2.045) (2.045:2.045:2.045))
        (PORT d[6] (2.393:2.393:2.393) (2.393:2.393:2.393))
        (PORT d[7] (2.63:2.63:2.63) (2.63:2.63:2.63))
        (PORT d[8] (2.392:2.392:2.392) (2.392:2.392:2.392))
        (PORT d[9] (1.339:1.339:1.339) (1.339:1.339:1.339))
        (PORT d[10] (2.019:2.019:2.019) (2.019:2.019:2.019))
        (PORT d[11] (1.615:1.615:1.615) (1.615:1.615:1.615))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.595:1.595:1.595) (1.595:1.595:1.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (1.595:1.595:1.595) (1.595:1.595:1.595))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT d[0] (1.595:1.595:1.595) (1.595:1.595:1.595))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.191:1.191:1.191) (1.191:1.191:1.191))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.474:0.474:0.474) (0.474:0.474:0.474))
        (PORT clk (1.071:1.071:1.071) (1.071:1.071:1.071))
        (PORT ena (2.125:2.125:2.125) (2.125:2.125:2.125))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT d[1] (3.219:3.219:3.219) (3.219:3.219:3.219))
        (PORT d[2] (2.516:2.516:2.516) (2.516:2.516:2.516))
        (PORT d[3] (3.673:3.673:3.673) (3.673:3.673:3.673))
        (PORT d[4] (1.735:1.735:1.735) (1.735:1.735:1.735))
        (PORT d[5] (1.129:1.129:1.129) (1.129:1.129:1.129))
        (PORT d[6] (2.844:2.844:2.844) (2.844:2.844:2.844))
        (PORT d[7] (1.87:1.87:1.87) (1.87:1.87:1.87))
        (PORT d[8] (1.675:1.675:1.675) (1.675:1.675:1.675))
        (PORT d[9] (2.439:2.439:2.439) (2.439:2.439:2.439))
        (PORT d[10] (2.734:2.734:2.734) (2.734:2.734:2.734))
        (PORT d[11] (1.329:1.329:1.329) (1.329:1.329:1.329))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.127:2.127:2.127) (2.127:2.127:2.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.906:1.906:1.906) (1.906:1.906:1.906))
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT ena (2.127:2.127:2.127) (2.127:2.127:2.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT d[0] (2.127:2.127:2.127) (2.127:2.127:2.127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.195:1.195:1.195) (1.195:1.195:1.195))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.697:1.697:1.697) (1.697:1.697:1.697))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT d[1] (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT d[2] (1.791:1.791:1.791) (1.791:1.791:1.791))
        (PORT d[3] (2.737:2.737:2.737) (2.737:2.737:2.737))
        (PORT d[4] (1.216:1.216:1.216) (1.216:1.216:1.216))
        (PORT d[5] (2.182:2.182:2.182) (2.182:2.182:2.182))
        (PORT d[6] (1.53:1.53:1.53) (1.53:1.53:1.53))
        (PORT d[7] (2.343:2.343:2.343) (2.343:2.343:2.343))
        (PORT d[8] (1.118:1.118:1.118) (1.118:1.118:1.118))
        (PORT d[9] (1.198:1.198:1.198) (1.198:1.198:1.198))
        (PORT d[10] (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT d[11] (2.317:2.317:2.317) (2.317:2.317:2.317))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.698:1.698:1.698) (1.698:1.698:1.698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT ena (1.698:1.698:1.698) (1.698:1.698:1.698))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.075:1.075:1.075) (1.075:1.075:1.075))
        (PORT d[0] (1.698:1.698:1.698) (1.698:1.698:1.698))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.197:1.197:1.197) (1.197:1.197:1.197))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.47:0.47:0.47) (0.47:0.47:0.47))
        (PORT clk (1.077:1.077:1.077) (1.077:1.077:1.077))
        (PORT ena (2.243:2.243:2.243) (2.243:2.243:2.243))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.651:2.651:2.651) (2.651:2.651:2.651))
        (PORT d[1] (1.024:1.024:1.024) (1.024:1.024:1.024))
        (PORT d[2] (2.393:2.393:2.393) (2.393:2.393:2.393))
        (PORT d[3] (1.029:1.029:1.029) (1.029:1.029:1.029))
        (PORT d[4] (0.779:0.779:0.779) (0.779:0.779:0.779))
        (PORT d[5] (0.765:0.765:0.765) (0.765:0.765:0.765))
        (PORT d[6] (2.423:2.423:2.423) (2.423:2.423:2.423))
        (PORT d[7] (1.296:1.296:1.296) (1.296:1.296:1.296))
        (PORT d[8] (1.429:1.429:1.429) (1.429:1.429:1.429))
        (PORT d[9] (0.785:0.785:0.785) (0.785:0.785:0.785))
        (PORT d[10] (0.926:0.926:0.926) (0.926:0.926:0.926))
        (PORT d[11] (1.664:1.664:1.664) (1.664:1.664:1.664))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.245:2.245:2.245) (2.245:2.245:2.245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.024:2.024:2.024) (2.024:2.024:2.024))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (2.245:2.245:2.245) (2.245:2.245:2.245))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT d[0] (2.245:2.245:2.245) (2.245:2.245:2.245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.201:1.201:1.201) (1.201:1.201:1.201))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.079:1.079:1.079) (1.079:1.079:1.079))
        (PORT ena (1.721:1.721:1.721) (1.721:1.721:1.721))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT d[1] (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT d[2] (1.766:1.766:1.766) (1.766:1.766:1.766))
        (PORT d[3] (2.816:2.816:2.816) (2.816:2.816:2.816))
        (PORT d[4] (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT d[5] (2.079:2.079:2.079) (2.079:2.079:2.079))
        (PORT d[6] (1.495:1.495:1.495) (1.495:1.495:1.495))
        (PORT d[7] (2.343:2.343:2.343) (2.343:2.343:2.343))
        (PORT d[8] (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT d[9] (1.061:1.061:1.061) (1.061:1.061:1.061))
        (PORT d[10] (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT d[11] (2.286:2.286:2.286) (2.286:2.286:2.286))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.722:1.722:1.722) (1.722:1.722:1.722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT ena (1.722:1.722:1.722) (1.722:1.722:1.722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.08:1.08:1.08) (1.08:1.08:1.08))
        (PORT d[0] (1.722:1.722:1.722) (1.722:1.722:1.722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.202:1.202:1.202) (1.202:1.202:1.202))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.574:0.574:0.574) (0.574:0.574:0.574))
        (PORT clk (1.082:1.082:1.082) (1.082:1.082:1.082))
        (PORT ena (2.275:2.275:2.275) (2.275:2.275:2.275))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.646:2.646:2.646) (2.646:2.646:2.646))
        (PORT d[1] (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[2] (2.417:2.417:2.417) (2.417:2.417:2.417))
        (PORT d[3] (0.874:0.874:0.874) (0.874:0.874:0.874))
        (PORT d[4] (0.923:0.923:0.923) (0.923:0.923:0.923))
        (PORT d[5] (0.887:0.887:0.887) (0.887:0.887:0.887))
        (PORT d[6] (2.399:2.399:2.399) (2.399:2.399:2.399))
        (PORT d[7] (1.269:1.269:1.269) (1.269:1.269:1.269))
        (PORT d[8] (1.565:1.565:1.565) (1.565:1.565:1.565))
        (PORT d[9] (0.919:0.919:0.919) (0.919:0.919:0.919))
        (PORT d[10] (0.899:0.899:0.899) (0.899:0.899:0.899))
        (PORT d[11] (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT clk (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT ena (2.277:2.277:2.277) (2.277:2.277:2.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.056:2.056:2.056) (2.056:2.056:2.056))
        (PORT clk (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT ena (2.277:2.277:2.277) (2.277:2.277:2.277))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.084:1.084:1.084) (1.084:1.084:1.084))
        (PORT d[0] (2.277:2.277:2.277) (2.277:2.277:2.277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.206:1.206:1.206) (1.206:1.206:1.206))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.069:1.069:1.069) (1.069:1.069:1.069))
        (PORT ena (2.861:2.861:2.861) (2.861:2.861:2.861))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[1] (1.688:1.688:1.688) (1.688:1.688:1.688))
        (PORT d[2] (2.167:2.167:2.167) (2.167:2.167:2.167))
        (PORT d[3] (2.126:2.126:2.126) (2.126:2.126:2.126))
        (PORT d[4] (1.697:1.697:1.697) (1.697:1.697:1.697))
        (PORT d[5] (1.974:1.974:1.974) (1.974:1.974:1.974))
        (PORT d[6] (1.721:1.721:1.721) (1.721:1.721:1.721))
        (PORT d[7] (2.096:2.096:2.096) (2.096:2.096:2.096))
        (PORT d[8] (2.673:2.673:2.673) (2.673:2.673:2.673))
        (PORT d[9] (1.364:1.364:1.364) (1.364:1.364:1.364))
        (PORT d[10] (1.889:1.889:1.889) (1.889:1.889:1.889))
        (PORT d[11] (1.638:1.638:1.638) (1.638:1.638:1.638))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.862:2.862:2.862) (2.862:2.862:2.862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT ena (2.862:2.862:2.862) (2.862:2.862:2.862))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.07:1.07:1.07) (1.07:1.07:1.07))
        (PORT d[0] (2.862:2.862:2.862) (2.862:2.862:2.862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.192:1.192:1.192) (1.192:1.192:1.192))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.465:0.465:0.465) (0.465:0.465:0.465))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (2.779:2.779:2.779) (2.779:2.779:2.779))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.01:2.01:2.01) (2.01:2.01:2.01))
        (PORT d[1] (1.509:1.509:1.509) (1.509:1.509:1.509))
        (PORT d[2] (3.042:3.042:3.042) (3.042:3.042:3.042))
        (PORT d[3] (2.182:2.182:2.182) (2.182:2.182:2.182))
        (PORT d[4] (1.877:1.877:1.877) (1.877:1.877:1.877))
        (PORT d[5] (1.543:1.543:1.543) (1.543:1.543:1.543))
        (PORT d[6] (2.091:2.091:2.091) (2.091:2.091:2.091))
        (PORT d[7] (1.841:1.841:1.841) (1.841:1.841:1.841))
        (PORT d[8] (2.216:2.216:2.216) (2.216:2.216:2.216))
        (PORT d[9] (1.985:1.985:1.985) (1.985:1.985:1.985))
        (PORT d[10] (2.276:2.276:2.276) (2.276:2.276:2.276))
        (PORT d[11] (2.179:2.179:2.179) (2.179:2.179:2.179))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.781:2.781:2.781) (2.781:2.781:2.781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.56:2.56:2.56) (2.56:2.56:2.56))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (2.781:2.781:2.781) (2.781:2.781:2.781))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (2.781:2.781:2.781) (2.781:2.781:2.781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.051:1.051:1.051) (1.051:1.051:1.051))
        (PORT ena (1.52:1.52:1.52) (1.52:1.52:1.52))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.798:0.798:0.798) (0.798:0.798:0.798))
        (PORT d[1] (0.802:0.802:0.802) (0.802:0.802:0.802))
        (PORT d[2] (1.588:1.588:1.588) (1.588:1.588:1.588))
        (PORT d[3] (2.755:2.755:2.755) (2.755:2.755:2.755))
        (PORT d[4] (1.058:1.058:1.058) (1.058:1.058:1.058))
        (PORT d[5] (2.101:2.101:2.101) (2.101:2.101:2.101))
        (PORT d[6] (1.688:1.688:1.688) (1.688:1.688:1.688))
        (PORT d[7] (0.811:0.811:0.811) (0.811:0.811:0.811))
        (PORT d[8] (0.781:0.781:0.781) (0.781:0.781:0.781))
        (PORT d[9] (1.363:1.363:1.363) (1.363:1.363:1.363))
        (PORT d[10] (0.782:0.782:0.782) (0.782:0.782:0.782))
        (PORT d[11] (2.127:2.127:2.127) (2.127:2.127:2.127))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.521:1.521:1.521) (1.521:1.521:1.521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT ena (1.521:1.521:1.521) (1.521:1.521:1.521))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.052:1.052:1.052) (1.052:1.052:1.052))
        (PORT d[0] (1.521:1.521:1.521) (1.521:1.521:1.521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.174:1.174:1.174) (1.174:1.174:1.174))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.618:0.618:0.618) (0.618:0.618:0.618))
        (PORT clk (1.054:1.054:1.054) (1.054:1.054:1.054))
        (PORT ena (2.071:2.071:2.071) (2.071:2.071:2.071))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.666:2.666:2.666) (2.666:2.666:2.666))
        (PORT d[1] (0.739:0.739:0.739) (0.739:0.739:0.739))
        (PORT d[2] (2.556:2.556:2.556) (2.556:2.556:2.556))
        (PORT d[3] (0.917:0.917:0.917) (0.917:0.917:0.917))
        (PORT d[4] (0.756:0.756:0.756) (0.756:0.756:0.756))
        (PORT d[5] (0.743:0.743:0.743) (0.743:0.743:0.743))
        (PORT d[6] (0.904:0.904:0.904) (0.904:0.904:0.904))
        (PORT d[7] (1.454:1.454:1.454) (1.454:1.454:1.454))
        (PORT d[8] (1.585:1.585:1.585) (1.585:1.585:1.585))
        (PORT d[9] (0.738:0.738:0.738) (0.738:0.738:0.738))
        (PORT d[10] (1.081:1.081:1.081) (1.081:1.081:1.081))
        (PORT d[11] (1.823:1.823:1.823) (1.823:1.823:1.823))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.852:1.852:1.852) (1.852:1.852:1.852))
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT ena (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[0] (2.073:2.073:2.073) (2.073:2.073:2.073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:stp_buffer_ram\|auto_generated\|altsyncram1\|ram_block2a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.178:1.178:1.178) (1.178:1.178:1.178))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datad (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datab (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datac (0.521:0.521:0.521) (0.521:0.521:0.521))
        (PORT datad (0.518:0.518:0.518) (0.518:0.518:0.518))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.629:0.629:0.629) (0.629:0.629:0.629))
        (PORT datab (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT datac (0.703:0.703:0.703) (0.703:0.703:0.703))
        (PORT datad (0.457:0.457:0.457) (0.457:0.457:0.457))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (3.782:3.782:3.782) (3.782:3.782:3.782))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT sdata (0.521:0.521:0.521) (0.521:0.521:0.521))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT sdata (3.71:3.71:3.71) (3.71:3.71:3.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.737:0.737:0.737) (0.737:0.737:0.737))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sdata (0.838:0.838:0.838) (0.838:0.838:0.838))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.513:0.513:0.513) (0.513:0.513:0.513))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT sdata (1.007:1.007:1.007) (1.007:1.007:1.007))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (1.028:1.028:1.028) (1.028:1.028:1.028))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sdata (0.838:0.838:0.838) (0.838:0.838:0.838))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.511:0.511:0.511) (0.511:0.511:0.511))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT sdata (1.006:1.006:1.006) (1.006:1.006:1.006))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (1.027:1.027:1.027) (1.027:1.027:1.027))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.853:0.853:0.853) (0.853:0.853:0.853))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.841:0.841:0.841) (0.841:0.841:0.841))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.755:0.755:0.755) (0.755:0.755:0.755))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT sdata (1.887:1.887:1.887) (1.887:1.887:1.887))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.846:0.846:0.846) (0.846:0.846:0.846))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.69:0.69:0.69) (0.69:0.69:0.69))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT sdata (1.888:1.888:1.888) (1.888:1.888:1.888))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT sdata (4.215:4.215:4.215) (4.215:4.215:4.215))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT sdata (0.886:0.886:0.886) (0.886:0.886:0.886))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.632:0.632:0.632) (0.632:0.632:0.632))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.658:0.658:0.658) (0.658:0.658:0.658))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.532:0.532:0.532) (0.532:0.532:0.532))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.805:0.805:0.805) (0.805:0.805:0.805))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.667:0.667:0.667) (0.667:0.667:0.667))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.667:0.667:0.667) (0.667:0.667:0.667))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.933:0.933:0.933) (0.933:0.933:0.933))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.883:0.883:0.883) (0.883:0.883:0.883))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.89:0.89:0.89) (0.89:0.89:0.89))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.728:0.728:0.728) (0.728:0.728:0.728))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.714:0.714:0.714) (0.714:0.714:0.714))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.703:0.703:0.703) (0.703:0.703:0.703))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.764:0.764:0.764) (0.764:0.764:0.764))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.723:0.723:0.723) (0.723:0.723:0.723))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.676:0.676:0.676) (0.676:0.676:0.676))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.819:0.819:0.819) (0.819:0.819:0.819))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.817:0.817:0.817) (0.817:0.817:0.817))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.821:0.821:0.821) (0.821:0.821:0.821))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.621:0.621:0.621) (0.621:0.621:0.621))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.738:0.738:0.738) (0.738:0.738:0.738))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.968:0.968:0.968) (0.968:0.968:0.968))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.536:0.536:0.536) (0.536:0.536:0.536))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.419:0.419:0.419) (0.419:0.419:0.419))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.539:0.539:0.539) (0.539:0.539:0.539))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.542:0.542:0.542) (0.542:0.542:0.542))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.754:0.754:0.754) (0.754:0.754:0.754))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.657:0.657:0.657) (0.657:0.657:0.657))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.825:0.825:0.825) (0.825:0.825:0.825))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.761:0.761:0.761) (0.761:0.761:0.761))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (1.146:1.146:1.146) (1.146:1.146:1.146))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (0.777:0.777:0.777) (0.777:0.777:0.777))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.534:0.534:0.534) (0.534:0.534:0.534))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.536:0.536:0.536) (0.536:0.536:0.536))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.538:0.538:0.538) (0.538:0.538:0.538))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.546:0.546:0.546) (0.546:0.546:0.546))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.55:0.55:0.55) (0.55:0.55:0.55))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.528:0.528:0.528) (0.528:0.528:0.528))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.525:0.525:0.525) (0.525:0.525:0.525))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.641:0.641:0.641) (0.641:0.641:0.641))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.526:0.526:0.526) (0.526:0.526:0.526))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.524:0.524:0.524) (0.524:0.524:0.524))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.821:0.821:0.821) (0.821:0.821:0.821))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.826:0.826:0.826) (0.826:0.826:0.826))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.823:0.823:0.823) (0.823:0.823:0.823))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.825:0.825:0.825) (0.825:0.825:0.825))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.827:0.827:0.827) (0.827:0.827:0.827))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.792:0.792:0.792) (0.792:0.792:0.792))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.667:0.667:0.667) (0.667:0.667:0.667))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datad (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.39:0.39:0.39) (0.39:0.39:0.39))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.14:0.14:0.14) (0.14:0.14:0.14))
        (PORT datac (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datad (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datab (0.213:0.213:0.213) (0.213:0.213:0.213))
        (PORT datac (0.562:0.562:0.562) (0.562:0.562:0.562))
        (PORT datad (0.115:0.115:0.115) (0.115:0.115:0.115))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:collecting_post_data_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datad (0.521:0.521:0.521) (0.521:0.521:0.521))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datab (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.442:1.442:1.442) (1.442:1.442:1.442))
        (PORT datad (0.482:0.482:0.482) (0.482:0.482:0.482))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.405:0.405:0.405) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|state_status\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datab (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.518:0.518:0.518) (0.518:0.518:0.518))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datab (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datad (0.206:0.206:0.206) (0.206:0.206:0.206))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datab (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datac (0.648:0.648:0.648) (0.648:0.648:0.648))
        (PORT datad (0.391:0.391:0.391) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.59:0.59:0.59) (0.59:0.59:0.59))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.125:0.125:0.125) (0.125:0.125:0.125))
        (PORT datab (0.204:0.204:0.204) (0.204:0.204:0.204))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datad (0.403:0.403:0.403) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datab (0.132:0.132:0.132) (0.132:0.132:0.132))
        (PORT datac (0.187:0.187:0.187) (0.187:0.187:0.187))
        (PORT datad (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.211:0.211:0.211) (0.211:0.211:0.211))
        (PORT datac (0.561:0.561:0.561) (0.561:0.561:0.561))
        (PORT datad (0.112:0.112:0.112) (0.112:0.112:0.112))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.182:0.182:0.182) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.141:0.141:0.141) (0.141:0.141:0.141))
        (PORT datab (0.212:0.212:0.212) (0.212:0.212:0.212))
        (PORT datad (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datad (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|collecting_post_data_var\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datad (0.203:0.203:0.203) (0.203:0.203:0.203))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.116:0.116:0.116) (0.116:0.116:0.116))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.507:0.507:0.507) (0.507:0.507:0.507))
        (PORT datad (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.226:0.226:0.226) (0.226:0.226:0.226))
        (PORT datab (0.225:0.225:0.225) (0.225:0.225:0.225))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datab (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.293:0.293:0.293) (0.293:0.293:0.293))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.294:0.294:0.294) (0.294:0.294:0.294))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.439:0.439:0.439) (0.439:0.439:0.439))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.148:0.148:0.148) (0.148:0.148:0.148))
        (PORT datac (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.224:0.224:0.224) (0.224:0.224:0.224))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.23:0.23:0.23) (0.23:0.23:0.23))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datab (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datac (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datad (0.434:0.434:0.434) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.234:0.234:0.234) (0.234:0.234:0.234))
        (PORT datab (0.234:0.234:0.234) (0.234:0.234:0.234))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.22:0.22:0.22) (0.22:0.22:0.22))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.229:0.229:0.229) (0.229:0.229:0.229))
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datac (0.231:0.231:0.231) (0.231:0.231:0.231))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.294:0.294:0.294) (0.294:0.294:0.294))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.319:0.319:0.319) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datac (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_out_mode_ff\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.257:0.257:0.257) (0.257:0.257:0.257))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT sdata (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.141:0.141:0.141) (0.141:0.141:0.141))
        (PORT datac (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datad (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datab (0.205:0.205:0.205) (0.205:0.205:0.205))
        (PORT datac (0.555:0.555:0.555) (0.555:0.555:0.555))
        (PORT datad (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datac (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.434:0.434:0.434) (0.434:0.434:0.434))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.435:0.435:0.435) (0.435:0.435:0.435))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.43:0.43:0.43) (0.43:0.43:0.43))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.542:0.542:0.542) (0.542:0.542:0.542))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.348:0.348:0.348) (0.348:0.348:0.348))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.348:0.348:0.348) (0.348:0.348:0.348))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.436:0.436:0.436) (0.436:0.436:0.436))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.442:0.442:0.442) (0.442:0.442:0.442))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.415:0.415:0.415) (0.415:0.415:0.415))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datac (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.138:0.138:0.138) (0.138:0.138:0.138))
        (PORT datac (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT datab (0.208:0.208:0.208) (0.208:0.208:0.208))
        (PORT datac (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT datad (0.123:0.123:0.123) (0.123:0.123:0.123))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_load_on\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datab (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datac (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datad (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datab (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datad (0.283:0.283:0.283) (0.283:0.283:0.283))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT sdata (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT ena (1.094:1.094:1.094) (1.094:1.094:1.094))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.283:0.283:0.283) (0.283:0.283:0.283))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT sdata (0.492:0.492:0.492) (0.492:0.492:0.492))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT datab (0.286:0.286:0.286) (0.286:0.286:0.286))
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.285:0.285:0.285) (0.285:0.285:0.285))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.279:0.279:0.279) (0.279:0.279:0.279))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datac (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datad (0.276:0.276:0.276) (0.276:0.276:0.276))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.276:0.276:0.276) (0.276:0.276:0.276))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.279:0.279:0.279) (0.279:0.279:0.279))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.532:0.532:0.532) (0.532:0.532:0.532))
        (PORT datac (0.811:0.811:0.811) (0.811:0.811:0.811))
        (PORT datad (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.285:0.285:0.285) (0.285:0.285:0.285))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.636:0.636:0.636) (0.636:0.636:0.636))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.486:0.486:0.486) (0.486:0.486:0.486))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.28:0.28:0.28) (0.28:0.28:0.28))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT sdata (2.851:2.851:2.851) (2.851:2.851:2.851))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datac (0.615:0.615:0.615) (0.615:0.615:0.615))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.273:0.273:0.273) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.572:0.572:0.572) (0.572:0.572:0.572))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.635:0.635:0.635) (0.635:0.635:0.635))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.286:0.286:0.286) (0.286:0.286:0.286))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.63:0.63:0.63) (0.63:0.63:0.63))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_register\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.491:0.491:0.491))
        (PORT datab (1.438:1.438:1.438) (1.438:1.438:1.438))
        (PORT datad (0.272:0.272:0.272) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.635:0.635:0.635) (0.635:0.635:0.635))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.627:0.627:0.627) (0.627:0.627:0.627))
        (PORT datad (0.452:0.452:0.452) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.366:0.366:0.366) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[18\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.442:0.442:0.442) (0.442:0.442:0.442))
        (PORT datad (0.36:0.36:0.36) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.633:0.633:0.633) (0.633:0.633:0.633))
        (PORT datad (0.743:0.743:0.743) (0.743:0.743:0.743))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datac (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[19\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.434:0.434:0.434) (0.434:0.434:0.434))
        (PORT datad (0.451:0.451:0.451) (0.451:0.451:0.451))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.626:0.626:0.626) (0.626:0.626:0.626))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.623:0.623:0.623) (0.623:0.623:0.623))
        (PORT datad (0.727:0.727:0.727) (0.727:0.727:0.727))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[20\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datac (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.623:0.623:0.623) (0.623:0.623:0.623))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (1.325:1.325:1.325) (1.325:1.325:1.325))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[21\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (PORT datac (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datad (0.487:0.487:0.487) (0.487:0.487:0.487))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.771:0.771:0.771) (0.771:0.771:0.771))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.636:0.636:0.636) (0.636:0.636:0.636))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datab (0.229:0.229:0.229) (0.229:0.229:0.229))
        (PORT datac (0.367:0.367:0.367) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[22\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datac (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT datad (0.488:0.488:0.488) (0.488:0.488:0.488))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.743:0.743:0.743) (0.743:0.743:0.743))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.636:0.636:0.636) (0.636:0.636:0.636))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datab (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datac (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.438:0.438:0.438) (0.438:0.438:0.438))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.431:0.431:0.431) (0.431:0.431:0.431))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[23\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.148:0.148:0.148) (0.148:0.148:0.148))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.354:0.354:0.354) (0.354:0.354:0.354))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.738:0.738:0.738) (0.738:0.738:0.738))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.782:0.782:0.782) (0.782:0.782:0.782))
        (PORT datac (0.633:0.633:0.633) (0.633:0.633:0.633))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (1.994:1.994:1.994) (1.994:1.994:1.994))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[24\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT datac (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_shift_load\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.115:0.115:0.115) (0.115:0.115:0.115))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.706:0.706:0.706) (0.706:0.706:0.706))
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (1.02:1.02:1.02) (1.02:1.02:1.02))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.418:0.418:0.418) (0.418:0.418:0.418))
        (PORT datad (0.698:0.698:0.698) (0.698:0.698:0.698))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|adv_point_3_and_more\:advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.701:0.701:0.701) (0.701:0.701:0.701))
        (PORT datad (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|acq_buf_read_reset)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datab (0.264:0.264:0.264) (0.264:0.264:0.264))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.507:0.507:0.507) (0.507:0.507:0.507))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|read_pointer_counter_clk_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.701:0.701:0.701) (0.701:0.701:0.701))
        (PORT datab (0.148:0.148:0.148) (0.148:0.148:0.148))
        (PORT datad (0.857:0.857:0.857) (0.857:0.857:0.857))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.965:0.965:0.965) (0.965:0.965:0.965))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.147:0.147:0.147) (0.147:0.147:0.147))
        (PORT datac (0.688:0.688:0.688) (0.688:0.688:0.688))
        (PORT datad (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.558:0.558:0.558) (0.558:0.558:0.558))
        (PORT datac (0.711:0.711:0.711) (0.711:0.711:0.711))
        (PORT datad (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (1.379:1.379:1.379) (1.379:1.379:1.379))
        (PORT datad (0.701:0.701:0.701) (0.701:0.701:0.701))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.621:0.621:0.621) (0.621:0.621:0.621))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.988:0.988:0.988) (0.988:0.988:0.988))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.311:0.311:0.311) (0.311:0.311:0.311))
        (PORT datac (0.724:0.724:0.724) (0.724:0.724:0.724))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datab (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datad (0.701:0.701:0.701) (0.701:0.701:0.701))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.715:0.715:0.715) (0.715:0.715:0.715))
        (PORT datad (1.007:1.007:1.007) (1.007:1.007:1.007))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.776:0.776:0.776) (0.776:0.776:0.776))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.712:0.712:0.712) (0.712:0.712:0.712))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (1.161:1.161:1.161) (1.161:1.161:1.161))
        (PORT datad (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.025:1.025:1.025) (1.025:1.025:1.025))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.928:0.928:0.928) (0.928:0.928:0.928))
        (PORT datad (0.712:0.712:0.712) (0.712:0.712:0.712))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (1.073:1.073:1.073) (1.073:1.073:1.073))
        (PORT datad (0.714:0.714:0.714) (0.714:0.714:0.714))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.706:0.706:0.706) (0.706:0.706:0.706))
        (PORT datac (1.457:1.457:1.457) (1.457:1.457:1.457))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.783:0.783:0.783) (0.783:0.783:0.783))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.713:0.713:0.713) (0.713:0.713:0.713))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.911:0.911:0.911) (0.911:0.911:0.911))
        (PORT datad (0.703:0.703:0.703) (0.703:0.703:0.703))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.436:0.436:0.436) (0.436:0.436:0.436))
        (PORT datad (0.706:0.706:0.706) (0.706:0.706:0.706))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.712:0.712:0.712) (0.712:0.712:0.712))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.904:0.904:0.904) (0.904:0.904:0.904))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.368:0.368:0.368))
        (PORT datab (0.712:0.712:0.712) (0.712:0.712:0.712))
        (PORT datad (1.554:1.554:1.554) (1.554:1.554:1.554))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (1.048:1.048:1.048) (1.048:1.048:1.048))
        (PORT datad (0.572:0.572:0.572) (0.572:0.572:0.572))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.59:0.59:0.59) (0.59:0.59:0.59))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (1.06:1.06:1.06) (1.06:1.06:1.06))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.577:0.577:0.577) (0.577:0.577:0.577))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.573:0.573:0.573) (0.573:0.573:0.573))
        (PORT datad (0.583:0.583:0.583) (0.583:0.583:0.583))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT datad (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.631:0.631:0.631) (0.631:0.631:0.631))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.574:0.574:0.574) (0.574:0.574:0.574))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.135:1.135:1.135) (1.135:1.135:1.135))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.574:0.574:0.574) (0.574:0.574:0.574))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.589:0.589:0.589))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (1.076:1.076:1.076) (1.076:1.076:1.076))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.578:0.578:0.578) (0.578:0.578:0.578))
        (PORT datab (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.901:0.901:0.901) (0.901:0.901:0.901))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datab (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datad (0.568:0.568:0.568) (0.568:0.568:0.568))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datad (0.568:0.568:0.568) (0.568:0.568:0.568))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datab (1.124:1.124:1.124) (1.124:1.124:1.124))
        (PORT datad (0.57:0.57:0.57) (0.57:0.57:0.57))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.58:0.58:0.58) (0.58:0.58:0.58))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (1.754:1.754:1.754) (1.754:1.754:1.754))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.314:0.314:0.314) (0.314:0.314:0.314))
        (PORT datad (0.582:0.582:0.582) (0.582:0.582:0.582))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.589:0.589:0.589) (0.589:0.589:0.589))
        (PORT datac (0.678:0.678:0.678) (0.678:0.678:0.678))
        (PORT datad (0.864:0.864:0.864) (0.864:0.864:0.864))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (1.424:1.424:1.424) (1.424:1.424:1.424))
        (PORT datad (1.007:1.007:1.007) (1.007:1.007:1.007))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datab (0.619:0.619:0.619) (0.619:0.619:0.619))
        (PORT datad (1.024:1.024:1.024) (1.024:1.024:1.024))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (1.018:1.018:1.018) (1.018:1.018:1.018))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.033:1.033:1.033) (1.033:1.033:1.033))
        (PORT datab (1.605:1.605:1.605) (1.605:1.605:1.605))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.023:1.023:1.023) (1.023:1.023:1.023))
        (PORT datab (0.888:0.888:0.888) (0.888:0.888:0.888))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.61:0.61:0.61) (0.61:0.61:0.61))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (1.026:1.026:1.026) (1.026:1.026:1.026))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.764:0.764:0.764) (0.764:0.764:0.764))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.011:1.011:1.011) (1.011:1.011:1.011))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.467:0.467:0.467) (0.467:0.467:0.467))
        (PORT datad (1.018:1.018:1.018) (1.018:1.018:1.018))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.008:1.008:1.008) (1.008:1.008:1.008))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.468:0.468:0.468) (0.468:0.468:0.468))
        (PORT datad (1.026:1.026:1.026) (1.026:1.026:1.026))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.466:0.466:0.466) (0.466:0.466:0.466))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (1.007:1.007:1.007) (1.007:1.007:1.007))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (1.049:1.049:1.049) (1.049:1.049:1.049))
        (PORT datad (1.024:1.024:1.024) (1.024:1.024:1.024))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT datad (1.022:1.022:1.022) (1.022:1.022:1.022))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (1.111:1.111:1.111) (1.111:1.111:1.111))
        (PORT datad (1.025:1.025:1.025) (1.025:1.025:1.025))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.908:0.908:0.908) (0.908:0.908:0.908))
        (PORT datad (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datad (1.026:1.026:1.026) (1.026:1.026:1.026))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.953:0.953:0.953) (0.953:0.953:0.953))
        (PORT datac (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datad (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.687:0.687:0.687) (0.687:0.687:0.687))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datab (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datac (0.677:0.677:0.677) (0.677:0.677:0.677))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT datad (0.465:0.465:0.465) (0.465:0.465:0.465))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.693:0.693:0.693) (0.693:0.693:0.693))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.433:0.433:0.433) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT datad (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.757:0.757:0.757) (0.757:0.757:0.757))
        (PORT datac (0.685:0.685:0.685) (0.685:0.685:0.685))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.675:0.675:0.675) (0.675:0.675:0.675))
        (PORT datab (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.623:0.623:0.623) (0.623:0.623:0.623))
        (PORT datac (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.668:0.668:0.668) (0.668:0.668:0.668))
        (PORT datad (1.071:1.071:1.071) (1.071:1.071:1.071))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.687:0.687:0.687) (0.687:0.687:0.687))
        (PORT datad (0.953:0.953:0.953) (0.953:0.953:0.953))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.686:0.686:0.686) (0.686:0.686:0.686))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT datad (1.069:1.069:1.069) (1.069:1.069:1.069))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT datad (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.667:0.667:0.667) (0.667:0.667:0.667))
        (PORT datad (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT sdata (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT datad (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|ram_data_shift_out\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.683:0.683:0.683) (0.683:0.683:0.683))
        (PORT datad (0.325:0.325:0.325) (0.325:0.325:0.325))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.012:1.012:1.012) (1.012:1.012:1.012))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|WORD_SR\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.678:0.678:0.678) (0.678:0.678:0.678))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datac (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datab (0.764:0.764:0.764) (0.764:0.764:0.764))
        (PORT datad (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datab (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datac (0.742:0.742:0.742) (0.742:0.742:0.742))
        (PORT datad (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.14:0.14:0.14) (0.14:0.14:0.14))
        (PORT datab (0.129:0.129:0.129) (0.129:0.129:0.129))
        (PORT datac (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT datad (0.763:0.763:0.763) (0.763:0.763:0.763))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|crc_rom_sr\|word_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datab (0.763:0.763:0.763) (0.763:0.763:0.763))
        (PORT datac (0.479:0.479:0.479) (0.479:0.479:0.479))
        (PORT datad (0.136:0.136:0.136) (0.136:0.136:0.136))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.123:0.123:0.123) (0.123:0.123:0.123))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:8\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.447:0.447:0.447) (0.447:0.447:0.447))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datad (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datac (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.382:0.382:0.382) (0.382:0.382:0.382))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.229:0.229:0.229) (0.229:0.229:0.229))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.226:0.226:0.226) (0.226:0.226:0.226))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:14\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datab (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.329:0.329:0.329) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.37:0.37:0.37))
        (PORT datab (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:17\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datac (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datad (0.22:0.22:0.22) (0.22:0.22:0.22))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.365:0.365:0.365) (0.365:0.365:0.365))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datad (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.372:0.372:0.372) (0.372:0.372:0.372))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datac (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.571:0.571:0.571))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:22\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.23:0.23:0.23) (0.23:0.23:0.23))
        (PORT datac (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:25\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datab (0.454:0.454:0.454) (0.454:0.454:0.454))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.31:0.31:0.31) (0.31:0.31:0.31))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:27\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.299:0.299:0.299) (0.299:0.299:0.299))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:28\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datab (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.292:0.292:0.292) (0.292:0.292:0.292))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datac (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datad (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.391:0.391:0.391) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:34\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.195:0.195:0.195) (0.195:0.195:0.195))
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:35\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datad (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.21:0.21:0.21))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datab (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.209:0.209:0.209) (0.209:0.209:0.209))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datab (0.202:0.202:0.202) (0.202:0.202:0.202))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:45\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.192:0.192:0.192) (0.192:0.192:0.192))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:47\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.284:0.284:0.284) (0.284:0.284:0.284))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:49\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datac (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datad (0.101:0.101:0.101) (0.101:0.101:0.101))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.201:0.201:0.201) (0.201:0.201:0.201))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:54\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.263:0.263:0.263) (0.263:0.263:0.263))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:55\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.198:0.198:0.198) (0.198:0.198:0.198))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.253:0.253:0.253) (0.253:0.253:0.253))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datac (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.208:0.208:0.208) (0.208:0.208:0.208))
        (PORT datab (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:59\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:60\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:62\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:63\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datac (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:64\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datab (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:65\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.252:0.252:0.252) (0.252:0.252:0.252))
        (PORT datab (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datac (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.199:0.199:0.199) (0.199:0.199:0.199))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.204:0.204:0.204) (0.204:0.204:0.204))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datab (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:69\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:0\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.21:0.21:0.21))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.632:0.632:0.632) (0.632:0.632:0.632))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.115:0.115:0.115) (0.115:0.115:0.115))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.627:1.627:1.627) (1.627:1.627:1.627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.585:0.585:0.585) (0.585:0.585:0.585))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.633:0.633:0.633) (0.633:0.633:0.633))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.671:0.671:0.671) (0.671:0.671:0.671))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.566:0.566:0.566) (0.566:0.566:0.566))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.746:0.746:0.746) (0.746:0.746:0.746))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.7:0.7:0.7) (0.7:0.7:0.7))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.881:0.881:0.881) (0.881:0.881:0.881))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.607:0.607:0.607) (0.607:0.607:0.607))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.711:0.711:0.711) (0.711:0.711:0.711))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.468:0.468:0.468) (0.468:0.468:0.468))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.764:0.764:0.764) (0.764:0.764:0.764))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.791:0.791:0.791) (0.791:0.791:0.791))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.565:0.565:0.565) (0.565:0.565:0.565))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.591:0.591:0.591) (0.591:0.591:0.591))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.804:0.804:0.804) (0.804:0.804:0.804))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.571:0.571:0.571) (0.571:0.571:0.571))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.512:0.512:0.512) (0.512:0.512:0.512))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.822:0.822:0.822) (0.822:0.822:0.822))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.822:0.822:0.822) (0.822:0.822:0.822))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.353:0.353:0.353) (0.353:0.353:0.353))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.351:0.351:0.351) (0.351:0.351:0.351))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.323:0.323:0.323) (0.323:0.323:0.323))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.324:0.324:0.324) (0.324:0.324:0.324))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.449:0.449:0.449) (0.449:0.449:0.449))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.632:0.632:0.632) (0.632:0.632:0.632))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.394:0.394:0.394) (0.394:0.394:0.394))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.392:0.392:0.392) (0.392:0.392:0.392))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.394:0.394:0.394) (0.394:0.394:0.394))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.946:0.946:0.946) (0.946:0.946:0.946))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.946:0.946:0.946) (0.946:0.946:0.946))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.5:0.5:0.5) (0.5:0.5:0.5))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.499:0.499:0.499) (0.499:0.499:0.499))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.501:0.501:0.501) (0.501:0.501:0.501))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.497:0.497:0.497) (0.497:0.497:0.497))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.552:0.552:0.552) (0.552:0.552:0.552))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.55:0.55:0.55) (0.55:0.55:0.55))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.153:1.153:1.153) (1.153:1.153:1.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.135:1.135:1.135) (1.135:1.135:1.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.135:1.135:1.135) (1.135:1.135:1.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.117:0.117:0.117) (0.117:0.117:0.117))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.351:0.351:0.351) (0.351:0.351:0.351))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.978:0.978:0.978) (0.978:0.978:0.978))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.978:0.978:0.978) (0.978:0.978:0.978))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.199:0.199:0.199) (0.199:0.199:0.199))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.97:0.97:0.97) (0.97:0.97:0.97))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.967:0.967:0.967) (0.967:0.967:0.967))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.141:1.141:1.141) (1.141:1.141:1.141))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.142:1.142:1.142) (1.142:1.142:1.142))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.018:1.018:1.018) (1.018:1.018:1.018))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.229:1.229:1.229) (1.229:1.229:1.229))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.23:1.23:1.23) (1.23:1.23:1.23))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.145:0.145:0.145) (0.145:0.145:0.145))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.145:0.145:0.145) (0.145:0.145:0.145))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:6\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:7\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:9\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:10\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:11\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:12\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:13\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:15\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:16\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:18\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:19\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:20\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:21\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.489:0.489:0.489) (0.489:0.489:0.489))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:23\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:24\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:26\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:29\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:30\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:31\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:32\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:33\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:36\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:37\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:38\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:39\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:40\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:41\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:42\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:43\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:44\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:46\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:48\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:50\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:51\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:52\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:53\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:56\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:57\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:58\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:61\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:66\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:67\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:68\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.351:0.351:0.351) (0.351:0.351:0.351))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.444:0.444:0.444) (0.444:0.444:0.444))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.505:0.505:0.505) (0.505:0.505:0.505))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.69:0.69:0.69) (0.69:0.69:0.69))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.681:0.681:0.681) (0.681:0.681:0.681))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.281:0.281:0.281) (0.281:0.281:0.281))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.382:0.382:0.382) (0.382:0.382:0.382))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.739:0.739:0.739) (0.739:0.739:0.739))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.364:0.364:0.364) (0.364:0.364:0.364))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.671:0.671:0.671) (0.671:0.671:0.671))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.583:0.583:0.583) (0.583:0.583:0.583))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.562:1.562:1.562) (1.562:1.562:1.562))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.503:0.503:0.503) (0.503:0.503:0.503))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.185:2.185:2.185) (2.185:2.185:2.185))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[22\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[49\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[51\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[52\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[54\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[55\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[58\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[57\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[61\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[60\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[64\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[66\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[65\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[3\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[2\]\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|acq_data_in_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.639:3.639:3.639) (3.639:3.639:3.639))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE I2C_SDAT\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1.251:1.251:1.251) (1.251:1.251:1.251))
        (PORT oe (2.929:2.929:2.929) (2.929:2.929:2.929))
        (IOPATH datain padio (1.469:1.469:1.469) (1.469:1.469:1.469))
        (IOPATH (posedge oe) padio (0.092:0.092:0.092) (0.092:0.092:0.092))
        (IOPATH padio combout (0.53:0.53:0.53) (0.53:0.53:0.53))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE clk_50m\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.621:0.621:0.621) (0.621:0.621:0.621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE clk_50m\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE clk_50m\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.183:0.183:0.183) (0.183:0.183:0.183))
        (PORT datad (0.201:0.201:0.201) (0.201:0.201:0.201))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE rst_mywav\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.621:0.621:0.621) (0.621:0.621:0.621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE rst_mywav\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.069:0.069:0.069) (0.069:0.069:0.069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE rst_mywav\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datab (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datac (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[8\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[10\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[11\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[12\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[14\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.648:0.648:0.648) (0.648:0.648:0.648))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datab (0.182:0.182:0.182) (0.182:0.182:0.182))
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.266:0.266:0.266) (0.266:0.266:0.266))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.209:0.209:0.209) (0.209:0.209:0.209))
        (PORT datab (0.407:0.407:0.407) (0.407:0.407:0.407))
        (PORT datac (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datad (0.309:0.309:0.309) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.482:0.482:0.482) (0.482:0.482:0.482))
        (PORT datab (0.281:0.281:0.281) (0.281:0.281:0.281))
        (PORT datac (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datad (0.182:0.182:0.182) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.392:0.392:0.392) (0.392:0.392:0.392))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.571:0.571:0.571) (0.571:0.571:0.571))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.182:0.182:0.182) (0.182:0.182:0.182))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.186:0.186:0.186) (0.186:0.186:0.186))
        (PORT datac (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.187:0.187:0.187) (0.187:0.187:0.187))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.408:0.408:0.408) (0.408:0.408:0.408))
        (PORT datac (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.408:0.408:0.408) (0.408:0.408:0.408))
        (PORT datac (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datad (0.308:0.308:0.308) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datac (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.596:0.596:0.596) (0.596:0.596:0.596))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.601:0.601:0.601) (0.601:0.601:0.601))
        (PORT datad (0.173:0.173:0.173) (0.173:0.173:0.173))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datac (0.195:0.195:0.195) (0.195:0.195:0.195))
        (PORT datad (0.119:0.119:0.119) (0.119:0.119:0.119))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datab (0.175:0.175:0.175) (0.175:0.175:0.175))
        (PORT datac (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datad (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datac (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.123:0.123:0.123) (0.123:0.123:0.123))
        (PORT datac (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datad (0.355:0.355:0.355) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.21:0.21:0.21) (0.21:0.21:0.21))
        (PORT datab (0.407:0.407:0.407) (0.407:0.407:0.407))
        (PORT datac (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datad (0.278:0.278:0.278) (0.278:0.278:0.278))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.412:0.412:0.412) (0.412:0.412:0.412))
        (PORT datad (0.262:0.262:0.262) (0.262:0.262:0.262))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.406:0.406:0.406) (0.406:0.406:0.406))
        (PORT datac (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datad (0.274:0.274:0.274) (0.274:0.274:0.274))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datab (3.638:3.638:3.638) (3.638:3.638:3.638))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isAck)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (PORT datab (0.366:0.366:0.366) (0.366:0.366:0.366))
        (PORT datac (0.597:0.597:0.597) (0.597:0.597:0.597))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datab (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datac (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.199:0.199:0.199) (0.199:0.199:0.199))
        (PORT datab (0.266:0.266:0.266) (0.266:0.266:0.266))
        (PORT datac (0.109:0.109:0.109) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.265:0.265:0.265) (0.265:0.265:0.265))
        (PORT datad (0.386:0.386:0.386) (0.386:0.386:0.386))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT datab (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datac (0.602:0.602:0.602) (0.602:0.602:0.602))
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isDone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datac (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT datad (0.197:0.197:0.197) (0.197:0.197:0.197))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.47:0.47:0.47) (0.47:0.47:0.47))
        (PORT datad (0.193:0.193:0.193) (0.193:0.193:0.193))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.505:0.505:0.505) (0.505:0.505:0.505))
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT sclr (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT ena (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.201:0.201:0.201) (0.201:0.201:0.201))
        (PORT datad (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|rData\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.509:0.509:0.509) (0.509:0.509:0.509))
        (PORT datab (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datac (0.299:0.299:0.299) (0.299:0.299:0.299))
        (PORT datad (0.203:0.203:0.203) (0.203:0.203:0.203))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|isStart\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT ena (0.567:0.567:0.567) (0.567:0.567:0.567))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datab (0.175:0.175:0.175) (0.175:0.175:0.175))
        (PORT datac (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datab (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datac (0.488:0.488:0.488) (0.488:0.488:0.488))
        (PORT datad (0.177:0.177:0.177) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datab (0.125:0.125:0.125) (0.125:0.125:0.125))
        (PORT datac (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.594:0.594:0.594) (0.594:0.594:0.594))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.174:0.174:0.174) (0.174:0.174:0.174))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datad (0.119:0.119:0.119) (0.119:0.119:0.119))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|i\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSDA\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datab (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (0.473:0.473:0.473) (0.473:0.473:0.473))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSDA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.007:1.007:1.007) (1.007:1.007:1.007))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.983:0.983:0.983) (0.983:0.983:0.983))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.481:0.481:0.481) (0.481:0.481:0.481))
        (PORT datab (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datac (0.389:0.389:0.389) (0.389:0.389:0.389))
        (PORT datad (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datab (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isOut\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.176:0.176:0.176) (0.176:0.176:0.176))
        (PORT datac (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datad (0.114:0.114:0.114) (0.114:0.114:0.114))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|isOut)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE pll_inst\|c0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE rst_n\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.621:0.621:0.621) (0.621:0.621:0.621))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE rst_n\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.071:0.071:0.071) (0.071:0.071:0.071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE rst_n\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE pll_inst\|c0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.003:1.003:1.003) (1.003:1.003:1.003))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datad (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datad (0.132:0.132:0.132) (0.132:0.132:0.132))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datad (0.131:0.131:0.131) (0.131:0.131:0.131))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.134:0.134:0.134) (0.134:0.134:0.134))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|aa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|aa\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.545:3.545:3.545) (3.545:3.545:3.545))
        (PORT datab (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx_valid\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datab (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.996:0.996:0.996) (0.996:0.996:0.996))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.998:0.998:0.998) (0.998:0.998:0.998))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.998:0.998:0.998) (0.998:0.998:0.998))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.986:0.986:0.986) (0.986:0.986:0.986))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector21\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector23\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.998:0.998:0.998) (0.998:0.998:0.998))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector24\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector25\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.811:0.811:0.811) (0.811:0.811:0.811))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector26\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.805:0.805:0.805) (0.805:0.805:0.805))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector27\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector28\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector29\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector30\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.803:0.803:0.803) (0.803:0.803:0.803))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.811:0.811:0.811) (0.811:0.811:0.811))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.811:0.811:0.811) (0.811:0.811:0.811))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector33\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.808:0.808:0.808) (0.808:0.808:0.808))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.806:0.806:0.806) (0.806:0.806:0.806))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector35\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.802:0.802:0.802) (0.802:0.802:0.802))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.807:0.807:0.807) (0.807:0.807:0.807))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.797:0.797:0.797) (0.797:0.797:0.797))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.807:0.807:0.807) (0.807:0.807:0.807))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.796:0.796:0.796) (0.796:0.796:0.796))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.114:0.114:0.114) (0.114:0.114:0.114))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[8\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.118:0.118:0.118) (0.118:0.118:0.118))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~34)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.554:0.554:0.554) (0.554:0.554:0.554))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~32)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.559:0.559:0.559) (0.559:0.559:0.559))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~31)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.557:0.557:0.557) (0.557:0.557:0.557))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~29)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.564:0.564:0.564) (0.564:0.564:0.564))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~27)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~26)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~25)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~24)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.705:0.705:0.705) (0.705:0.705:0.705))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~23)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.7:0.7:0.7) (0.7:0.7:0.7))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.707:0.707:0.707) (0.707:0.707:0.707))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datab (0.6:0.6:0.6) (0.6:0.6:0.6))
        (PORT datac (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT datad (0.404:0.404:0.404) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datad (0.669:0.669:0.669) (0.669:0.669:0.669))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.531:0.531:0.531) (0.531:0.531:0.531))
        (PORT datad (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datac (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datad (0.121:0.121:0.121) (0.121:0.121:0.121))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datac (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datad (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.533:0.533:0.533) (0.533:0.533:0.533))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.539:0.539:0.539) (0.539:0.539:0.539))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.54:0.54:0.54) (0.54:0.54:0.54))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[7\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.224:0.224:0.224) (0.224:0.224:0.224))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.303:0.303:0.303) (0.303:0.303:0.303))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.558:0.558:0.558) (0.558:0.558:0.558))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.42:0.42:0.42) (0.42:0.42:0.42))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~37)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~36)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT sload (0.753:0.753:0.753) (0.753:0.753:0.753))
        (PORT ena (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datac (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datad (0.136:0.136:0.136) (0.136:0.136:0.136))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~52)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.698:0.698:0.698) (0.698:0.698:0.698))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~51)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~50)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.706:0.706:0.706) (0.706:0.706:0.706))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~49)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.003:1.003:1.003) (1.003:1.003:1.003))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~48)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.993:0.993:0.993) (0.993:0.993:0.993))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~47)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~46)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.001:1.001:1.001) (1.001:1.001:1.001))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~45)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.992:0.992:0.992) (0.992:0.992:0.992))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~44)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.994:0.994:0.994) (0.994:0.994:0.994))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~43)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.003:1.003:1.003) (1.003:1.003:1.003))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~42)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.003:1.003:1.003) (1.003:1.003:1.003))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~41)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.992:0.992:0.992) (0.992:0.992:0.992))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~40)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.001:1.001:1.001) (1.001:1.001:1.001))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~39)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.003:1.003:1.003) (1.003:1.003:1.003))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.995:0.995:0.995) (0.995:0.995:0.995))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT sload (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT ena (0.724:0.724:0.724) (0.724:0.724:0.724))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT ena (0.697:0.697:0.697) (0.697:0.697:0.697))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[40\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.394:0.394:0.394) (0.394:0.394:0.394))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.476:0.476:0.476) (0.476:0.476:0.476))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[41\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.538:0.538:0.538) (0.538:0.538:0.538))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[42\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD55\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.543:0.543:0.543) (0.543:0.543:0.543))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.366:0.366:0.366) (0.366:0.366:0.366))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.109:0.109:0.109) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal4\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datad (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_dataout\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.542:0.542:0.542) (0.542:0.542:0.542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (3.82:3.82:3.82) (3.82:3.82:3.82))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.334:0.334:0.334) (0.334:0.334:0.334))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.01:1.01:1.01) (1.01:1.01:1.01))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.332:0.332:0.332) (0.332:0.332:0.332))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[25\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.006:1.006:1.006) (1.006:1.006:1.006))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT sdata (0.568:0.568:0.568) (0.568:0.568:0.568))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[30\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[31\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[33\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[34\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.354:0.354:0.354) (0.354:0.354:0.354))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|rx\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|rx\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.958:0.958:0.958) (0.958:0.958:0.958))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.777:0.777:0.777) (0.777:0.777:0.777))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datac (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datad (0.305:0.305:0.305) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.131:0.131:0.131) (0.131:0.131:0.131))
        (PORT datab (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datac (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datad (0.196:0.196:0.196) (0.196:0.196:0.196))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.396:0.396:0.396) (0.396:0.396:0.396))
        (PORT datac (0.39:0.39:0.39) (0.39:0.39:0.39))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datad (0.199:0.199:0.199) (0.199:0.199:0.199))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.362:0.362:0.362))
        (PORT datab (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datac (0.267:0.267:0.267) (0.267:0.267:0.267))
        (PORT datad (0.377:0.377:0.377) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.126:0.126:0.126) (0.126:0.126:0.126))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datad (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT datad (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.405:0.405:0.405) (0.405:0.405:0.405))
        (PORT datab (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datac (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.136:0.136:0.136) (0.136:0.136:0.136))
        (PORT datab (0.271:0.271:0.271) (0.271:0.271:0.271))
        (PORT datac (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datad (0.195:0.195:0.195) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datab (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datab (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datac (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datac (0.401:0.401:0.401) (0.401:0.401:0.401))
        (PORT datad (0.112:0.112:0.112) (0.112:0.112:0.112))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datab (0.104:0.104:0.104) (0.104:0.104:0.104))
        (PORT datac (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.979:0.979:0.979) (0.979:0.979:0.979))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.523:0.523:0.523) (0.523:0.523:0.523))
        (PORT datad (0.982:0.982:0.982) (0.982:0.982:0.982))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.432:0.432:0.432) (0.432:0.432:0.432))
        (PORT datab (0.606:0.606:0.606) (0.606:0.606:0.606))
        (PORT datac (0.289:0.289:0.289) (0.289:0.289:0.289))
        (PORT datad (0.399:0.399:0.399) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[43\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT sload (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.534:0.534:0.534) (0.534:0.534:0.534))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.972:0.972:0.972) (0.972:0.972:0.972))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.536:0.536:0.536))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.978:0.978:0.978) (0.978:0.978:0.978))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.37:0.37:0.37))
        (PORT datab (0.23:0.23:0.23) (0.23:0.23:0.23))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.365:0.365:0.365) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector10\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.975:0.975:0.975) (0.975:0.975:0.975))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector12\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.994:0.994:0.994) (0.994:0.994:0.994))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.988:0.988:0.988) (0.988:0.988:0.988))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.989:0.989:0.989) (0.989:0.989:0.989))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.99:0.99:0.99) (0.99:0.99:0.99))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.539:0.539:0.539) (0.539:0.539:0.539))
        (PORT datab (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datad (0.222:0.222:0.222) (0.222:0.222:0.222))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[38\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.293:0.293:0.293) (0.293:0.293:0.293))
        (PORT sload (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.537:0.537:0.537) (0.537:0.537:0.537))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datad (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.807:0.807:0.807) (0.807:0.807:0.807))
        (PORT datab (0.528:0.528:0.528) (0.528:0.528:0.528))
        (PORT datad (0.225:0.225:0.225) (0.225:0.225:0.225))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.806:0.806:0.806) (0.806:0.806:0.806))
        (PORT datab (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.805:0.805:0.805) (0.805:0.805:0.805))
        (PORT datab (0.526:0.526:0.526) (0.526:0.526:0.526))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.122:0.122:0.122) (0.122:0.122:0.122))
        (PORT datab (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datad (0.781:0.781:0.781) (0.781:0.781:0.781))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datac (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datad (0.302:0.302:0.302) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.409:0.409:0.409) (0.409:0.409:0.409))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|cnt\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.592:0.592:0.592) (0.592:0.592:0.592))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|LessThan3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.115:0.115:0.115) (0.115:0.115:0.115))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datab (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.422:0.422:0.422) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector97\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (PORT datac (0.269:0.269:0.269) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datab (0.403:0.403:0.403) (0.403:0.403:0.403))
        (PORT datac (0.183:0.183:0.183) (0.183:0.183:0.183))
        (PORT datad (0.383:0.383:0.383) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datac (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.801:0.801:0.801) (0.801:0.801:0.801))
        (PORT datab (0.524:0.524:0.524) (0.524:0.524:0.524))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[7\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.373:0.373:0.373) (0.373:0.373:0.373))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT sload (0.859:0.859:0.859) (0.859:0.859:0.859))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.417:0.417:0.417) (0.417:0.417:0.417))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.518:0.518:0.518) (0.518:0.518:0.518))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.432:0.432:0.432) (0.432:0.432:0.432))
        (PORT sload (0.846:0.846:0.846) (0.846:0.846:0.846))
        (PORT ena (0.682:0.682:0.682) (0.682:0.682:0.682))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.428:0.428:0.428) (0.428:0.428:0.428))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.516:0.516:0.516) (0.516:0.516:0.516))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.976:0.976:0.976) (0.976:0.976:0.976))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT sload (0.853:0.853:0.853) (0.853:0.853:0.853))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector8\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.977:0.977:0.977) (0.977:0.977:0.977))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|ACMD41\[40\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|ACMD41\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.293:0.293:0.293) (0.293:0.293:0.293))
        (PORT sload (0.856:0.856:0.856) (0.856:0.856:0.856))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datab (0.328:0.328:0.328) (0.328:0.328:0.328))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal5\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.3:0.3:0.3) (0.3:0.3:0.3))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT datac (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT datad (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.423:0.423:0.423) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datab (0.306:0.306:0.306) (0.306:0.306:0.306))
        (PORT datac (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datad (0.66:0.66:0.66) (0.66:0.66:0.66))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.209:0.209:0.209) (0.209:0.209:0.209))
        (PORT datab (0.403:0.403:0.403) (0.403:0.403:0.403))
        (PORT datac (0.272:0.272:0.272) (0.272:0.272:0.272))
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|state\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datad (0.112:0.112:0.112) (0.112:0.112:0.112))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.438:0.438:0.438) (0.438:0.438:0.438))
        (PORT datab (0.6:0.6:0.6) (0.6:0.6:0.6))
        (PORT datac (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT datad (0.67:0.67:0.67) (0.67:0.67:0.67))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datad (0.4:0.4:0.4) (0.4:0.4:0.4))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|counter\[9\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.485:0.485:0.485) (0.485:0.485:0.485))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|SD_cs)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT sload (0.622:0.622:0.622) (0.622:0.622:0.622))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.195:0.195:0.195) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|init_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.77:0.77:0.77) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.216:0.216:0.216) (0.216:0.216:0.216))
        (PORT datac (0.276:0.276:0.276) (0.276:0.276:0.276))
        (PORT datad (0.698:0.698:0.698) (0.698:0.698:0.698))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datac (0.841:0.841:0.841) (0.841:0.841:0.841))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.771:0.771:0.771) (0.771:0.771:0.771))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.236:0.236:0.236) (0.236:0.236:0.236))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.769:0.769:0.769) (0.769:0.769:0.769))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datad (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.459:0.459:0.459) (0.459:0.459:0.459))
        (PORT datad (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.459:0.459:0.459) (0.459:0.459:0.459))
        (PORT datad (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.21:0.21:0.21) (0.21:0.21:0.21))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|counter\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.199:1.199:1.199) (1.199:1.199:1.199))
        (PORT ena (0.477:0.477:0.477) (0.477:0.477:0.477))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.208:0.208:0.208) (0.208:0.208:0.208))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_step\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datab (0.525:0.525:0.525) (0.525:0.525:0.525))
        (PORT datac (3.54:3.54:3.54) (3.54:3.54:3.54))
        (PORT datad (0.189:0.189:0.189) (0.189:0.189:0.189))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_step\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datad (0.734:0.734:0.734) (0.734:0.734:0.734))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_step\.01)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.509:0.509:0.509) (0.509:0.509:0.509))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.513:0.513:0.513))
        (PORT datab (0.644:0.644:0.644) (0.644:0.644:0.644))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.473:0.473:0.473) (0.473:0.473:0.473))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT ena (0.473:0.473:0.473) (0.473:0.473:0.473))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|read_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.452:0.452:0.452) (0.452:0.452:0.452))
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|read_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cntb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cntb\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.983:0.983:0.983) (0.983:0.983:0.983))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.79:0.79:0.79) (0.79:0.79:0.79))
        (PORT ena (0.473:0.473:0.473) (0.473:0.473:0.473))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|myvalid_o\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.243:0.243:0.243) (0.243:0.243:0.243))
        (PORT datac (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|myvalid_o\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datad (0.729:0.729:0.729) (0.729:0.729:0.729))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|myvalid_o)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.714:0.714:0.714) (0.714:0.714:0.714))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.495:0.495:0.495) (0.495:0.495:0.495))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[4\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[5\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[6\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[8\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[9\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[10\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[11\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|ram_addr\[12\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_req\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.458:0.458:0.458) (0.458:0.458:0.458))
        (PORT datad (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT sdata (0.53:0.53:0.53) (0.53:0.53:0.53))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_req_b\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.539:0.539:0.539) (0.539:0.539:0.539))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_req_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.734:0.734:0.734) (0.734:0.734:0.734))
        (PORT datac (0.536:0.536:0.536) (0.536:0.536:0.536))
        (PORT datad (0.2:0.2:0.2) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datab (0.735:0.735:0.735) (0.735:0.735:0.735))
        (PORT datac (0.538:0.538:0.538) (0.538:0.538:0.538))
        (PORT datad (0.201:0.201:0.201) (0.201:0.201:0.201))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.727:0.727:0.727) (0.727:0.727:0.727))
        (PORT datac (0.538:0.538:0.538) (0.538:0.538:0.538))
        (PORT datad (0.193:0.193:0.193) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DACLRC\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.53:0.53:0.53) (0.53:0.53:0.53))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacclk_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (3.936:3.936:3.936) (3.936:3.936:3.936))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE BCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.54:0.54:0.54) (0.54:0.54:0.54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|bclk_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (3.812:3.812:3.812) (3.812:3.812:3.812))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacclk_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.44:0.44:0.44) (0.44:0.44:0.44))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|bclk_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.629:0.629:0.629) (0.629:0.629:0.629))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.181:0.181:0.181) (0.181:0.181:0.181))
        (PORT datab (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datac (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datad (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.181:0.181:0.181) (0.181:0.181:0.181))
        (PORT datab (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.652:0.652:0.652) (0.652:0.652:0.652))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden_reg2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|wav_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myen\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.542:0.542:0.542) (0.542:0.542:0.542))
        (PORT datad (0.2:0.2:0.2) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|myen)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.01:1.01:1.01) (1.01:1.01:1.01))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|always7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.711:0.711:0.711) (0.711:0.711:0.711))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datab (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datac (0.731:0.731:0.731) (0.731:0.731:0.731))
        (PORT datad (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.348:0.348:0.348))
        (PORT datab (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT datac (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.547:0.547:0.547))
        (PORT datab (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datac (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datad (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datab (0.73:0.73:0.73) (0.73:0.73:0.73))
        (PORT datac (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datad (0.196:0.196:0.196) (0.196:0.196:0.196))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datab (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datac (0.733:0.733:0.733) (0.733:0.733:0.733))
        (PORT datad (0.2:0.2:0.2) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT datac (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.372:0.372:0.372) (0.372:0.372:0.372))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.472:0.472:0.472) (0.472:0.472:0.472))
        (PORT datab (0.699:0.699:0.699) (0.699:0.699:0.699))
        (PORT datad (0.424:0.424:0.424) (0.424:0.424:0.424))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~24_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.196:0.196:0.196) (0.196:0.196:0.196))
        (PORT datab (0.735:0.735:0.735) (0.735:0.735:0.735))
        (PORT datac (0.537:0.537:0.537) (0.537:0.537:0.537))
        (PORT datad (0.2:0.2:0.2) (0.2:0.2:0.2))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.626:0.626:0.626) (0.626:0.626:0.626))
        (PORT datab (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datac (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.733:0.733:0.733) (0.733:0.733:0.733))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT datab (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datac (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datad (0.418:0.418:0.418) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.994:0.994:0.994) (0.994:0.994:0.994))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r1)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r2\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read_reg_r2)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|next_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector49\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datab (0.343:0.343:0.343) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Selector49\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datab (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datad (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (1.105:1.105:1.105) (1.105:1.105:1.105))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datac (0.842:0.842:0.842) (0.842:0.842:0.842))
        (PORT datad (0.397:0.397:0.397) (0.397:0.397:0.397))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.397:0.397:0.397) (0.397:0.397:0.397))
        (PORT datac (0.84:0.84:0.84) (0.84:0.84:0.84))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datac (0.841:0.841:0.841) (0.841:0.841:0.841))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datac (0.836:0.836:0.836) (0.836:0.836:0.836))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datad (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.473:0.473:0.473) (0.473:0.473:0.473))
        (PORT datac (0.433:0.433:0.433) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.482:0.482:0.482) (0.482:0.482:0.482))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datac (0.488:0.488:0.488) (0.488:0.488:0.488))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[9\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[14\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|data_come\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.364:0.364:0.364))
        (PORT datab (3.539:3.539:3.539) (3.539:3.539:3.539))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|data_come)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.485:0.485:0.485) (0.485:0.485:0.485))
        (PORT sclr (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sload (0.522:0.522:0.522) (0.522:0.522:0.522))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.318:0.318:0.318) (0.318:0.318:0.318))
        (PORT datad (0.145:0.145:0.145) (0.145:0.145:0.145))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.676:0.676:0.676) (0.676:0.676:0.676))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[17\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[18\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[19\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.087:0.087:0.087) (0.087:0.087:0.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[20\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.678:0.678:0.678) (0.678:0.678:0.678))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[10\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (PORT datab (0.103:0.103:0.103) (0.103:0.103:0.103))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[21\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.032:1.032:1.032) (1.032:1.032:1.032))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[22\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.176:0.176:0.176) (0.176:0.176:0.176))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[24\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.034:1.034:1.034) (1.034:1.034:1.034))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[27\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.036:1.036:1.036) (1.036:1.036:1.036))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[29\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[30\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.042:1.042:1.042) (1.042:1.042:1.042))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[31\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.041:1.041:1.041) (1.041:1.041:1.041))
        (PORT sload (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT ena (0.71:0.71:0.71) (0.71:0.71:0.71))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.467:0.467:0.467) (0.467:0.467:0.467))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[15\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[11\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[12\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|read_sec\[13\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datab (0.489:0.489:0.489) (0.489:0.489:0.489))
        (PORT datac (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|read_sec\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.653:0.653:0.653) (0.653:0.653:0.653))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datac (0.487:0.487:0.487) (0.487:0.487:0.487))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.121:1.121:1.121) (1.121:1.121:1.121))
        (PORT ena (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.851:0.851:0.851) (0.851:0.851:0.851))
        (PORT datac (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.396:0.396:0.396))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.846:0.846:0.846) (0.846:0.846:0.846))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT datac (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT datac (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT datac (0.323:0.323:0.323) (0.323:0.323:0.323))
        (PORT datad (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.215:0.215:0.215) (0.215:0.215:0.215))
        (PORT datac (0.274:0.274:0.274) (0.274:0.274:0.274))
        (PORT datad (0.202:0.202:0.202) (0.202:0.202:0.202))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.198:0.198:0.198) (0.198:0.198:0.198))
        (PORT datac (0.818:0.818:0.818) (0.818:0.818:0.818))
        (PORT datad (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datab (0.195:0.195:0.195) (0.195:0.195:0.195))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT datab (0.214:0.214:0.214) (0.214:0.214:0.214))
        (PORT datac (0.273:0.273:0.273) (0.273:0.273:0.273))
        (PORT datad (0.542:0.542:0.542) (0.542:0.542:0.542))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.181:0.181:0.181) (0.181:0.181:0.181))
        (PORT datac (0.2:0.2:0.2) (0.2:0.2:0.2))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mystate\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (1.105:1.105:1.105) (1.105:1.105:1.105))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mystate\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.83:0.83:0.83) (0.83:0.83:0.83))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[2\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[8\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datac (0.822:0.822:0.822) (0.822:0.822:0.822))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[9\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[10\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.087:0.087:0.087) (0.087:0.087:0.087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[11\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[12\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[13\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[15\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[17\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[18\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[20\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[21\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT ena (0.702:0.702:0.702) (0.702:0.702:0.702))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datad (0.373:0.373:0.373) (0.373:0.373:0.373))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[3\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[4\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|cnt\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.598:0.598:0.598) (0.598:0.598:0.598))
        (PORT ena (0.691:0.691:0.691) (0.691:0.691:0.691))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|LessThan1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datad (0.101:0.101:0.101) (0.101:0.101:0.101))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.261:0.261:0.261) (0.261:0.261:0.261))
        (PORT datab (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datac (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datab (0.182:0.182:0.182) (0.182:0.182:0.182))
        (PORT datac (0.324:0.324:0.324) (0.324:0.324:0.324))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.83:0.83:0.83) (0.83:0.83:0.83))
        (PORT datab (0.127:0.127:0.127) (0.127:0.127:0.127))
        (PORT datac (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datad (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|SD_cs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.495:0.495:0.495) (0.495:0.495:0.495))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE SD_cs\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datac (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datad (0.639:0.639:0.639) (0.639:0.639:0.639))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector152\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.557:0.557:0.557) (0.557:0.557:0.557))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector172\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datac (0.546:0.546:0.546) (0.546:0.546:0.546))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector171\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector170\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.54:0.54:0.54) (0.54:0.54:0.54))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector177\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datac (0.537:0.537:0.537) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector176\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.546:0.546:0.546) (0.546:0.546:0.546))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector175\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.544:0.544:0.544) (0.544:0.544:0.544))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector174\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector173\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.542:0.542:0.542) (0.542:0.542:0.542))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector167\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datac (0.546:0.546:0.546) (0.546:0.546:0.546))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector166\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.538:0.538:0.538) (0.538:0.538:0.538))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector169\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.543:0.543:0.543) (0.543:0.543:0.543))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.78:0.78:0.78) (0.78:0.78:0.78))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector165\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datac (0.392:0.392:0.392) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.896:0.896:0.896) (0.896:0.896:0.896))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector164\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.392:0.392:0.392) (0.392:0.392:0.392))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.896:0.896:0.896) (0.896:0.896:0.896))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector163\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.896:0.896:0.896) (0.896:0.896:0.896))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector162\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.391:0.391:0.391) (0.391:0.391:0.391))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.962:0.962:0.962) (0.962:0.962:0.962))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.896:0.896:0.896) (0.896:0.896:0.896))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.334:0.334:0.334) (0.334:0.334:0.334))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datad (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector161\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.558:0.558:0.558) (0.558:0.558:0.558))
        (PORT datad (0.378:0.378:0.378) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector160\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector159\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector158\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datac (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector157\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector156\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector155\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.559:0.559:0.559) (0.559:0.559:0.559))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector154\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.554:0.554:0.554) (0.554:0.554:0.554))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datab (0.396:0.396:0.396) (0.396:0.396:0.396))
        (PORT datac (0.401:0.401:0.401) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[47\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.408:0.408:0.408) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector151\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.562:0.562:0.562) (0.562:0.562:0.562))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector150\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.556:0.556:0.556) (0.556:0.556:0.556))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.779:0.779:0.779) (0.779:0.779:0.779))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector149\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datad (0.421:0.421:0.421) (0.421:0.421:0.421))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector148\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datad (0.432:0.432:0.432) (0.432:0.432:0.432))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector147\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.423:0.423:0.423) (0.423:0.423:0.423))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector146\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.433:0.433:0.433) (0.433:0.433:0.433))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD0\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.573:0.573:0.573) (0.573:0.573:0.573))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datac (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT datad (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datab (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datac (0.385:0.385:0.385) (0.385:0.385:0.385))
        (PORT datad (0.121:0.121:0.121) (0.121:0.121:0.121))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datac (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datad (0.341:0.341:0.341) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector139\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.452:0.452:0.452) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD0\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datad (0.402:0.402:0.402) (0.402:0.402:0.402))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD55\[40\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.395:0.395:0.395) (0.395:0.395:0.395))
        (PORT datac (0.389:0.389:0.389) (0.389:0.389:0.389))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[47\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT datac (0.428:0.428:0.428) (0.428:0.428:0.428))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|CMD8\[47\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector138\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector137\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector136\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.453:0.453:0.453) (0.453:0.453:0.453))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector135\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.447:0.447:0.447) (0.447:0.447:0.447))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector143\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.451:0.451:0.451) (0.451:0.451:0.451))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector142\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.451:0.451:0.451) (0.451:0.451:0.451))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector141\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.447:0.447:0.447) (0.447:0.447:0.447))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector140\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.453:0.453:0.453) (0.453:0.453:0.453))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector134\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.446:0.446:0.446) (0.446:0.446:0.446))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.964:0.964:0.964) (0.964:0.964:0.964))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector133\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.276:0.276:0.276) (0.276:0.276:0.276))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector132\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector131\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector130\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector104\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datac (0.532:0.532:0.532) (0.532:0.532:0.532))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector103\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.529:0.529:0.529) (0.529:0.529:0.529))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector108\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.541:0.541:0.541) (0.541:0.541:0.541))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector107\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.535:0.535:0.535) (0.535:0.535:0.535))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector106\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.537:0.537:0.537) (0.537:0.537:0.537))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector105\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.54:0.54:0.54) (0.54:0.54:0.54))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector102\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector129\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector128\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector127\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector126\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector125\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector124\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.359:0.359:0.359) (0.359:0.359:0.359))
        (PORT datad (0.423:0.423:0.423) (0.423:0.423:0.423))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector123\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector122\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector121\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector120\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.429:0.429:0.429) (0.429:0.429:0.429))
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector119\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.429:0.429:0.429) (0.429:0.429:0.429))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector118\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector117\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.43:0.43:0.43) (0.43:0.43:0.43))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector116\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector115\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector114\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector113\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector112\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.533:0.533:0.533) (0.533:0.533:0.533))
        (PORT datad (0.357:0.357:0.357) (0.357:0.357:0.357))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector111\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.535:0.535:0.535) (0.535:0.535:0.535))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector110\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.539:0.539:0.539) (0.539:0.539:0.539))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector109\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.366:0.366:0.366))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datac (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datad (0.109:0.109:0.109) (0.109:0.109:0.109))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Equal2\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datad (0.31:0.31:0.31) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector101\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datad (0.232:0.232:0.232) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector100\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.463:0.463:0.463) (0.463:0.463:0.463))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector99\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Selector98\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|CMD8\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.785:0.785:0.785) (0.785:0.785:0.785))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.235:0.235:0.235) (0.235:0.235:0.235))
        (PORT datad (0.392:0.392:0.392) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datad (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|Mux4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.429:0.429:0.429) (0.429:0.429:0.429))
        (PORT datab (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datac (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datad (0.304:0.304:0.304) (0.304:0.304:0.304))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_initial_inst\|SD_datain\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_initial_inst\|SD_datain)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sload (0.736:0.736:0.736) (0.736:0.736:0.736))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.847:0.847:0.847) (0.847:0.847:0.847))
        (PORT datac (0.313:0.313:0.313) (0.313:0.313:0.313))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.854:0.854:0.854) (0.854:0.854:0.854))
        (PORT datac (0.305:0.305:0.305) (0.305:0.305:0.305))
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datab (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|CMD17\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.849:0.849:0.849) (0.849:0.849:0.849))
        (PORT datac (0.312:0.312:0.312) (0.312:0.312:0.312))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|CMD17\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.956:0.956:0.956) (0.956:0.956:0.956))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|SD_datain\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.855:0.855:0.855) (0.855:0.855:0.855))
        (PORT datac (0.3:0.3:0.3) (0.3:0.3:0.3))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|SD_datain)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.547:0.547:0.547) (0.547:0.547:0.547))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE SD_datain\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.639:0.639:0.639) (0.639:0.639:0.639))
        (PORT datab (0.848:0.848:0.848) (0.848:0.848:0.848))
        (PORT datad (0.177:0.177:0.177) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.444:0.444:0.444) (0.444:0.444:0.444))
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode4\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datad (0.506:0.506:0.506) (0.506:0.506:0.506))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE pll_inst\|c0\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.492:0.492:0.492) (0.492:0.492:0.492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE pll_inst\|c0\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|decode_a\|eq_node\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datac (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datad (0.644:0.644:0.644) (0.644:0.644:0.644))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.541:0.541:0.541) (0.541:0.541:0.541))
        (PORT datab (0.183:0.183:0.183) (0.183:0.183:0.183))
        (PORT datac (0.731:0.731:0.731) (0.731:0.731:0.731))
        (PORT datad (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.547:0.547:0.547))
        (PORT datab (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datac (0.725:0.725:0.725) (0.725:0.725:0.725))
        (PORT datad (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.545:0.545:0.545))
        (PORT datab (0.189:0.189:0.189) (0.189:0.189:0.189))
        (PORT datac (0.726:0.726:0.726) (0.726:0.726:0.726))
        (PORT datad (0.193:0.193:0.193) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_raddr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.863:0.863:0.863) (0.863:0.863:0.863))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.73:0.73:0.73) (0.73:0.73:0.73))
        (PORT datac (0.46:0.46:0.46) (0.46:0.46:0.46))
        (PORT datad (0.524:0.524:0.524) (0.524:0.524:0.524))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT sdata (0.295:0.295:0.295) (0.295:0.295:0.295))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.862:0.862:0.862) (0.862:0.862:0.862))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.861:0.861:0.861) (0.861:0.861:0.861))
        (PORT datac (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.695:0.695:0.695) (0.695:0.695:0.695))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.85:0.85:0.85) (0.85:0.85:0.85))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE sd_read_inst\|mydata_o\[5\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.192:0.192:0.192) (0.192:0.192:0.192))
        (PORT datab (0.735:0.735:0.735) (0.735:0.735:0.735))
        (PORT datac (0.466:0.466:0.466) (0.466:0.466:0.466))
        (PORT datad (0.525:0.525:0.525) (0.525:0.525:0.525))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE sd_read_inst\|mydata_o\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.788:0.788:0.788) (0.788:0.788:0.788))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.058:0.058:0.058) (0.058:0.058:0.058))
        (PORT clk (1.065:1.065:1.065) (1.065:1.065:1.065))
        (PORT ena (1.722:1.722:1.722) (1.722:1.722:1.722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.086:0.086:0.086) (0.086:0.086:0.086))
        (PORT d[1] (2.168:2.168:2.168) (2.168:2.168:2.168))
        (PORT d[2] (1.528:1.528:1.528) (1.528:1.528:1.528))
        (PORT d[3] (1.911:1.911:1.911) (1.911:1.911:1.911))
        (PORT d[4] (1.905:1.905:1.905) (1.905:1.905:1.905))
        (PORT d[5] (1.308:1.308:1.308) (1.308:1.308:1.308))
        (PORT d[6] (1.722:1.722:1.722) (1.722:1.722:1.722))
        (PORT d[7] (1.865:1.865:1.865) (1.865:1.865:1.865))
        (PORT d[8] (1.724:1.724:1.724) (1.724:1.724:1.724))
        (PORT d[9] (1.021:1.021:1.021) (1.021:1.021:1.021))
        (PORT d[10] (1.503:1.503:1.503) (1.503:1.503:1.503))
        (PORT d[11] (1.834:1.834:1.834) (1.834:1.834:1.834))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT ena (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.066:1.066:1.066) (1.066:1.066:1.066))
        (PORT d[0] (1.723:1.723:1.723) (1.723:1.723:1.723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (0.962:0.962:0.962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.366:1.366:1.366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.188:1.188:1.188) (1.188:1.188:1.188))
        (IOPATH (posedge clk) pulse (0:0:0) (1.915:1.915:1.915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.117:1.117:1.117) (1.117:1.117:1.117))
        (PORT clk (1.072:1.072:1.072) (1.072:1.072:1.072))
        (PORT ena (1.597:1.597:1.597) (1.597:1.597:1.597))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.497:1.497:1.497) (1.497:1.497:1.497))
        (PORT d[1] (1.748:1.748:1.748) (1.748:1.748:1.748))
        (PORT d[2] (2.23:2.23:2.23) (2.23:2.23:2.23))
        (PORT d[3] (1.732:1.732:1.732) (1.732:1.732:1.732))
        (PORT d[4] (1.056:1.056:1.056) (1.056:1.056:1.056))
        (PORT d[5] (1.56:1.56:1.56) (1.56:1.56:1.56))
        (PORT d[6] (1.667:1.667:1.667) (1.667:1.667:1.667))
        (PORT d[7] (2.074:2.074:2.074) (2.074:2.074:2.074))
        (PORT d[8] (1.73:1.73:1.73) (1.73:1.73:1.73))
        (PORT d[9] (2.226:2.226:2.226) (2.226:2.226:2.226))
        (PORT d[10] (2.1:2.1:2.1) (2.1:2.1:2.1))
        (PORT d[11] (1.625:1.625:1.625) (1.625:1.625:1.625))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.599:1.599:1.599) (1.599:1.599:1.599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.378:1.378:1.378) (1.378:1.378:1.378))
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT ena (1.599:1.599:1.599) (1.599:1.599:1.599))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.001:0.001:0.001))
      (SETUP ena (posedge clk) (0.001:0.001:0.001))
      (HOLD d (posedge clk) (0.138:0.138:0.138))
      (HOLD ena (posedge clk) (0.138:0.138:0.138))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_register")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.074:1.074:1.074) (1.074:1.074:1.074))
        (PORT d[0] (1.599:1.599:1.599) (1.599:1.599:1.599))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.92:1.92:1.92))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.361:1.361:1.361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ram_pulse_generator")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|ram_block2a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.196:1.196:1.196) (1.196:1.196:1.196))
        (IOPATH (posedge clk) pulse (0:0:0) (1.914:1.914:1.914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.77:0.77:0.77) (0.77:0.77:0.77))
        (PORT ena (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE ram_rw_control_inst\|myram_rtl_0\|auto_generated\|altsyncram1\|mux5\|result_node\[7\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.169:1.169:1.169) (1.169:1.169:1.169))
        (PORT datac (0.663:0.663:0.663) (0.663:0.663:0.663))
        (PORT datad (0.433:0.433:0.433) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datad (0.42:0.42:0.42) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datac (0.169:0.169:0.169) (0.169:0.169:0.169))
        (PORT datad (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|data_num\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.483:0.483:0.483) (0.483:0.483:0.483))
        (PORT ena (0.654:0.654:0.654) (0.654:0.654:0.654))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[7\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.3:0.3:0.3) (0.3:0.3:0.3))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datac (0.232:0.232:0.232) (0.232:0.232:0.232))
        (PORT datad (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|audio_data\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.668:0.668:0.668) (0.668:0.668:0.668))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datab (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datac (0.331:0.331:0.331) (0.331:0.331:0.331))
        (PORT datad (0.112:0.112:0.112) (0.112:0.112:0.112))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datab (0.179:0.179:0.179) (0.179:0.179:0.179))
        (PORT datac (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|sinwave_gen_inst\|dacdat)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT datab (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datac (0.224:0.224:0.224) (0.224:0.224:0.224))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datac (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|countXCK\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.003:1.003:1.003) (1.003:1.003:1.003))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.185:0.185:0.185) (0.185:0.185:0.185))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|XCK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|XCK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datab (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datac (0.184:0.184:0.184) (0.184:0.184:0.184))
        (PORT datad (0.176:0.176:0.176) (0.176:0.176:0.176))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal7\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datab (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datac (0.249:0.249:0.249) (0.249:0.249:0.249))
        (PORT datad (0.257:0.257:0.257) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datac (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datab (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.256:0.256:0.256) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|C1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT sclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (PORT ena (0.65:0.65:0.65) (0.65:0.65:0.65))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datac (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datad (0.183:0.183:0.183) (0.183:0.183:0.183))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datad (0.202:0.202:0.202) (0.202:0.202:0.202))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.25:0.25:0.25) (0.25:0.25:0.25))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.26:0.26:0.26) (0.26:0.26:0.26))
        (PORT datab (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datac (0.195:0.195:0.195) (0.195:0.195:0.195))
        (PORT datad (0.254:0.254:0.254) (0.254:0.254:0.254))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datab (0.164:0.164:0.164) (0.164:0.164:0.164))
        (PORT datac (0.131:0.131:0.131) (0.131:0.131:0.131))
        (PORT datad (0.108:0.108:0.108) (0.108:0.108:0.108))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.127:0.127:0.127) (0.127:0.127:0.127))
        (PORT datab (0.35:0.35:0.35) (0.35:0.35:0.35))
        (PORT datac (0.13:0.13:0.13) (0.13:0.13:0.13))
        (PORT datad (0.106:0.106:0.106) (0.106:0.106:0.106))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.139:0.139:0.139) (0.139:0.139:0.139))
        (PORT datab (0.108:0.108:0.108) (0.108:0.108:0.108))
        (PORT datac (0.109:0.109:0.109) (0.109:0.109:0.109))
        (PORT datad (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.005:1.005:1.005) (1.005:1.005:1.005))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT ena (0.692:0.692:0.692) (0.692:0.692:0.692))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tms\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.542:0.542:0.542) (0.542:0.542:0.542))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tck\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.522:0.522:0.522) (0.522:0.522:0.522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tdi\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (0.472:0.472:0.472) (0.472:0.472:0.472))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.829:1.829:1.829) (1.829:1.829:1.829))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.117:2.117:2.117) (2.117:2.117:2.117))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.117:2.117:2.117) (2.117:2.117:2.117))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.844:1.844:1.844) (1.844:1.844:1.844))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.844:1.844:1.844) (1.844:1.844:1.844))
        (PORT datab (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.236:0.236:0.236) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.116:2.116:2.116) (2.116:2.116:2.116))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.841:1.841:1.841) (1.841:1.841:1.841))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datac (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.116:2.116:2.116) (2.116:2.116:2.116))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.844:1.844:1.844) (1.844:1.844:1.844))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.831:1.831:1.831) (1.831:1.831:1.831))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (PORT datab (0.244:0.244:0.244) (0.244:0.244:0.244))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.116:2.116:2.116) (2.116:2.116:2.116))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.835:1.835:1.835) (1.835:1.835:1.835))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.177:0.177:0.177) (0.177:0.177:0.177))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.116:2.116:2.116) (2.116:2.116:2.116))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.834:1.834:1.834) (1.834:1.834:1.834))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (2.116:2.116:2.116) (2.116:2.116:2.116))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.843:1.843:1.843) (1.843:1.843:1.843))
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.842:1.842:1.842) (1.842:1.842:1.842))
        (PORT datac (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.833:1.833:1.833) (1.833:1.833:1.833))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.843:1.843:1.843) (1.843:1.843:1.843))
        (PORT datad (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.272:0.272:0.272) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.275:0.275:0.275) (0.275:0.275:0.275))
        (PORT datad (0.716:0.716:0.716) (0.716:0.716:0.716))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.563:0.563:0.563) (0.563:0.563:0.563))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datad (0.537:0.537:0.537) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.848:0.848:0.848) (0.848:0.848:0.848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (1.758:1.758:1.758) (1.758:1.758:1.758))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.167:0.167:0.167) (0.167:0.167:0.167))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.588:0.588:0.588) (0.588:0.588:0.588))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datac (0.256:0.256:0.256) (0.256:0.256:0.256))
        (PORT datad (0.204:0.204:0.204) (0.204:0.204:0.204))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.259:0.259:0.259) (0.259:0.259:0.259))
        (PORT datad (1.835:1.835:1.835) (1.835:1.835:1.835))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datab (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datac (0.264:0.264:0.264) (0.264:0.264:0.264))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT datab (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT datad (0.328:0.328:0.328) (0.328:0.328:0.328))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT datad (0.426:0.426:0.426) (0.426:0.426:0.426))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.475:0.475:0.475) (0.475:0.475:0.475))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datab (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datac (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.193:0.193:0.193) (0.193:0.193:0.193))
        (PORT datab (0.51:0.51:0.51) (0.51:0.51:0.51))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.415:0.415:0.415) (0.415:0.415:0.415))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datab (0.508:0.508:0.508) (0.508:0.508:0.508))
        (PORT datac (0.547:0.547:0.547) (0.547:0.547:0.547))
        (PORT datad (0.116:0.116:0.116) (0.116:0.116:0.116))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datad (0.533:0.533:0.533) (0.533:0.533:0.533))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.501:1.501:1.501) (1.501:1.501:1.501))
        (PORT datad (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (1.014:1.014:1.014) (1.014:1.014:1.014))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sload (0.604:0.604:0.604) (0.604:0.604:0.604))
        (PORT ena (1.036:1.036:1.036) (1.036:1.036:1.036))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.276:0.276:0.276) (0.276:0.276:0.276))
        (PORT datab (0.382:0.382:0.382) (0.382:0.382:0.382))
        (PORT datac (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datad (0.383:0.383:0.383) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.384:0.384:0.384))
        (PORT datab (0.415:0.415:0.415) (0.415:0.415:0.415))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.565:0.565:0.565) (0.565:0.565:0.565))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.839:0.839:0.839) (0.839:0.839:0.839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.544:0.544:0.544) (0.544:0.544:0.544))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datad (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datab (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datac (0.257:0.257:0.257) (0.257:0.257:0.257))
        (PORT datad (0.204:0.204:0.204) (0.204:0.204:0.204))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT ena (0.553:0.553:0.553) (0.553:0.553:0.553))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.503:0.503:0.503) (0.503:0.503:0.503))
        (PORT datab (0.12:0.12:0.12) (0.12:0.12:0.12))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.52:0.52:0.52) (0.52:0.52:0.52))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT ena (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT ena (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datac (0.27:0.27:0.27) (0.27:0.27:0.27))
        (PORT datad (0.278:0.278:0.278) (0.278:0.278:0.278))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.387:0.387:0.387))
        (PORT datab (0.123:0.123:0.123) (0.123:0.123:0.123))
        (PORT datac (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datad (0.274:0.274:0.274) (0.274:0.274:0.274))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT ena (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sclr (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT ena (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sclr (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.388:0.388:0.388) (0.388:0.388:0.388))
        (PORT datab (0.278:0.278:0.278) (0.278:0.278:0.278))
        (PORT datac (0.264:0.264:0.264) (0.264:0.264:0.264))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.428:0.428:0.428) (0.428:0.428:0.428))
        (PORT datab (0.54:0.54:0.54) (0.54:0.54:0.54))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.494:0.494:0.494) (0.494:0.494:0.494))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.527:0.527:0.527) (0.527:0.527:0.527))
        (PORT datab (0.502:0.502:0.502) (0.502:0.502:0.502))
        (PORT datad (0.413:0.413:0.413) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datad (0.12:0.12:0.12) (0.12:0.12:0.12))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.504:0.504:0.504))
        (PORT datab (0.118:0.118:0.118) (0.118:0.118:0.118))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.519:0.519:0.519) (0.519:0.519:0.519))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.478:0.478:0.478) (0.478:0.478:0.478))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.414:0.414:0.414) (0.414:0.414:0.414))
        (PORT datab (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT datac (0.262:0.262:0.262) (0.262:0.262:0.262))
        (PORT datad (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.48:0.48:0.48) (0.48:0.48:0.48))
        (PORT datac (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_clkctrl")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.79:0.79:0.79) (0.79:0.79:0.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_ena_reg")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\~clkctrl.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0.142:0.142:0.142) (0.142:0.142:0.142))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (0.127:0.127:0.127) (0.127:0.127:0.127))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (0.033:0.033:0.033))
      (HOLD d (posedge clk) (0.056:0.056:0.056))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.842:1.842:1.842) (1.842:1.842:1.842))
        (PORT datab (0.723:0.723:0.723) (0.723:0.723:0.723))
        (PORT datac (1.471:1.471:1.471) (1.471:1.471:1.471))
        (PORT datad (0.265:0.265:0.265) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.413:0.413:0.413) (0.413:0.413:0.413))
        (PORT datab (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datac (0.456:0.456:0.456) (0.456:0.456:0.456))
        (PORT datad (0.362:0.362:0.362) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT datab (0.428:0.428:0.428) (0.428:0.428:0.428))
        (PORT datad (0.311:0.311:0.311) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.834:1.834:1.834) (1.834:1.834:1.834))
        (PORT datab (0.107:0.107:0.107) (0.107:0.107:0.107))
        (PORT datac (0.475:0.475:0.475) (0.475:0.475:0.475))
        (PORT datad (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.009:1.009:1.009) (1.009:1.009:1.009))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|trigger_setup_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datab (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datac (0.745:0.745:0.745) (0.745:0.745:0.745))
        (PORT datad (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[209\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (1.772:1.772:1.772) (1.772:1.772:1.772))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[208\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[207\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.248:0.248:0.248) (0.248:0.248:0.248))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[207\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[206\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[205\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[204\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (1.278:1.278:1.278) (1.278:1.278:1.278))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.361:0.361:0.361) (0.361:0.361:0.361))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[203\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[202\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[201\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[200\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[199\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[198\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[197\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[196\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.013:1.013:1.013) (1.013:1.013:1.013))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT ena (1.285:1.285:1.285) (1.285:1.285:1.285))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[195\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[194\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[194\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[193\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[192\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[192\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[191\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[190\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[189\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.989:0.989:0.989) (0.989:0.989:0.989))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.971:0.971:0.971) (0.971:0.971:0.971))
        (PORT ena (1.288:1.288:1.288) (1.288:1.288:1.288))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[188\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.685:0.685:0.685) (0.685:0.685:0.685))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[187\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[186\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[185\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[184\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[184\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[183\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[182\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT sdata (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[181\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[181\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1:1:1) (1:1:1))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT ena (1.109:1.109:1.109) (1.109:1.109:1.109))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[180\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.419:0.419:0.419) (0.419:0.419:0.419))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[179\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[178\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[177\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[176\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[175\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[174\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[174\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (1.112:1.112:1.112) (1.112:1.112:1.112))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[173\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[173\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[172\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[171\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[170\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[169\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[168\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[167\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.995:0.995:0.995) (0.995:0.995:0.995))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.977:0.977:0.977) (0.977:0.977:0.977))
        (PORT ena (0.997:0.997:0.997) (0.997:0.997:0.997))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[166\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.252:0.252:0.252) (0.252:0.252:0.252))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[166\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[165\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[164\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[163\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[163\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[162\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[162\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[161\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[160\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[159\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[159\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[158\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[157\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[157\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[156\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[155\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[155\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.984:0.984:0.984) (0.984:0.984:0.984))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.245:0.245:0.245) (0.245:0.245:0.245))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[154\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[153\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.991:0.991:0.991) (0.991:0.991:0.991))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.514:0.514:0.514) (0.514:0.514:0.514))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[152\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[151\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[150\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[149\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[148\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[147\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[146\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[145\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[144\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[143\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[142\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[141\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[140\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[140\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[139\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[138\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT sdata (0.347:0.347:0.347) (0.347:0.347:0.347))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[137\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[136\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[135\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.951:0.951:0.951) (0.951:0.951:0.951))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[134\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.546:0.546:0.546) (0.546:0.546:0.546))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[133\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[132\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[131\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[130\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[129\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[128\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[127\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[126\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.247:0.247:0.247) (0.247:0.247:0.247))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[125\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[124\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[123\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[122\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[121\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[120\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.993:0.993:0.993) (0.993:0.993:0.993))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT aclr (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT ena (1.262:1.262:1.262) (1.262:1.262:1.262))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.354:0.354:0.354) (0.354:0.354:0.354))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[119\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[118\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[117\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.342:0.342:0.342) (0.342:0.342:0.342))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[116\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[115\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[114\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[113\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[112\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[111\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[110\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[109\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[108\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[107\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[106\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[105\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[104\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[103\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[102\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[101\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.016:1.016:1.016) (1.016:1.016:1.016))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT ena (0.718:0.718:0.718) (0.718:0.718:0.718))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[100\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[99\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[98\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[97\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[96\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[95\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[94\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (0.903:0.903:0.903) (0.903:0.903:0.903))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[93\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[92\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.343:0.343:0.343) (0.343:0.343:0.343))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[91\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[90\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[89\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[88\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[87\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.016:1.016:1.016) (1.016:1.016:1.016))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[86\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[85\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[84\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[83\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[82\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[81\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[80\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[79\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.018:1.018:1.018) (1.018:1.018:1.018))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1:1:1) (1:1:1))
        (PORT ena (1.011:1.011:1.011) (1.011:1.011:1.011))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.387:0.387:0.387) (0.387:0.387:0.387))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[78\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[77\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[76\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[75\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[74\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[73\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.021:1.021:1.021) (1.021:1.021:1.021))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[72\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.357:0.357:0.357) (0.357:0.357:0.357))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[71\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[70\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[69\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[68\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[67\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[66\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[65\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[64\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[63\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (1.013:1.013:1.013) (1.013:1.013:1.013))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[62\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[61\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[60\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.419:0.419:0.419) (0.419:0.419:0.419))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[59\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[58\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.355:0.355:0.355) (0.355:0.355:0.355))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[57\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.407:0.407:0.407) (0.407:0.407:0.407))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[56\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[55\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.427:0.427:0.427) (0.427:0.427:0.427))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.895:0.895:0.895) (0.895:0.895:0.895))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[54\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT sdata (0.526:0.526:0.526) (0.526:0.526:0.526))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[53\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.017:1.017:1.017) (1.017:1.017:1.017))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[52\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.549:0.549:0.549) (0.549:0.549:0.549))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[51\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.419:0.419:0.419) (0.419:0.419:0.419))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[50\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[49\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[48\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[47\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT sdata (0.346:0.346:0.346) (0.346:0.346:0.346))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.02:1.02:1.02) (1.02:1.02:1.02))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.002:1.002:1.002) (1.002:1.002:1.002))
        (PORT ena (0.892:0.892:0.892) (0.892:0.892:0.892))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.376:0.376:0.376) (0.376:0.376:0.376))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.349:0.349:0.349) (0.349:0.349:0.349))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.017:1.017:1.017) (1.017:1.017:1.017))
        (PORT sdata (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT aclr (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT ena (0.72:0.72:0.72) (0.72:0.72:0.72))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.015:1.015:1.015) (1.015:1.015:1.015))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.997:0.997:0.997) (0.997:0.997:0.997))
        (PORT ena (0.715:0.715:0.715) (0.715:0.715:0.715))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.566:0.566:0.566) (0.566:0.566:0.566))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.415:0.415:0.415) (0.415:0.415:0.415))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.352:0.352:0.352) (0.352:0.352:0.352))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.417:0.417:0.417) (0.417:0.417:0.417))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.356:0.356:0.356) (0.356:0.356:0.356))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.873:0.873:0.873) (0.873:0.873:0.873))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.418:0.418:0.418) (0.418:0.418:0.418))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT sdata (0.351:0.351:0.351) (0.351:0.351:0.351))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.226:0.226:0.226) (0.226:0.226:0.226))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.019:1.019:1.019) (1.019:1.019:1.019))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (1.001:1.001:1.001) (1.001:1.001:1.001))
        (PORT ena (0.87:0.87:0.87) (0.87:0.87:0.87))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.165:0.165:0.165) (0.165:0.165:0.165))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT sdata (0.344:0.344:0.344) (0.344:0.344:0.344))
        (PORT aclr (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT ena (1.238:1.238:1.238) (1.238:1.238:1.238))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.786:0.786:0.786) (0.786:0.786:0.786))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.634:0.634:0.634) (0.634:0.634:0.634))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.164:0.164:0.164) (0.164:0.164:0.164))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (PORT ena (1.246:1.246:1.246) (1.246:1.246:1.246))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.249:0.249:0.249) (0.249:0.249:0.249))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT ena (1.282:1.282:1.282) (1.282:1.282:1.282))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.391:0.391:0.391) (0.391:0.391:0.391))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT sdata (0.333:0.333:0.333) (0.333:0.333:0.333))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT sdata (0.433:0.433:0.433) (0.433:0.433:0.433))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT sdata (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.146:0.146:0.146) (0.146:0.146:0.146))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|trigger_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.974:0.974:0.974) (0.974:0.974:0.974))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.956:0.956:0.956) (0.956:0.956:0.956))
        (PORT ena (0.801:0.801:0.801) (0.801:0.801:0.801))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.491:0.491:0.491) (0.491:0.491:0.491))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_offset_config_deserialize\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.97:0.97:0.97) (0.97:0.97:0.97))
        (PORT sdata (0.416:0.416:0.416) (0.416:0.416:0.416))
        (PORT aclr (0.952:0.952:0.952) (0.952:0.952:0.952))
        (PORT ena (0.922:0.922:0.922) (0.922:0.922:0.922))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datab (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.335:0.335:0.335))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|condition_delay_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.532:0.532:0.532) (0.532:0.532:0.532))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.561:0.561:0.561) (0.561:0.561:0.561))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.337:0.337:0.337) (0.337:0.337:0.337))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datac (0.28:0.28:0.28) (0.28:0.28:0.28))
        (PORT datad (0.111:0.111:0.111) (0.111:0.111:0.111))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|collect_data)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.309:0.309:0.309) (0.309:0.309:0.309))
        (PORT datad (0.103:0.103:0.103) (0.103:0.103:0.103))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT ena (1.039:1.039:1.039) (1.039:1.039:1.039))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.232:0.232:0.232) (0.232:0.232:0.232))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datad (0.189:0.189:0.189) (0.189:0.189:0.189))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datac (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.235:0.235:0.235) (0.235:0.235:0.235))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.188:0.188:0.188) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.236:0.236:0.236) (0.236:0.236:0.236))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.246:0.246:0.246) (0.246:0.246:0.246))
        (PORT datac (0.191:0.191:0.191) (0.191:0.191:0.191))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.232:0.232:0.232) (0.232:0.232:0.232))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.193:0.193:0.193) (0.193:0.193:0.193))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.204:0.204:0.204) (0.204:0.204:0.204))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.247:0.247:0.247) (0.247:0.247:0.247))
        (PORT datac (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datab (0.245:0.245:0.245) (0.245:0.245:0.245))
        (PORT datac (0.236:0.236:0.236) (0.236:0.236:0.236))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~34)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.289:0.289:0.289) (0.289:0.289:0.289))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~35)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.308:0.308:0.308) (0.308:0.308:0.308))
        (PORT datad (0.286:0.286:0.286) (0.286:0.286:0.286))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datad (0.346:0.346:0.346) (0.346:0.346:0.346))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.363:0.363:0.363))
        (PORT datab (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.36:0.36:0.36) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT datab (0.461:0.461:0.461) (0.461:0.461:0.461))
        (PORT datac (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT sdata (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.375:0.375:0.375))
        (PORT datab (0.361:0.361:0.361) (0.361:0.361:0.361))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.116:0.116:0.116) (0.116:0.116:0.116))
        (PORT datab (0.102:0.102:0.102) (0.102:0.102:0.102))
        (PORT datac (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datad (0.307:0.307:0.307) (0.307:0.307:0.307))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.124:0.124:0.124) (0.124:0.124:0.124))
        (PORT datab (0.203:0.203:0.203) (0.203:0.203:0.203))
        (PORT datac (0.377:0.377:0.377) (0.377:0.377:0.377))
        (PORT datad (0.242:0.242:0.242) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.317:0.317:0.317) (0.317:0.317:0.317))
        (PORT datac (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT ena (1.039:1.039:1.039) (1.039:1.039:1.039))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~28)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.24:0.24:0.24) (0.24:0.24:0.24))
        (PORT datad (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.979:0.979:0.979) (0.979:0.979:0.979))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.961:0.961:0.961) (0.961:0.961:0.961))
        (PORT ena (1.041:1.041:1.041) (1.041:1.041:1.041))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add3\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.316:0.316:0.316) (0.316:0.316:0.316))
        (PORT datac (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|counter\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.981:0.981:0.981) (0.981:0.981:0.981))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.963:0.963:0.963) (0.963:0.963:0.963))
        (PORT ena (1.039:1.039:1.039) (1.039:1.039:1.039))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.369:0.369:0.369))
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datad (0.455:0.455:0.455) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|modified_post_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.972:0.972:0.972) (0.972:0.972:0.972))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.954:0.954:0.954) (0.954:0.954:0.954))
        (PORT ena (0.935:0.935:0.935) (0.935:0.935:0.935))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datab (0.357:0.357:0.357) (0.357:0.357:0.357))
        (PORT datac (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datad (0.364:0.364:0.364) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.467:0.467:0.467) (0.467:0.467:0.467))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Equal1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.374:0.374:0.374) (0.374:0.374:0.374))
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.506:0.506:0.506) (0.506:0.506:0.506))
        (PORT datab (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datac (0.374:0.374:0.374) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|run)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT sdata (0.948:0.948:0.948) (0.948:0.948:0.948))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.353:0.353:0.353))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.25:0.25:0.25) (0.25:0.25:0.25))
        (PORT datac (0.306:0.306:0.306) (0.306:0.306:0.306))
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:1\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT sdata (0.8:0.8:0.8) (0.8:0.8:0.8))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.166:0.166:0.166) (0.166:0.166:0.166))
        (PORT datab (0.16:0.16:0.16) (0.16:0.16:0.16))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT sdata (0.35:0.35:0.35) (0.35:0.35:0.35))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.174:0.174:0.174) (0.174:0.174:0.174))
        (PORT datab (0.284:0.284:0.284) (0.284:0.284:0.284))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:5\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.996:0.996:0.996) (0.996:0.996:0.996))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (3.988:3.988:3.988) (3.988:3.988:3.988))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.345:0.345:0.345) (0.345:0.345:0.345))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.297:0.297:0.297) (0.297:0.297:0.297))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datad (0.48:0.48:0.48) (0.48:0.48:0.48))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:4\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE mywav_inst\|reg_config_inst\|U1\|rSCL\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.677:0.677:0.677) (0.677:0.677:0.677))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.241:0.241:0.241) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.16:0.16:0.16) (0.16:0.16:0.16))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.241:0.241:0.241) (0.241:0.241:0.241))
        (PORT datac (0.19:0.19:0.19) (0.19:0.19:0.19))
        (PORT datad (0.163:0.163:0.163) (0.163:0.163:0.163))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:3\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datab (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.383:0.383:0.383) (0.383:0.383:0.383))
        (PORT datad (0.381:0.381:0.381) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|acq_trigger_in_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (3.795:3.795:3.795) (3.795:3.795:3.795))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|holdff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|p_match_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.171:0.171:0.171) (0.171:0.171:0.171))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datad (0.236:0.236:0.236) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|basic_multi_level_mbpm_trigger_gen\:multi_level_mbpm\|trigger_modules_gen\:0\:trigger_match\|gen_sbpmg_pipeline_less_than_two\:sm0\:2\:sm1\|regoutff)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.332:0.332:0.332) (0.332:0.332:0.332))
        (PORT datad (0.228:0.228:0.228) (0.228:0.228:0.228))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.451:0.451:0.451) (0.451:0.451:0.451))
        (PORT datab (0.512:0.512:0.512) (0.512:0.512:0.512))
        (PORT datad (0.113:0.113:0.113) (0.113:0.113:0.113))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|builtin\:ela_trigger_flow_mgr_entity\|last_level_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.992:0.992:0.992) (0.992:0.992:0.992))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.974:0.974:0.974) (0.974:0.974:0.974))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|final_trigger_set)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.515:0.515:0.515) (0.515:0.515:0.515))
        (PORT datab (0.206:0.206:0.206) (0.206:0.206:0.206))
        (PORT datac (0.649:0.649:0.649) (0.649:0.649:0.649))
        (PORT datad (0.391:0.391:0.391) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datab (0.423:0.423:0.423) (0.423:0.423:0.423))
        (PORT datac (0.414:0.414:0.414) (0.414:0.414:0.414))
        (PORT datad (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datab (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datac (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.105:0.105:0.105) (0.105:0.105:0.105))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.859:0.859:0.859) (0.859:0.859:0.859))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|segment_shift_var\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.253:0.253:0.253) (0.253:0.253:0.253))
        (PORT datab (0.112:0.112:0.112) (0.112:0.112:0.112))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.404:0.404:0.404) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:segment_shift_var)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|base_address\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.32:0.32:0.32) (0.32:0.32:0.32))
        (PORT datab (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:base_address\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|current_segment_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.857:0.857:0.857) (0.857:0.857:0.857))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datab (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datad (0.401:0.401:0.401) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:done)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_enable_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datab (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datad (1.312:1.312:1.312) (1.312:1.312:1.312))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_comb_bita0\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datac (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT datad (0.528:0.528:0.528) (0.528:0.528:0.528))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.315:0.315:0.315) (0.315:0.315:0.315))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datad (0.384:0.384:0.384) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.169:0.169:0.169) (0.169:0.169:0.169))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.161:0.161:0.161) (0.161:0.161:0.161))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT sload (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.657:0.657:0.657) (0.657:0.657:0.657))
        (PORT sload (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.658:0.658:0.658) (0.658:0.658:0.658))
        (PORT sload (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.173:0.173:0.173) (0.173:0.173:0.173))
        (PORT datad (0.168:0.168:0.168) (0.168:0.168:0.168))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.655:0.655:0.655) (0.655:0.655:0.655))
        (PORT datab (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datac (0.745:0.745:0.745) (0.745:0.745:0.745))
        (PORT datad (0.676:0.676:0.676) (0.676:0.676:0.676))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.128:0.128:0.128) (0.128:0.128:0.128))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.442:0.442:0.442) (0.442:0.442:0.442))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.079:0.079:0.079) (0.079:0.079:0.079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_advance_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.657:0.657:0.657) (0.657:0.657:0.657))
        (PORT sload (0.453:0.453:0.453) (0.453:0.453:0.453))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.178:0.178:0.178) (0.178:0.178:0.178))
        (PORT datab (0.168:0.168:0.168) (0.168:0.168:0.168))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.167:0.167:0.167) (0.167:0.167:0.167))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.17:0.17:0.17) (0.17:0.17:0.17))
        (PORT datad (0.101:0.101:0.101) (0.101:0.101:0.101))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_read_pointer_counter\|auto_generated\|counter_reg_bit1a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT sdata (0.632:0.632:0.632) (0.632:0.632:0.632))
        (PORT sload (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD sload (posedge clk) (0.152:0.152:0.152))
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.162:0.162:0.162) (0.162:0.162:0.162))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xraddr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.99:0.99:0.99) (0.99:0.99:0.99))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.752:0.752:0.752) (0.752:0.752:0.752))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datab (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT datac (0.422:0.422:0.422) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.197:0.197:0.197) (0.197:0.197:0.197))
        (PORT datab (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datac (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datad (0.185:0.185:0.185) (0.185:0.185:0.185))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.677:0.677:0.677) (0.677:0.677:0.677))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|wdecoder\|auto_generated\|eq_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.403:0.403:0.403))
        (PORT datab (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datac (0.446:0.446:0.446) (0.446:0.446:0.446))
        (PORT datad (1.313:1.313:1.313) (1.313:1.313:1.313))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.425:0.425:0.425) (0.425:0.425:0.425))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datad (0.238:0.238:0.238) (0.238:0.238:0.238))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.378:0.378:0.378) (0.378:0.378:0.378))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.321:0.321:0.321))
        (PORT datab (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT datac (0.223:0.223:0.223) (0.223:0.223:0.223))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.198:0.198:0.198) (0.198:0.198:0.198))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.094:0.094:0.094) (0.094:0.094:0.094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datab (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT datac (0.412:0.412:0.412) (0.412:0.412:0.412))
        (PORT datad (0.19:0.19:0.19) (0.19:0.19:0.19))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.369:0.369:0.369) (0.369:0.369:0.369))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.191:0.191:0.191) (0.191:0.191:0.191))
        (PORT datab (0.448:0.448:0.448) (0.448:0.448:0.448))
        (PORT datac (0.329:0.329:0.329) (0.329:0.329:0.329))
        (PORT datad (0.534:0.534:0.534) (0.534:0.534:0.534))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.486:0.486:0.486) (0.486:0.486:0.486))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.508:0.508:0.508) (0.508:0.508:0.508))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datab (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datac (0.326:0.326:0.326) (0.326:0.326:0.326))
        (PORT datad (0.291:0.291:0.291) (0.291:0.291:0.291))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.884:0.884:0.884) (0.884:0.884:0.884))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.339:0.339:0.339) (0.339:0.339:0.339))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.449:0.449:0.449) (0.449:0.449:0.449))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datac (0.255:0.255:0.255) (0.255:0.255:0.255))
        (PORT datad (0.147:0.147:0.147) (0.147:0.147:0.147))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.379:0.379:0.379) (0.379:0.379:0.379))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datab cout (0.143:0.143:0.143) (0.143:0.143:0.143))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.399:0.399:0.399) (0.399:0.399:0.399))
        (PORT datab (0.426:0.426:0.426) (0.426:0.426:0.426))
        (PORT datac (0.41:0.41:0.41) (0.41:0.41:0.41))
        (PORT datad (0.186:0.186:0.186) (0.186:0.186:0.186))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.396:0.396:0.396) (0.396:0.396:0.396))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.856:0.856:0.856) (0.856:0.856:0.856))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.675:0.675:0.675) (0.675:0.675:0.675))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.157:0.157:0.157) (0.157:0.157:0.157))
        (PORT datac (0.29:0.29:0.29) (0.29:0.29:0.29))
        (PORT datad (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.199:0.199:0.199) (0.199:0.199:0.199))
        (PORT datab (0.327:0.327:0.327) (0.327:0.327:0.327))
        (PORT datac (0.441:0.441:0.441) (0.441:0.441:0.441))
        (PORT datad (0.181:0.181:0.181) (0.181:0.181:0.181))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.879:0.879:0.879) (0.879:0.879:0.879))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.287:0.287:0.287) (0.287:0.287:0.287))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.475:0.475:0.475) (0.475:0.475:0.475))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH dataa cout (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
        (IOPATH cin cout (0.035:0.035:0.035) (0.035:0.035:0.035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.194:0.194:0.194) (0.194:0.194:0.194))
        (PORT datab (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datac (0.33:0.33:0.33) (0.33:0.33:0.33))
        (PORT datad (0.188:0.188:0.188) (0.188:0.188:0.188))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.704:0.704:0.704) (0.704:0.704:0.704))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.336:0.336:0.336) (0.336:0.336:0.336))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.231:0.231:0.231) (0.231:0.231:0.231))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.225:0.225:0.225) (0.225:0.225:0.225))
        (PORT datac (0.283:0.283:0.283) (0.283:0.283:0.283))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.479:0.479:0.479) (0.479:0.479:0.479))
        (PORT aclr (0.967:0.967:0.967) (0.967:0.967:0.967))
        (PORT ena (1.15:1.15:1.15) (1.15:1.15:1.15))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
        (IOPATH cin combout (0.17:0.17:0.17) (0.17:0.17:0.17))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.407:0.407:0.407) (0.407:0.407:0.407))
        (PORT datab (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT datac (0.319:0.319:0.319) (0.319:0.319:0.319))
        (PORT datad (0.393:0.393:0.393) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.395:0.395:0.395) (0.395:0.395:0.395))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.856:0.856:0.856) (0.856:0.856:0.856))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.531:0.531:0.531) (0.531:0.531:0.531))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.225:0.225:0.225) (0.225:0.225:0.225))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.292:0.292:0.292) (0.292:0.292:0.292))
        (PORT datab (0.152:0.152:0.152) (0.152:0.152:0.152))
        (PORT datac (0.233:0.233:0.233) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.452:0.452:0.452) (0.452:0.452:0.452))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT sdata (2.638:2.638:2.638) (2.638:2.638:2.638))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.45:0.45:0.45) (0.45:0.45:0.45))
        (PORT datac (0.453:0.453:0.453) (0.453:0.453:0.453))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:next_address\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (1.149:1.149:1.149) (1.149:1.149:1.149))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.445:0.445:0.445) (0.445:0.445:0.445))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT sdata (0.661:0.661:0.661) (0.661:0.661:0.661))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[17\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.462:0.462:0.462) (0.462:0.462:0.462))
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.439:0.439:0.439) (0.439:0.439:0.439))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_ram_shift_load\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.172:0.172:0.172) (0.172:0.172:0.172))
        (PORT datad (0.442:0.442:0.442) (0.442:0.442:0.442))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.393:0.393:0.393) (0.393:0.393:0.393))
        (PORT datad (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.468:0.468:0.468) (0.468:0.468:0.468))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.373:0.373:0.373) (0.373:0.373:0.373))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.684:0.684:0.684) (0.684:0.684:0.684))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.432:0.432:0.432) (0.432:0.432:0.432))
        (PORT datad (0.398:0.398:0.398) (0.398:0.398:0.398))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.248:0.248:0.248) (0.248:0.248:0.248))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datad (0.364:0.364:0.364) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.254:0.254:0.254) (0.254:0.254:0.254))
        (PORT datab (0.464:0.464:0.464) (0.464:0.464:0.464))
        (PORT datad (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.624:0.624:0.624) (0.624:0.624:0.624))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT sdata (0.335:0.335:0.335) (0.335:0.335:0.335))
        (PORT ena (0.81:0.81:0.81) (0.81:0.81:0.81))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.442:0.442:0.442) (0.442:0.442:0.442))
        (PORT datad (0.363:0.363:0.363) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.242:0.242:0.242) (0.242:0.242:0.242))
        (PORT datab (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datac (0.371:0.371:0.371) (0.371:0.371:0.371))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.982:0.982:0.982) (0.982:0.982:0.982))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.964:0.964:0.964) (0.964:0.964:0.964))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|buffer_write_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.985:0.985:0.985) (0.985:0.985:0.985))
        (PORT sdata (0.34:0.34:0.34) (0.34:0.34:0.34))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.647:2.647:2.647) (2.647:2.647:2.647))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.371:0.371:0.371) (0.371:0.371:0.371))
        (PORT datac (0.435:0.435:0.435) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.76:0.76:0.76) (0.76:0.76:0.76))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datab (0.358:0.358:0.358) (0.358:0.358:0.358))
        (PORT datad (0.358:0.358:0.358) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datab (0.367:0.367:0.367) (0.367:0.367:0.367))
        (PORT datac (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.402:0.402:0.402) (0.402:0.402:0.402))
        (PORT datab (0.499:0.499:0.499) (0.499:0.499:0.499))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.397:0.397:0.397) (0.397:0.397:0.397))
        (PORT datab (0.474:0.474:0.474) (0.474:0.474:0.474))
        (PORT datac (0.156:0.156:0.156) (0.156:0.156:0.156))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datac (0.477:0.477:0.477) (0.477:0.477:0.477))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|offset_count\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.188:0.188:0.188) (0.188:0.188:0.188))
        (PORT datab (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datac (0.325:0.325:0.325) (0.325:0.325:0.325))
        (PORT datad (0.192:0.192:0.192) (0.192:0.192:0.192))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT sdata (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.703:0.703:0.703) (0.703:0.703:0.703))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT ena (0.875:0.875:0.875) (0.875:0.875:0.875))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.699:0.699:0.699) (0.699:0.699:0.699))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.285:0.285:0.285) (0.285:0.285:0.285))
        (PORT datab (0.148:0.148:0.148) (0.148:0.148:0.148))
        (PORT datac (0.232:0.232:0.232) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datab (0.15:0.15:0.15) (0.15:0.15:0.15))
        (PORT datad (0.472:0.472:0.472) (0.472:0.472:0.472))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.558:0.558:0.558) (0.558:0.558:0.558))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.999:0.999:0.999) (0.999:0.999:0.999))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.347:0.347:0.347) (0.347:0.347:0.347))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT datad (0.368:0.368:0.368) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.742:0.742:0.742) (0.742:0.742:0.742))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.396:0.396:0.396))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.372:0.372:0.372) (0.372:0.372:0.372))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datac (0.229:0.229:0.229) (0.229:0.229:0.229))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.446:0.446:0.446) (0.446:0.446:0.446))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.856:0.856:0.856) (0.856:0.856:0.856))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.559:0.559:0.559) (0.559:0.559:0.559))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.155:0.155:0.155) (0.155:0.155:0.155))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.149:0.149:0.149) (0.149:0.149:0.149))
        (PORT datac (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datad (0.239:0.239:0.239) (0.239:0.239:0.239))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.403:0.403:0.403))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.22:0.22:0.22) (0.22:0.22:0.22))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.984:0.984:0.984) (0.984:0.984:0.984))
        (PORT sdata (0.291:0.291:0.291) (0.291:0.291:0.291))
        (PORT aclr (0.966:0.966:0.966) (0.966:0.966:0.966))
        (PORT ena (0.944:0.944:0.944) (0.944:0.944:0.944))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.744:0.744:0.744) (0.744:0.744:0.744))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.42:0.42:0.42) (0.42:0.42:0.42))
        (PORT ena (0.569:0.569:0.569) (0.569:0.569:0.569))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.151:0.151:0.151) (0.151:0.151:0.151))
        (PORT datac (0.422:0.422:0.422) (0.422:0.422:0.422))
        (PORT datad (0.224:0.224:0.224) (0.224:0.224:0.224))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datac (0.158:0.158:0.158) (0.158:0.158:0.158))
        (PORT datad (0.237:0.237:0.237) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.4:0.4:0.4) (0.4:0.4:0.4))
        (PORT datac (0.226:0.226:0.226) (0.226:0.226:0.226))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.4:0.4:0.4) (0.4:0.4:0.4))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:last_trigger_address_var\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.975:0.975:0.975) (0.975:0.975:0.975))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.957:0.957:0.957) (0.957:0.957:0.957))
        (PORT ena (0.856:0.856:0.856) (0.856:0.856:0.856))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.47:0.47:0.47) (0.47:0.47:0.47))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|last_trigger_address_delayed\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.341:0.341:0.341) (0.341:0.341:0.341))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.161:0.161:0.161) (0.161:0.161:0.161))
        (PORT datac (0.424:0.424:0.424) (0.424:0.424:0.424))
        (PORT datad (0.33:0.33:0.33) (0.33:0.33:0.33))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.398:0.398:0.398) (0.398:0.398:0.398))
        (PORT datab (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.229:0.229:0.229) (0.229:0.229:0.229))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.251:0.251:0.251) (0.251:0.251:0.251))
        (PORT datac (0.38:0.38:0.38) (0.38:0.38:0.38))
        (PORT datad (0.401:0.401:0.401) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.11:0.11:0.11) (0.11:0.11:0.11))
        (PORT datac (0.115:0.115:0.115) (0.115:0.115:0.115))
        (PORT datad (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.202:0.202:0.202) (0.202:0.202:0.202))
        (PORT datab (0.292:0.292:0.292) (0.292:0.292:0.292))
        (PORT datac (0.296:0.296:0.296) (0.296:0.296:0.296))
        (PORT datad (0.195:0.195:0.195) (0.195:0.195:0.195))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.404:0.404:0.404) (0.404:0.404:0.404))
        (PORT datab (0.113:0.113:0.113) (0.113:0.113:0.113))
        (PORT datac (0.39:0.39:0.39) (0.39:0.39:0.39))
        (PORT datad (0.399:0.399:0.399) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.133:0.133:0.133) (0.133:0.133:0.133))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.105:0.105:0.105) (0.105:0.105:0.105))
        (PORT datad (0.403:0.403:0.403) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|buffer_manager\:is_buffer_wrapped)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (PORT ena (0.937:0.937:0.937) (0.937:0.937:0.937))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|segment_wrapped_delayed)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT sdata (0.883:0.883:0.883) (0.883:0.883:0.883))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.148:0.148:0.148) (0.148:0.148:0.148))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|cells\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.68:0.68:0.68) (0.68:0.68:0.68))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|mux\|auto_generated\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.156:0.156:0.156) (0.156:0.156:0.156))
        (PORT datac (0.421:0.421:0.421) (0.421:0.421:0.421))
        (PORT datad (0.234:0.234:0.234) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_ram_gen\:attribute_mem_gen\:attribute_mem\|xq\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT ena (0.772:0.772:0.772) (0.772:0.772:0.772))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.397:0.397:0.397) (0.397:0.397:0.397))
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.338:0.338:0.338) (0.338:0.338:0.338))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|status_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.991:0.991:0.991) (0.991:0.991:0.991))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.973:0.973:0.973) (0.973:0.973:0.973))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT sdata (0.338:0.338:0.338) (0.338:0.338:0.338))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datac (0.233:0.233:0.233) (0.233:0.233:0.233))
        (PORT datad (0.537:0.537:0.537) (0.537:0.537:0.537))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datac (0.153:0.153:0.153) (0.153:0.153:0.153))
        (PORT datad (0.537:0.537:0.537) (0.537:0.537:0.537))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.159:0.159:0.159) (0.159:0.159:0.159))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.117:0.117:0.117) (0.117:0.117:0.117))
        (PORT datab (0.114:0.114:0.114) (0.114:0.114:0.114))
        (PORT datad (0.566:0.566:0.566) (0.566:0.566:0.566))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|is_buffer_wrapped_once_sig)
    (DELAY
      (ABSOLUTE
        (PORT clk (0.978:0.978:0.978) (0.978:0.978:0.978))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.96:0.96:0.96) (0.96:0.96:0.96))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.737:0.737:0.737) (0.737:0.737:0.737))
        (PORT datac (0.396:0.396:0.396) (0.396:0.396:0.396))
        (PORT datad (0.681:0.681:0.681) (0.681:0.681:0.681))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.135:0.135:0.135) (0.135:0.135:0.135))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.165:0.165:0.165) (0.165:0.165:0.165))
        (PORT datac (0.49:0.49:0.49) (0.49:0.49:0.49))
        (PORT datad (0.166:0.166:0.166) (0.166:0.166:0.166))
        (IOPATH datab combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.297:0.297:0.297) (0.297:0.297:0.297))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT sdata (0.478:0.478:0.478) (0.478:0.478:0.478))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD sdata (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.288:0.288:0.288) (0.288:0.288:0.288))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (PORT ena (1.094:1.094:1.094) (1.094:1.094:1.094))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.163:0.163:0.163) (0.163:0.163:0.163))
        (PORT datab (0.154:0.154:0.154) (0.154:0.154:0.154))
        (PORT datac (0.829:0.829:0.829) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.237:0.237:0.237) (0.237:0.237:0.237))
        (PORT datac (0.812:0.812:0.812) (0.812:0.812:0.812))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.23:0.23:0.23) (0.23:0.23:0.23))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datac (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.287:0.287:0.287) (0.287:0.287:0.287))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|sld_buffer_manager_inst\|last_buffer_write_address_sig\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.986:0.986:0.986) (0.986:0.986:0.986))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.968:0.968:0.968) (0.968:0.968:0.968))
        (PORT ena (1.091:1.091:1.091) (1.091:1.091:1.091))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.826:0.826:0.826) (0.826:0.826:0.826))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (0.226:0.226:0.226) (0.226:0.226:0.226))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.228:0.228:0.228) (0.228:0.228:0.228))
        (PORT datac (0.815:0.815:0.815) (0.815:0.815:0.815))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datac (0.819:0.819:0.819) (0.819:0.819:0.819))
        (PORT datad (0.149:0.149:0.149) (0.149:0.149:0.149))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.228:0.228:0.228) (0.228:0.228:0.228))
        (PORT datac (0.827:0.827:0.827) (0.827:0.827:0.827))
        (PORT datad (0.153:0.153:0.153) (0.153:0.153:0.153))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.288:0.288:0.288) (0.288:0.288:0.288))
        (PORT datac (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.239:0.239:0.239) (0.239:0.239:0.239))
        (PORT datac (0.829:0.829:0.829) (0.829:0.829:0.829))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.238:0.238:0.238) (0.238:0.238:0.238))
        (PORT datac (0.825:0.825:0.825) (0.825:0.825:0.825))
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.44:0.44:0.44) (0.44:0.44:0.44))
        (PORT datac (0.827:0.827:0.827) (0.827:0.827:0.827))
        (PORT datad (0.151:0.151:0.151) (0.151:0.151:0.151))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|stp_non_zero_depth_offload_gen\:stp_offload_buff_mgr_inst\|info_data_shift_out\|dffs\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.987:0.987:0.987) (0.987:0.987:0.987))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.969:0.969:0.969) (0.969:0.969:0.969))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.162:0.162:0.162) (0.162:0.162:0.162))
        (PORT datab (0.159:0.159:0.159) (0.159:0.159:0.159))
        (PORT datad (0.533:0.533:0.533) (0.533:0.533:0.533))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datab combout (0.178:0.178:0.178) (0.178:0.178:0.178))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.581:0.581:0.581) (0.581:0.581:0.581))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.154:0.154:0.154) (0.154:0.154:0.154))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (0.998:0.998:0.998) (0.998:0.998:0.998))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.98:0.98:0.98) (0.98:0.98:0.98))
        (PORT ena (0.56:0.56:0.56) (0.56:0.56:0.56))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.809:0.809:0.809) (0.809:0.809:0.809))
        (PORT datab (0.804:0.804:0.804) (0.804:0.804:0.804))
        (PORT datac (0.155:0.155:0.155) (0.155:0.155:0.155))
        (PORT datad (1.181:1.181:1.181) (1.181:1.181:1.181))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.11:0.11:0.11) (0.11:0.11:0.11))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.627:0.627:0.627))
        (PORT datab (0.601:0.601:0.601) (0.601:0.601:0.601))
        (PORT datac (0.439:0.439:0.439) (0.439:0.439:0.439))
        (PORT datad (0.516:0.516:0.516) (0.516:0.516:0.516))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.119:0.119:0.119) (0.119:0.119:0.119))
        (PORT datab (0.602:0.602:0.602) (0.602:0.602:0.602))
        (PORT datad (0.102:0.102:0.102) (0.102:0.102:0.102))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.568:1.568:1.568) (1.568:1.568:1.568))
        (PORT datad (0.704:0.704:0.704) (0.704:0.704:0.704))
        (IOPATH dataa combout (0.187:0.187:0.187) (0.187:0.187:0.187))
        (IOPATH datac combout (0.184:0.184:0.184) (0.184:0.184:0.184))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.386:0.386:0.386) (0.386:0.386:0.386))
        (PORT datab (0.572:0.572:0.572) (0.572:0.572:0.572))
        (PORT datad (0.157:0.157:0.157) (0.157:0.157:0.157))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.672:0.672:0.672) (0.672:0.672:0.672))
        (PORT datad (0.117:0.117:0.117) (0.117:0.117:0.117))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.121:0.121:0.121) (0.121:0.121:0.121))
        (PORT datab (0.111:0.111:0.111) (0.111:0.111:0.111))
        (PORT datac (0.67:0.67:0.67) (0.67:0.67:0.67))
        (PORT datad (0.117:0.117:0.117) (0.117:0.117:0.117))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.337:0.337:0.337))
        (PORT datab (0.106:0.106:0.106) (0.106:0.106:0.106))
        (PORT datac (0.401:0.401:0.401) (0.401:0.401:0.401))
        (PORT datad (0.104:0.104:0.104) (0.104:0.104:0.104))
        (IOPATH dataa combout (0.18:0.18:0.18) (0.18:0.18:0.18))
        (IOPATH datab combout (0.175:0.175:0.175) (0.175:0.175:0.175))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
        (IOPATH datad combout (0.059:0.059:0.059) (0.059:0.059:0.059))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_ff")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.004:1.004:1.004) (1.004:1.004:1.004))
        (PORT datain (0.042:0.042:0.042) (0.042:0.042:0.042))
        (PORT aclr (0.786:0.786:0.786) (0.786:0.786:0.786))
        (PORT ena (0.679:0.679:0.679) (0.679:0.679:0.679))
        (IOPATH (posedge clk) regout (0.141:0.141:0.141) (0.141:0.141:0.141))
        (IOPATH (posedge aclr) regout (0.133:0.133:0.133) (0.133:0.133:0.133))
      )
    )
    (TIMINGCHECK
      (HOLD datain (posedge clk) (0.152:0.152:0.152))
      (HOLD ena (posedge clk) (0.152:0.152:0.152))
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.15:0.15:0.15) (0.15:0.15:0.15))
        (IOPATH datac combout (0.107:0.107:0.107) (0.107:0.107:0.107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.158:0.158:0.158) (0.158:0.158:0.158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_lcell_comb")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.152:0.152:0.152) (0.152:0.152:0.152))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_clk\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (0.85:0.85:0.85) (0.85:0.85:0.85))
        (IOPATH datain padio (1.438:1.438:1.438) (1.438:1.438:1.438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_cs\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1.971:1.971:1.971) (1.971:1.971:1.971))
        (IOPATH datain padio (1.418:1.418:1.418) (1.418:1.418:1.418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE SD_datain\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1.252:1.252:1.252) (1.252:1.252:1.252))
        (IOPATH datain padio (1.398:1.398:1.398) (1.398:1.398:1.398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE DACDAT\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1.804:1.804:1.804) (1.804:1.804:1.804))
        (IOPATH datain padio (1.479:1.479:1.479) (1.479:1.479:1.479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE XCK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (0.299:0.299:0.299) (0.299:0.299:0.299))
        (IOPATH datain padio (1.479:1.479:1.479) (1.479:1.479:1.479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE I2C_SCLK\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (2.351:2.351:2.351) (2.351:2.351:2.351))
        (IOPATH datain padio (1.469:1.469:1.469) (1.469:1.469:1.469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneii_asynch_io")
    (INSTANCE altera_reserved_tdo\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (1.388:1.388:1.388) (1.388:1.388:1.388))
      )
    )
  )
)
