#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001130210 .scope module, "MultiCycleCPU_test" "MultiCycleCPU_test" 2 2;
 .timescale -12 -12;
v00000000011cab60_0 .net "ALU_clk", 0 0, v000000000117d1e0_0;  1 drivers
v00000000011cbc40_0 .net "ALU_in1", 31 0, v00000000011c68c0_0;  1 drivers
v00000000011cb880_0 .net "ALU_in2", 31 0, L_00000000011ca160;  1 drivers
v00000000011caf20_0 .net "ALU_result", 31 0, v000000000117d460_0;  1 drivers
v00000000011ca7a0_0 .var "CLK", 0 0;
v00000000011ca520_0 .net "ID_clk", 0 0, v000000000117d6e0_0;  1 drivers
v00000000011cb420_0 .net "IF_clk", 0 0, v000000000117cb00_0;  1 drivers
v00000000011ca5c0_0 .net "MEM_clk", 0 0, v000000000117c1a0_0;  1 drivers
v00000000011ca980_0 .net "Opcode", 5 0, v000000000117c380_0;  1 drivers
v00000000011cb600_0 .net "PC_out", 31 0, v00000000011c7d60_0;  1 drivers
v00000000011cb6a0_0 .net "WB_clk", 0 0, v000000000117ca60_0;  1 drivers
S_0000000001180c00 .scope module, "cpu32" "MultiCycleCPU" 2 21, 2 48 0, S_0000000001130210;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 6 "Opcode";
    .port_info 2 /OUTPUT 32 "ALU_in1";
    .port_info 3 /OUTPUT 32 "ALU_in2";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 32 "PC_out";
    .port_info 6 /OUTPUT 1 "IF_clk";
    .port_info 7 /OUTPUT 1 "ID_clk";
    .port_info 8 /OUTPUT 1 "ALU_clk";
    .port_info 9 /OUTPUT 1 "MEM_clk";
    .port_info 10 /OUTPUT 1 "WB_clk";
v00000000011c6640_0 .net "ALUSrc", 0 0, v000000000117bd40_0;  1 drivers
v00000000011c72c0_0 .net "ALU_clk", 0 0, v000000000117d1e0_0;  alias, 1 drivers
v00000000011c6a00_0 .net "ALU_in1", 31 0, v00000000011c68c0_0;  alias, 1 drivers
v00000000011c7360_0 .net "ALU_in2", 31 0, L_00000000011ca160;  alias, 1 drivers
v00000000011c6aa0_0 .net "ALU_result", 31 0, v000000000117d460_0;  alias, 1 drivers
v00000000011c7860_0 .net "ALU_temp_data1", 31 0, v00000000011c7ea0_0;  1 drivers
v00000000011c6460_0 .net "ALU_temp_data2", 31 0, L_00000000011cb100;  1 drivers
v00000000011c6500_0 .net "ALUctr", 2 0, v000000000117c100_0;  1 drivers
v00000000011c6b40_0 .net "Branch", 0 0, v000000000117d320_0;  1 drivers
v00000000011c6be0_0 .net "CLK", 0 0, v00000000011ca7a0_0;  1 drivers
v00000000011c6c80_0 .net "Carryout", 0 0, v000000000117c560_0;  1 drivers
v00000000011c6d20_0 .net "DataMem_out", 31 0, v000000000095a9e0_0;  1 drivers
v00000000011c6fa0_0 .net "ExtOp", 0 0, v000000000117d820_0;  1 drivers
v00000000011c6dc0_0 .net "FUNC", 5 0, v000000000117ce20_0;  1 drivers
v00000000011cb920_0 .net "ID_clk", 0 0, v000000000117d6e0_0;  alias, 1 drivers
v00000000011cb240_0 .net "IF_clk", 0 0, v000000000117cb00_0;  alias, 1 drivers
v00000000011ca020_0 .net "Imm26", 25 0, v000000000117c7e0_0;  1 drivers
v00000000011cb4c0_0 .net "Jump", 0 0, v000000000117bca0_0;  1 drivers
v00000000011cb560_0 .net "MEM_clk", 0 0, v000000000117c1a0_0;  alias, 1 drivers
v00000000011cb9c0_0 .net "MemWr", 0 0, v000000000117c240_0;  1 drivers
v00000000011cb380_0 .net "MemorReg", 0 0, v000000000117c2e0_0;  1 drivers
v00000000011caac0_0 .net "Opcode", 5 0, v000000000117c380_0;  alias, 1 drivers
v00000000011cba60_0 .net "Overflow", 0 0, v000000000117bb60_0;  1 drivers
v00000000011ca200_0 .net "PCWre", 0 0, v000000000117d140_0;  1 drivers
v00000000011ca840_0 .net "PC_in", 31 0, v00000000011c7b80_0;  1 drivers
v00000000011cbb00_0 .net "PC_out", 31 0, v00000000011c7d60_0;  alias, 1 drivers
v00000000011ca2a0_0 .net "RD", 4 0, v000000000117d640_0;  1 drivers
v00000000011ca340_0 .net "RS", 4 0, v000000000117cd80_0;  1 drivers
v00000000011ca3e0_0 .net "RT", 4 0, v000000000117c4c0_0;  1 drivers
v00000000011cbba0_0 .net "RegDst", 0 0, v000000000117d280_0;  1 drivers
v00000000011cbec0_0 .net "RegWr", 0 0, v000000000117bde0_0;  1 drivers
v00000000011cade0_0 .net "STATE_out", 2 0, v000000000117cc40_0;  1 drivers
v00000000011cb2e0_0 .net "WB_clk", 0 0, v000000000117ca60_0;  alias, 1 drivers
v00000000011ca480_0 .net "Zero", 0 0, v000000000117bc00_0;  1 drivers
v00000000011ca700_0 .net "data_to_registerfile", 31 0, L_00000000011cbce0;  1 drivers
S_0000000001180d90 .scope module, "IM" "InstructionMem" 2 117, 2 275 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "IF_clk";
    .port_info 2 /OUTPUT 6 "ins_Opcode";
    .port_info 3 /OUTPUT 6 "ins_func";
    .port_info 4 /OUTPUT 5 "ins_rs";
    .port_info 5 /OUTPUT 5 "ins_rt";
    .port_info 6 /OUTPUT 5 "ins_rd";
    .port_info 7 /OUTPUT 26 "ins_imm";
v000000000117c740_0 .net "IF_clk", 0 0, v000000000117cb00_0;  alias, 1 drivers
v000000000117c380_0 .var "ins_Opcode", 5 0;
v000000000117ce20_0 .var "ins_func", 5 0;
v000000000117c7e0_0 .var "ins_imm", 25 0;
v000000000117d640_0 .var "ins_rd", 4 0;
v000000000117cd80_0 .var "ins_rs", 4 0;
v000000000117c4c0_0 .var "ins_rt", 4 0;
v000000000117be80 .array "memory", 0 64, 31 0;
v000000000117cec0_0 .net "pc", 31 0, v00000000011c7d60_0;  alias, 1 drivers
E_00000000011731f0 .event posedge, v000000000117c740_0;
S_0000000001120b90 .scope module, "alu32" "ALU32" 2 197, 2 596 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ALU_clk";
    .port_info 1 /INPUT 3 "ALUctr";
    .port_info 2 /INPUT 32 "in0";
    .port_info 3 /INPUT 32 "in1";
    .port_info 4 /OUTPUT 1 "carryout";
    .port_info 5 /OUTPUT 1 "overflow";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 32 "out";
v000000000117c880_0 .net "ALU_clk", 0 0, v000000000117d1e0_0;  alias, 1 drivers
v000000000117bf20_0 .net "ALUctr", 2 0, v000000000117c100_0;  alias, 1 drivers
v000000000117c560_0 .var "carryout", 0 0;
v000000000117c060_0 .net "in0", 31 0, v00000000011c68c0_0;  alias, 1 drivers
v000000000117c920_0 .net "in1", 31 0, L_00000000011ca160;  alias, 1 drivers
v000000000117d460_0 .var "out", 31 0;
v000000000117bb60_0 .var "overflow", 0 0;
v000000000117bc00_0 .var "zero", 0 0;
E_0000000001173470 .event posedge, v000000000117c880_0;
S_0000000001120d20 .scope module, "alusrc_select" "ALUSrc_select" 2 187, 2 584 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ALUSrc";
    .port_info 1 /INPUT 32 "busB";
    .port_info 2 /INPUT 32 "imm36";
    .port_info 3 /OUTPUT 32 "src_out";
v000000000117cf60_0 .net "ALUSrc", 0 0, v000000000117bd40_0;  alias, 1 drivers
v000000000117c6a0_0 .net "busB", 31 0, v00000000011c7ea0_0;  alias, 1 drivers
v000000000117ba20_0 .net "imm36", 31 0, L_00000000011cb100;  alias, 1 drivers
v000000000117d780_0 .net "src_out", 31 0, L_00000000011ca160;  alias, 1 drivers
L_00000000011ca160 .functor MUXZ 32, v00000000011c7ea0_0, L_00000000011cb100, v000000000117bd40_0, C4<>;
S_0000000001123760 .scope module, "controlunit" "ControlUnit" 2 134, 2 315 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 6 "Opcode";
    .port_info 2 /INPUT 6 "func";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "Jump";
    .port_info 5 /OUTPUT 1 "RegDst";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 3 "ALUctr";
    .port_info 8 /OUTPUT 1 "MemorReg";
    .port_info 9 /OUTPUT 1 "RegWr";
    .port_info 10 /OUTPUT 1 "MemWr";
    .port_info 11 /OUTPUT 1 "ExtOp";
    .port_info 12 /OUTPUT 1 "PCWre";
    .port_info 13 /OUTPUT 1 "IF_clk";
    .port_info 14 /OUTPUT 1 "ID_clk";
    .port_info 15 /OUTPUT 1 "ALU_clk";
    .port_info 16 /OUTPUT 1 "MEM_clk";
    .port_info 17 /OUTPUT 1 "WB_clk";
    .port_info 18 /OUTPUT 3 "state_out";
P_0000000000956c60 .param/l "EXE1" 0 2 344, C4<110>;
P_0000000000956c98 .param/l "EXE2" 0 2 345, C4<101>;
P_0000000000956cd0 .param/l "EXE3" 0 2 346, C4<010>;
P_0000000000956d08 .param/l "ID" 0 2 343, C4<001>;
P_0000000000956d40 .param/l "IF" 0 2 342, C4<000>;
P_0000000000956d78 .param/l "MEM" 0 2 347, C4<011>;
P_0000000000956db0 .param/l "R_type" 0 2 350, C4<000000>;
P_0000000000956de8 .param/l "WB1" 0 2 348, C4<111>;
P_0000000000956e20 .param/l "WB2" 0 2 349, C4<100>;
P_0000000000956e58 .param/l "addiu" 0 2 352, C4<001001>;
P_0000000000956e90 .param/l "beq" 0 2 355, C4<000100>;
P_0000000000956ec8 .param/l "jump" 0 2 356, C4<000010>;
P_0000000000956f00 .param/l "lw" 0 2 353, C4<100011>;
P_0000000000956f38 .param/l "ori" 0 2 351, C4<001101>;
P_0000000000956f70 .param/l "sw" 0 2 354, C4<101011>;
v000000000117bd40_0 .var "ALUSrc", 0 0;
v000000000117d1e0_0 .var "ALU_clk", 0 0;
v000000000117c100_0 .var "ALUctr", 2 0;
v000000000117d320_0 .var "Branch", 0 0;
v000000000117d820_0 .var "ExtOp", 0 0;
v000000000117d6e0_0 .var "ID_clk", 0 0;
v000000000117cb00_0 .var "IF_clk", 0 0;
v000000000117bca0_0 .var "Jump", 0 0;
v000000000117c1a0_0 .var "MEM_clk", 0 0;
v000000000117c240_0 .var "MemWr", 0 0;
v000000000117c2e0_0 .var "MemorReg", 0 0;
v000000000117d0a0_0 .net "Opcode", 5 0, v000000000117c380_0;  alias, 1 drivers
v000000000117d140_0 .var "PCWre", 0 0;
v000000000117d280_0 .var "RegDst", 0 0;
v000000000117bde0_0 .var "RegWr", 0 0;
v000000000117ca60_0 .var "WB_clk", 0 0;
v000000000117cba0_0 .net "clk", 0 0, v00000000011ca7a0_0;  alias, 1 drivers
v000000000117c420_0 .net "func", 5 0, v000000000117ce20_0;  alias, 1 drivers
v000000000117cce0_0 .var "next_state", 2 0;
v000000000117d3c0_0 .var "state", 2 0;
v000000000117cc40_0 .var "state_out", 2 0;
E_0000000001174db0 .event edge, v000000000117d3c0_0;
E_00000000011747f0 .event edge, v000000000117cce0_0;
E_0000000001174e30 .event posedge, v000000000117cba0_0;
S_00000000011238f0 .scope module, "data_select" "Data_select" 2 225, 2 752 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "MemorReg";
    .port_info 1 /INPUT 32 "ALU_out";
    .port_info 2 /INPUT 32 "DataMem_out";
    .port_info 3 /OUTPUT 32 "Data_out";
v000000000117c600_0 .net "ALU_out", 31 0, v000000000117d460_0;  alias, 1 drivers
v000000000117c9c0_0 .net "DataMem_out", 31 0, v000000000095a9e0_0;  alias, 1 drivers
v000000000117d5a0_0 .net "Data_out", 31 0, L_00000000011cbce0;  alias, 1 drivers
v000000000117b980_0 .net "MemorReg", 0 0, v000000000117c2e0_0;  alias, 1 drivers
L_00000000011cbce0 .functor MUXZ 32, v000000000117d460_0, v000000000095a9e0_0, v000000000117c2e0_0, C4<>;
S_000000000095d420 .scope module, "datamem" "DataMem" 2 213, 2 724 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "MEM_clk";
    .port_info 1 /INPUT 1 "WrEn";
    .port_info 2 /INPUT 32 "Adr";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /OUTPUT 32 "DataOut";
v000000000117bac0_0 .net "Adr", 31 0, v000000000117d460_0;  alias, 1 drivers
v000000000095a300_0 .net "DataIn", 31 0, v00000000011c7ea0_0;  alias, 1 drivers
v000000000095a9e0_0 .var "DataOut", 31 0;
v00000000011c7cc0_0 .net "MEM_clk", 0 0, v000000000117c1a0_0;  alias, 1 drivers
v00000000011c70e0_0 .net "WrEn", 0 0, v000000000117c240_0;  alias, 1 drivers
v00000000011c60a0_0 .var/i "i", 31 0;
v00000000011c6140 .array "memory", 31 0, 31 0;
E_00000000011753f0 .event posedge, v000000000117c1a0_0;
S_000000000095d5b0 .scope module, "extender" "Extender" 2 178, 2 566 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "ExtOp";
    .port_info 1 /INPUT 26 "ex_imm";
    .port_info 2 /OUTPUT 32 "ex_out";
v00000000011c6f00_0 .net "ExtOp", 0 0, v000000000117d820_0;  alias, 1 drivers
v00000000011c6780_0 .net *"_s1", 0 0, L_00000000011cafc0;  1 drivers
v00000000011c63c0_0 .net *"_s11", 15 0, L_00000000011cae80;  1 drivers
v00000000011c61e0_0 .net *"_s12", 31 0, L_00000000011cb740;  1 drivers
v00000000011c6280_0 .net *"_s2", 15 0, L_00000000011cb060;  1 drivers
v00000000011c6000_0 .net *"_s5", 15 0, L_00000000011ca0c0;  1 drivers
v00000000011c7040_0 .net *"_s6", 31 0, L_00000000011cb7e0;  1 drivers
L_0000000001522828 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011c74a0_0 .net/2u *"_s8", 15 0, L_0000000001522828;  1 drivers
v00000000011c7220_0 .net "ex_imm", 25 0, v000000000117c7e0_0;  alias, 1 drivers
v00000000011c6960_0 .net "ex_out", 31 0, L_00000000011cb100;  alias, 1 drivers
L_00000000011cafc0 .part v000000000117c7e0_0, 15, 1;
LS_00000000011cb060_0_0 .concat [ 1 1 1 1], L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0;
LS_00000000011cb060_0_4 .concat [ 1 1 1 1], L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0;
LS_00000000011cb060_0_8 .concat [ 1 1 1 1], L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0;
LS_00000000011cb060_0_12 .concat [ 1 1 1 1], L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0, L_00000000011cafc0;
L_00000000011cb060 .concat [ 4 4 4 4], LS_00000000011cb060_0_0, LS_00000000011cb060_0_4, LS_00000000011cb060_0_8, LS_00000000011cb060_0_12;
L_00000000011ca0c0 .part v000000000117c7e0_0, 0, 16;
L_00000000011cb7e0 .concat [ 16 16 0 0], L_00000000011ca0c0, L_00000000011cb060;
L_00000000011cae80 .part v000000000117c7e0_0, 0, 16;
L_00000000011cb740 .concat [ 16 16 0 0], L_00000000011cae80, L_0000000001522828;
L_00000000011cb100 .functor MUXZ 32, L_00000000011cb740, L_00000000011cb7e0, v000000000117d820_0, C4<>;
S_0000000001124ef0 .scope module, "pc_in_out" "PC_in_out" 2 107, 2 261 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_in";
    .port_info 2 /OUTPUT 32 "pc_out";
v00000000011c7ae0_0 .net "clk", 0 0, v00000000011ca7a0_0;  alias, 1 drivers
v00000000011c7400_0 .net "pc_in", 31 0, v00000000011c7d60_0;  alias, 1 drivers
v00000000011c7b80_0 .var "pc_out", 31 0;
S_0000000001125080 .scope module, "pcctr" "PCctr" 2 92, 2 235 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "PCWre";
    .port_info 1 /INPUT 1 "Branch";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 26 "imm";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /OUTPUT 32 "pc_out";
v00000000011c77c0_0 .net "Branch", 0 0, v000000000117d320_0;  alias, 1 drivers
v00000000011c75e0_0 .net "Jump", 0 0, v000000000117bca0_0;  alias, 1 drivers
v00000000011c7540_0 .net "PCWre", 0 0, v000000000117d140_0;  alias, 1 drivers
v00000000011c7900_0 .net "Zero", 0 0, v000000000117bc00_0;  alias, 1 drivers
v00000000011c7c20_0 .net "imm", 25 0, v000000000117c7e0_0;  alias, 1 drivers
v00000000011c6320_0 .net "pc_in", 31 0, v00000000011c7b80_0;  alias, 1 drivers
v00000000011c7d60_0 .var "pc_out", 31 0;
E_0000000001174bb0 .event edge, v000000000117d140_0, v000000000117bc00_0, v000000000117d320_0, v000000000117bca0_0;
S_000000000114ab30 .scope module, "registerfile" "RegisterFile" 2 160, 2 514 0, S_0000000001180c00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "WB_clk";
    .port_info 1 /INPUT 1 "RegWr";
    .port_info 2 /INPUT 1 "Overflow";
    .port_info 3 /INPUT 1 "RegDst";
    .port_info 4 /INPUT 5 "Ra";
    .port_info 5 /INPUT 5 "Rb";
    .port_info 6 /INPUT 5 "Rc";
    .port_info 7 /INPUT 32 "busW";
    .port_info 8 /OUTPUT 32 "busA";
    .port_info 9 /OUTPUT 32 "busB";
v00000000011c65a0_0 .net "Overflow", 0 0, v000000000117bb60_0;  alias, 1 drivers
v00000000011c7180_0 .net "Ra", 4 0, v000000000117cd80_0;  alias, 1 drivers
v00000000011c6e60_0 .net "Rb", 4 0, v000000000117c4c0_0;  alias, 1 drivers
v00000000011c79a0_0 .net "Rc", 4 0, v000000000117d640_0;  alias, 1 drivers
v00000000011c7680_0 .net "RegDst", 0 0, v000000000117d280_0;  alias, 1 drivers
v00000000011c66e0 .array "RegMem", 0 31, 31 0;
v00000000011c6820_0 .net "RegWr", 0 0, v000000000117bde0_0;  alias, 1 drivers
v00000000011c7e00_0 .net "WB_clk", 0 0, v000000000117ca60_0;  alias, 1 drivers
v00000000011c68c0_0 .var "busA", 31 0;
v00000000011c7ea0_0 .var "busB", 31 0;
v00000000011c7a40_0 .net "busW", 31 0, L_00000000011cbce0;  alias, 1 drivers
v00000000011c7720_0 .var/i "i", 31 0;
E_00000000011749f0/0 .event edge, v000000000117bde0_0;
E_00000000011749f0/1 .event posedge, v000000000117ca60_0;
E_00000000011749f0 .event/or E_00000000011749f0/0, E_00000000011749f0/1;
E_0000000001174ef0 .event edge, v000000000117c4c0_0, v000000000117cd80_0;
    .scope S_0000000001125080;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c7d60_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000000001125080;
T_1 ;
    %wait E_0000000001174bb0;
    %load/vec4 v00000000011c75e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000000011c6320_0;
    %parti/s 4, 28, 6;
    %load/vec4 v00000000011c7c20_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %store/vec4 v00000000011c7d60_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000011c77c0_0;
    %load/vec4 v00000000011c7900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000011c6320_0;
    %load/vec4 v00000000011c7c20_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v00000000011c7c20_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %add;
    %store/vec4 v00000000011c7d60_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000011c75e0_0;
    %nor/r;
    %load/vec4 v00000000011c7540_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000011c6320_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000011c7d60_0, 0, 32;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001124ef0;
T_2 ;
    %wait E_0000000001174e30;
    %load/vec4 v00000000011c7400_0;
    %assign/vec4 v00000000011c7b80_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001180d90;
T_3 ;
    %pushi/vec4 14815264, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 4661283, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 69675, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 878979009, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 2896560135, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 2359754759, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 14817312, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 270663681, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %pushi/vec4 134217791, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000000000117be80, 4, 0;
    %end;
    .thread T_3;
    .scope S_0000000001180d90;
T_4 ;
    %wait E_00000000011731f0;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 6, 26, 6;
    %store/vec4 v000000000117c380_0, 0, 6;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 6, 0, 2;
    %store/vec4 v000000000117ce20_0, 0, 6;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 5, 21, 6;
    %store/vec4 v000000000117cd80_0, 0, 5;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 5, 16, 6;
    %store/vec4 v000000000117c4c0_0, 0, 5;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 5, 11, 5;
    %store/vec4 v000000000117d640_0, 0, 5;
    %load/vec4 v000000000117cec0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v000000000117be80, 4;
    %parti/s 26, 0, 2;
    %store/vec4 v000000000117c7e0_0, 0, 26;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001123760;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bd40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000117c100_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d140_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000117d3c0_0, 0, 3;
    %load/vec4 v000000000117d3c0_0;
    %store/vec4 v000000000117cc40_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0000000001123760;
T_6 ;
    %wait E_0000000001174e30;
    %load/vec4 v000000000117cce0_0;
    %assign/vec4 v000000000117d3c0_0, 0;
    %load/vec4 v000000000117d3c0_0;
    %store/vec4 v000000000117cc40_0, 0, 3;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001123760;
T_7 ;
    %wait E_0000000001174db0;
    %load/vec4 v000000000117d3c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000117cce0_0, 0, 3;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
T_7.15 ;
T_7.13 ;
T_7.11 ;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000117cce0_0, 0, 3;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000117cce0_0, 0, 3;
T_7.17 ;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000117cce0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000001123760;
T_8 ;
    %wait E_00000000011747f0;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117cb00_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117cb00_0, 0, 1;
T_8.1 ;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117d6e0_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d6e0_0, 0, 1;
T_8.3 ;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 6, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117d1e0_0, 0, 1;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117d1e0_0, 0, 1;
T_8.5 ;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117c1a0_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c1a0_0, 0, 1;
T_8.7 ;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v000000000117cce0_0;
    %cmpi/e 4, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000117ca60_0, 0, 1;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117ca60_0, 0, 1;
T_8.9 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000001123760;
T_9 ;
    %wait E_0000000001174db0;
    %load/vec4 v000000000117d3c0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117d0a0_0;
    %pushi/vec4 2, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117d140_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117d140_0, 0;
T_9.1 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117d320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117bca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117d280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117bd40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117c2e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117bde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117c240_0, 0;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 1, 2;
    %and;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 3, 3;
    %inv;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 2, 3;
    %inv;
    %and;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 2, 3;
    %inv;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v000000000117c420_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %or;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 4, 0, 6;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117d320_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117d320_0, 0;
T_9.5 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117bca0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117bca0_0, 0;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117d280_0, 0;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117bd40_0, 0;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117bd40_0, 0;
T_9.9 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117c2e0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117c2e0_0, 0;
T_9.11 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 13, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117bde0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117bde0_0, 0;
T_9.13 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117c240_0, 0;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117c240_0, 0;
T_9.15 ;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v000000000117d0a0_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_9.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000117d820_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000117d820_0, 0;
T_9.17 ;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 3, 3;
    %inv;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 0, 2;
    %inv;
    %and;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 5, 4;
    %inv;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 4, 4;
    %inv;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 3, 3;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 2, 3;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %load/vec4 v000000000117d0a0_0;
    %parti/s 1, 0, 2;
    %and;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000000000117c100_0, 4, 5;
T_9.3 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000114ab30;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c7720_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000000011c7720_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v00000000011c7720_0;
    %ix/getv/s 3, v00000000011c7720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c66e0, 0, 4;
    %load/vec4 v00000000011c7720_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011c7720_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_000000000114ab30;
T_11 ;
    %wait E_0000000001174ef0;
    %load/vec4 v00000000011c7180_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011c66e0, 4;
    %store/vec4 v00000000011c68c0_0, 0, 32;
    %load/vec4 v00000000011c6e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000011c66e0, 4;
    %store/vec4 v00000000011c7ea0_0, 0, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000114ab30;
T_12 ;
    %wait E_00000000011749f0;
    %load/vec4 v00000000011c6820_0;
    %load/vec4 v00000000011c65a0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000011c7680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000000011c7a40_0;
    %load/vec4 v00000000011c79a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c66e0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v00000000011c7a40_0;
    %load/vec4 v00000000011c6e60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c66e0, 0, 4;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000001120b90;
T_13 ;
    %wait E_0000000001173470;
    %load/vec4 v000000000117bf20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.7;
T_13.0 ;
    %load/vec4 v000000000117c060_0;
    %pad/u 33;
    %load/vec4 v000000000117c920_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000117d460_0, 0, 32;
    %store/vec4 v000000000117c560_0, 0, 1;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %jmp T_13.7;
T_13.1 ;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %add;
    %store/vec4 v000000000117d460_0, 0, 32;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000117c920_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117d460_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %pad/s 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.13, 8;
T_13.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.13, 8;
 ; End of false expr.
    %blend;
T_13.13;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c560_0, 0, 1;
    %jmp T_13.7;
T_13.2 ;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %or;
    %store/vec4 v000000000117d460_0, 0, 32;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.15, 8;
T_13.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.15, 8;
 ; End of false expr.
    %blend;
T_13.15;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %jmp T_13.7;
T_13.3 ;
    %load/vec4 v000000000117c060_0;
    %pad/u 33;
    %load/vec4 v000000000117c920_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000117d460_0, 0, 32;
    %store/vec4 v000000000117c560_0, 0, 1;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.16, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.17, 8;
T_13.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.17, 8;
 ; End of false expr.
    %blend;
T_13.17;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %sub;
    %store/vec4 v000000000117d460_0, 0, 32;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117c920_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000117d460_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117c920_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v000000000117d460_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.18, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.19, 9;
T_13.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.19, 9;
 ; End of false expr.
    %blend;
T_13.19;
    %pad/s 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_13.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.21, 8;
T_13.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.21, 8;
 ; End of false expr.
    %blend;
T_13.21;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c560_0, 0, 1;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.22, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.23, 8;
T_13.22 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.23, 8;
 ; End of false expr.
    %blend;
T_13.23;
    %store/vec4 v000000000117d460_0, 0, 32;
    %load/vec4 v000000000117d460_0;
    %pad/u 1;
    %store/vec4 v000000000117c560_0, 0, 1;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.25, 8;
T_13.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.25, 8;
 ; End of false expr.
    %blend;
T_13.25;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117c920_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.26, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000117d460_0, 0, 32;
    %jmp T_13.27;
T_13.26 ;
    %load/vec4 v000000000117c060_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000117c920_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.28, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000117d460_0, 0, 32;
    %jmp T_13.29;
T_13.28 ;
    %load/vec4 v000000000117c060_0;
    %load/vec4 v000000000117c920_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_13.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.31, 8;
T_13.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.31, 8;
 ; End of false expr.
    %blend;
T_13.31;
    %store/vec4 v000000000117d460_0, 0, 32;
T_13.29 ;
T_13.27 ;
    %load/vec4 v000000000117d460_0;
    %pad/u 1;
    %store/vec4 v000000000117bb60_0, 0, 1;
    %load/vec4 v000000000117d460_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.32, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.33, 8;
T_13.32 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.33, 8;
 ; End of false expr.
    %blend;
T_13.33;
    %pad/s 1;
    %store/vec4 v000000000117bc00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000117c560_0, 0, 1;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000000000095d420;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000011c60a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v00000000011c60a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000011c60a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000011c6140, 0, 4;
    %load/vec4 v00000000011c60a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000011c60a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_000000000095d420;
T_15 ;
    %wait E_00000000011753f0;
    %load/vec4 v00000000011c70e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %ix/getv 4, v000000000117bac0_0;
    %load/vec4a v00000000011c6140, 4;
    %store/vec4 v000000000095a9e0_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000000000095a300_0;
    %ix/getv 4, v000000000117bac0_0;
    %store/vec4a v00000000011c6140, 4, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000001130210;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011ca7a0_0, 0, 1;
    %vpi_call 2 38 "$dumpfile", "cpu.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars" {0 0 0};
    %end;
    .thread T_16;
    .scope S_0000000001130210;
T_17 ;
    %delay 2, 0;
    %load/vec4 v00000000011ca7a0_0;
    %inv;
    %store/vec4 v00000000011ca7a0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000001130210;
T_18 ;
    %delay 500, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "testcpu.v";
