<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPUInstrInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUInstrInfo.h - AMDGPU Instruction Information ------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Contains the definition of a TargetInstrInfo class that is common</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// to all AMD GPUs.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_AMDGPUINSTRINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_AMDGPUINSTRINFO_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/Target/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   23</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#a2433e9e503264e8ca019761dad9d06d1">   24</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_INSTRINFO_ENUM</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#aea9e30f7aad9c99b0cb0f63d5a0ceebd">   25</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_INSTRINFO_OPERAND_ENUM</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AMDGPUGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">   28</a></span>&#160;<span class="preprocessor">#define OPCODE_IS_ZERO_INT AMDGPU::PRED_SETE_INT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">   29</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPCODE_IS_NOT_ZERO_INT AMDGPU::PRED_SETNE_INT</span></div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">   30</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPCODE_IS_ZERO AMDGPU::PRED_SETE</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">   31</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define OPCODE_IS_NOT_ZERO AMDGPU::PRED_SETNE</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>AMDGPUSubtarget;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">class </span>MachineInstrBuilder;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html">   40</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a> {</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> RI;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">   45</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">ST</a>;</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">AMDGPUInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> &amp;<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">getRegisterInfo</a>() <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                     <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">hasLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                            <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">isStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">isStoreFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                      <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">hasStoreFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *&amp;MMO,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                             <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">convertToThreeAddress</a>(<a class="code" href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> &amp;MBBI,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                        <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                           <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                            <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *TRI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">protected</span>:</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                      <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">foldMemoryOperandImpl</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops,</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LoadMI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// \returns the smallest register index that will be accessed by an indirect</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// \returns the largest register index that will be accessed by an indirect</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">canFoldMemoryOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;unsigned&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">unfoldMemoryOperand</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                           <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;NewNodes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                               <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                               <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">enableClusterLoads</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">shouldScheduleLoadsNear</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                               int64_t Offset1, int64_t Offset2,</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                               <span class="keywordtype">unsigned</span> NumLoads) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="comment">// Helper functions that check the opcode for status information</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">isRegisterStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">isRegisterLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// \brief Return a target-specific opcode if Opcode is a pseudo instruction.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// Return -1 if the target-specific opcode for the pseudo instruction does</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// not exist. If Opcode is not a pseudo instruction, this is identity.</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">pseudoToMCOpcode</a>(<span class="keywordtype">int</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">//===---------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">// Pure virtual funtions to be implemented by sub-classes.</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">//===---------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">isMov</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// \brief Calculate the &quot;Indirect Address&quot; for the given \p RegIndex and</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  ///        \p Channel</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">  /// We model indirect addressing using a virtual address space that can be</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">  /// accesed with loads and stores.  The &quot;Indirect Address&quot; is the memory</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">  /// address in this virtual address space that maps to the given \p RegIndex</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// and \p Channel.</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// \returns The register class to be used for loading and storing values</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// from an &quot;Indirect Address&quot; .</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">getIndirectAddrRegClass</a>() <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// \brief Build instruction(s) for an indirect register write.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">  /// \returns The instruction that performs the indirect register write</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">buildIndirectWrite</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                                    <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a>,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                    <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  /// \brief Build instruction(s) for an indirect register read.</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// \returns The instruction that performs the indirect register read</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">buildIndirectRead</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                    <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">Address</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                    <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// \brief Build a MOV instruction.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;                                      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                      <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const</span> = 0;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  /// \brief Given a MIMG \p Opcode that writes all 4 channels, return the</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  /// equivalent opcode that writes \p Channels Channels.</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">getMaskedMIMGOp</a>(uint16_t Opcode, <span class="keywordtype">unsigned</span> Channels) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;};</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keyword">namespace </span>AMDGPU {</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  int16_t <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">getNamedOperandIdx</a>(uint16_t Opcode, uint16_t NamedIndex);</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}  <span class="comment">// End namespace AMDGPU</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#a7f43da6e9d1904877c1eca85afb79510">  196</a></span>&#160;<span class="preprocessor">#define AMDGPU_FLAG_REGISTER_LOAD  (UINT64_C(1) &lt;&lt; 63)</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="AMDGPUInstrInfo_8h.html#a17438b3efcbd57fc9a51b0457be9a9ae">  197</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define AMDGPU_FLAG_REGISTER_STORE (UINT64_C(1) &lt;&lt; 62)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a771052863e62bcef0be2aeac85173006"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a771052863e62bcef0be2aeac85173006">llvm::AMDGPUInstrInfo::getMaskedMIMGOp</a></div><div class="ttdeci">int getMaskedMIMGOp(uint16_t Opcode, unsigned Channels) const </div><div class="ttdoc">Given a MIMG Opcode that writes all 4 channels, return the equivalent opcode that writes Channels Cha...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00330">AMDGPUInstrInfo.cpp:330</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a06e4c55f861b4260efe0340e40475576"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a06e4c55f861b4260efe0340e40475576">llvm::AMDGPUInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00040">AMDGPUInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_1_1syntax_html_a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e"><div class="ttname"><a href="namespacellvm_1_1dwarf_1_1syntax.html#a7788e144dd89aaab00ea4db58a110b06ad5a9b3d190d1617159614662e286df4e">llvm::dwarf::syntax::Address</a></div><div class="ttdef"><b>Definition:</b> <a href="SyntaxHighlighting_8h_source.html#l00020">SyntaxHighlighting.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6e1c32a98a30ffc543c1400299f6c721"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6e1c32a98a30ffc543c1400299f6c721">llvm::AMDGPUInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isLoadFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00053">AMDGPUInstrInfo.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_af64e9283a1a8c4e0bd6d4667a6d6022b"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#af64e9283a1a8c4e0bd6d4667a6d6022b">llvm::AMDGPUInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00216">AMDGPUInstrInfo.cpp:216</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_abe926cc13402d9340ebbb5854497e704"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#abe926cc13402d9340ebbb5854497e704">llvm::AMDGPUInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops, int FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00157">AMDGPUInstrInfo.cpp:157</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8e9d09d6940701c1245397a7ec28c2bc"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8e9d09d6940701c1245397a7ec28c2bc">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00033">AMDGPUInstrInfo.cpp:33</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8ee1c40e3baa101a2f61328998ee8306"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8ee1c40e3baa101a2f61328998ee8306">llvm::AMDGPUInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00101">AMDGPUInstrInfo.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a1988e9e6385aa2257c9d1408f18d3190"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a1988e9e6385aa2257c9d1408f18d3190">llvm::AMDGPUInstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00251">AMDGPUInstrInfo.cpp:251</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a414227bd606c05e0afbdff99c7075408"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a414227bd606c05e0afbdff99c7075408">llvm::AMDGPUInstrInfo::hasStoreFromStackSlot</a></div><div class="ttdeci">bool hasStoreFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00075">AMDGPUInstrInfo.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a32a2cafbf119f5f8b0cabc97854ef547"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a32a2cafbf119f5f8b0cabc97854ef547">llvm::AMDGPUInstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00229">AMDGPUInstrInfo.cpp:229</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2e6b4d11c9c327f04d503137853ae1da"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a2e6b4d11c9c327f04d503137853ae1da">llvm::AMDGPUInstrInfo::pseudoToMCOpcode</a></div><div class="ttdeci">int pseudoToMCOpcode(int Opcode) const </div><div class="ttdoc">Return a target-specific opcode if Opcode is a pseudo instruction. Return -1 if the target-specific o...</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00365">AMDGPUInstrInfo.cpp:365</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00091">MachineMemOperand.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a2f5ef31b17eb7e505fcaeb3a3cf45ac8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a2f5ef31b17eb7e505fcaeb3a3cf45ac8">llvm::AMDGPUInstrInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00045">AMDGPUInstrInfo.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a6185ff6912b2e3faa82fc0c3cdf5193f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a6185ff6912b2e3faa82fc0c3cdf5193f">llvm::AMDGPUInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00239">AMDGPUInstrInfo.cpp:239</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a76592c8eef5f3496cfdc43368880371f"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a76592c8eef5f3496cfdc43368880371f">llvm::AMDGPUInstrInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const AMDGPURegisterInfo &amp; getRegisterInfo() const =0</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00036">AMDGPUInstrInfo.cpp:36</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_af714cbefd746aecf9d0ec8430c6551d8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#af714cbefd746aecf9d0ec8430c6551d8">llvm::AMDGPUInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00195">AMDGPUInstrInfo.cpp:195</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a50f936d6577533f4e779b4c3a3d41026"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a50f936d6577533f4e779b4c3a3d41026">llvm::AMDGPUInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00047">AMDGPUInstrInfo.cpp:47</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a3344db365fa06517c4ab566b17067307"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a3344db365fa06517c4ab566b17067307">llvm::AMDGPUInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00234">AMDGPUInstrInfo.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ac7786ac55ca5783c5be2120df402861c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ac7786ac55ca5783c5be2120df402861c">llvm::AMDGPUInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineBasicBlock::iterator &amp;MBBI, LiveVariables *LV) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00083">AMDGPUInstrInfo.cpp:83</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad568e7cafe11152d84bc91da24e1fa20"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad568e7cafe11152d84bc91da24e1fa20">llvm::AMDGPUInstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const =0</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad1b3d39274708e136795255edd05e14c"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad1b3d39274708e136795255edd05e14c">llvm::AMDGPUInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00263">AMDGPUInstrInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a512b0ea372fdcec9afe4a47f376b63ce"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a512b0ea372fdcec9afe4a47f376b63ce">llvm::AMDGPUInstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register write. </div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a454ba2c0d486f4e024a61ae85dc8cc92"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a454ba2c0d486f4e024a61ae85dc8cc92">llvm::AMDGPUInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">bool hasLoadFromStackSlot(const MachineInstr *MI, const MachineMemOperand *&amp;MMO, int &amp;FrameIndex) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00059">AMDGPUInstrInfo.cpp:59</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad79cd3ceb75195eaa8575901993057b2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad79cd3ceb75195eaa8575901993057b2">llvm::AMDGPUInstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00272">AMDGPUInstrInfo.cpp:272</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a12b02ad94e9207b7ab5f4b31f97677f2"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a12b02ad94e9207b7ab5f4b31f97677f2">llvm::AMDGPUInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00109">AMDGPUInstrInfo.cpp:109</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a7feb4a5ded1ea5b4f75d1a215b505906"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a7feb4a5ded1ea5b4f75d1a215b505906">llvm::AMDGPUInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00257">AMDGPUInstrInfo.cpp:257</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a63068a53aafda931c37ee51d51f81d41"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a63068a53aafda931c37ee51d51f81d41">llvm::AMDGPUInstrInfo::enableClusterLoads</a></div><div class="ttdeci">bool enableClusterLoads() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00202">AMDGPUInstrInfo.cpp:202</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a92318009134773a0f9e5a348f4175680"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a92318009134773a0f9e5a348f4175680">llvm::AMDGPUInstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const =0</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a4dd3274adf847c8498e68477749de20d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a4dd3274adf847c8498e68477749de20d">llvm::AMDGPUInstrInfo::buildMovInstr</a></div><div class="ttdeci">virtual MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const =0</div><div class="ttdoc">Build a MOV instruction. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aba9527d7f73ada64d93a1538f85515e7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aba9527d7f73ada64d93a1538f85515e7">llvm::AMDGPUInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00091">AMDGPUInstrInfo.cpp:91</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aec5f558727a6736f97d01a260bfe5071"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aec5f558727a6736f97d01a260bfe5071">llvm::AMDGPUInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr *MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00179">AMDGPUInstrInfo.cpp:179</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00223">TargetRegisterInfo.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ad07122fc4a7c80c85acfb78381944c48"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ad07122fc4a7c80c85acfb78381944c48">llvm::AMDGPUInstrInfo::isStoreFromStackSlot</a></div><div class="ttdeci">unsigned isStoreFromStackSlot(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00065">AMDGPUInstrInfo.cpp:65</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a462449198eb0df562f219f841d29555e"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a462449198eb0df562f219f841d29555e">llvm::AMDGPUInstrInfo::canFoldMemoryOperand</a></div><div class="ttdeci">bool canFoldMemoryOperand(const MachineInstr *MI, const SmallVectorImpl&lt; unsigned &gt; &amp;Ops) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00173">AMDGPUInstrInfo.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ae80e25b498543ac8e3ba829b2c3f39a3"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ae80e25b498543ac8e3ba829b2c3f39a3">llvm::AMDGPUInstrInfo::isStoreFromStackSlotPostFE</a></div><div class="ttdeci">unsigned isStoreFromStackSlotPostFE(const MachineInstr *MI, int &amp;FrameIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00070">AMDGPUInstrInfo.cpp:70</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00062">ISDOpcodes.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00040">AMDGPUInstrInfo.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00311">AMDGPUInstrInfo.cpp:311</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a5b692e8b0d9c8ba1c6360eac7b7498f8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a5b692e8b0d9c8ba1c6360eac7b7498f8">llvm::AMDGPUInstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00268">AMDGPUInstrInfo.cpp:268</a></div></div>
<div class="ttc" id="classAMDGPUGenInstrInfo_html"><div class="ttname"><a href="classAMDGPUGenInstrInfo.html">AMDGPUGenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a080afba11295993b7edf9ac0df9fdd72"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a080afba11295993b7edf9ac0df9fdd72">llvm::AMDGPUInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00244">AMDGPUInstrInfo.cpp:244</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00276">AMDGPUInstrInfo.cpp:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a340712de3e78fec11c338735cab17df7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a340712de3e78fec11c338735cab17df7">llvm::MachineFunction::iterator</a></div><div class="ttdeci">BasicBlockListType::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00314">MachineFunction.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_ac206a9e05497ffaa6378d1a152953ab7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#ac206a9e05497ffaa6378d1a152953ab7">llvm::AMDGPUInstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const =0</div><div class="ttdoc">Build instruction(s) for an indirect register read. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a3d112b13793e75de470d7aed30ac5e60"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a3d112b13793e75de470d7aed30ac5e60">llvm::AMDGPUInstrInfo::isMov</a></div><div class="ttdeci">virtual bool isMov(unsigned opcode) const =0</div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:23 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
