-- generated by newgenasym Thu Nov 11 14:09:20 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity \6pin\ is
    port (    
	PIN1:      INOUT  STD_LOGIC;    
	PIN2:      INOUT  STD_LOGIC;    
	PIN3:      INOUT  STD_LOGIC;    
	PIN4:      INOUT  STD_LOGIC;    
	PIN5:      INOUT  STD_LOGIC;    
	PIN6:      INOUT  STD_LOGIC);
end \6pin\;
