// Seed: 977353737
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_7 & id_4;
  assign id_1 = 1;
  id_9(
      1'b0, 1 == id_2, id_3
  );
  wire id_10, id_11, id_12, id_13;
  assign id_6 = id_10;
  wire id_14;
  id_15(
      id_8, id_8
  );
  assign id_10 = id_13;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input uwire id_3,
    input supply0 id_4,
    input wire id_5,
    input wand id_6,
    output supply0 id_7,
    output wire id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_13, id_14;
  module_0(
      id_13, id_13, id_13, id_13, id_14, id_14, id_14, id_14
  );
endmodule
