INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'fifo16x96'...
WARNING:sim - A core named 'fifo16x96' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'fifo16x96'...
Delivering associated files for 'fifo16x96'...
Delivering EJava files for 'fifo16x96'...
Generating implementation netlist for 'fifo16x96'...
INFO:sim - Pre-processing HDL files for 'fifo16x96'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'fifo16x96'
Running ngcbuild...
Writing VHO instantiation template for 'fifo16x96'...
Writing VHDL instantiation wrapper for 'fifo16x96'...
Writing VHDL behavioral simulation model for 'fifo16x96'...
WARNING:sim - Overwriting existing file
   /home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Proje
   cts_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96/doc/f
   ifo_generator_v9_2_vinfo.html with file from view xilinx_documentation
Delivered 3 files into directory
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96
Delivered 1 file into directory
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'fifo16x96'...
Generating metadata file...
Regenerating ISE project file for 'fifo16x96'...
Generating ISE project...
XCO file found: fifo16x96.xco
XMDF file found: fifo16x96_xmdf.tcl
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.asy -view
all -origin_type imported
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.ngc -view
all -origin_type created
Checking file
"/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Project
s_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.ngc" for
project device match ...
File
"/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Project
s_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.ngc"
device information matches project device.
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.sym -view
all -origin_type imported
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Proj
   ects_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.vho -view
all -origin_type imported
Adding
/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Projects
_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96_synth.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Proj
   ects_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96_synt
   h.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
WARNING:ProjectMgmt - Duplicate Design Unit 'fifo16x96' found in library 'work'
WARNING:ProjectMgmt -   
   "/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Proj
   ects_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96.vhd"
   line 43 (active)
WARNING:ProjectMgmt -   
   "/home/cscdev/pakhotin/Work/2016-04-26_FEC_for_GEM_test_stands/FEC/trunk/Proj
   ects_FECv6/FECv6_ADC/remote_sources/ADCunit/ipcore_dir/tmp/_cg/fifo16x96_synt
   h.vhd" line 57 
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/fifo16x96"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'fifo16x96'.
