{"schemaVersion":{"patch":0,"minor":3,"major":0},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["macOS"],"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"doubleSPISpeedBit","kind":"identifier"},{"text":": ","kind":"text"},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"},{"kind":"text","text":" { "},{"kind":"keyword","text":"get"},{"kind":"text","text":" "},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"languages":["swift"]}]},{"content":[{"type":"heading","anchor":"discussion","text":"Discussion","level":2},{"type":"paragraph","inlineContent":[{"type":"text","text":"When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 19-5)."},{"text":" ","type":"text"},{"text":"This means that the minimum SCK period will be two CPU clock periods. When the SPI is configured as Slave,","type":"text"},{"text":" ","type":"text"},{"text":"the SPI is only ensured to work at fosc\/4 or lower.","type":"text"},{"text":" ","type":"text"},{"type":"text","text":"The SPI interface on the ATmega48A\/PA\/88A\/PA\/168A\/PA\/328\/P is also used for program memory and EEPROM downloading or uploading."},{"text":" ","type":"text"},{"text":"See page 303 for serial programming and verification.","type":"text"}]}],"kind":"content"}],"sections":[],"metadata":{"externalID":"s:7CoreAVR4SPI0V17doubleSPISpeedBitSbvpZ","title":"doubleSPISpeedBit","roleHeading":"Type Property","symbolKind":"property","modules":[{"name":"CoreAVR"}],"role":"symbol","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"kind":"text","text":" "},{"text":"doubleSPISpeedBit","kind":"identifier"},{"text":": ","kind":"text"},{"preciseIdentifier":"s:Sb","text":"Bool","kind":"typeIdentifier"}]},"abstract":[{"type":"text","text":"Double SPI Speed Bit"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"type":"text","text":" "},{"text":"SPI2X is bit 0 on SPSR.","type":"text"}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/doubleSPISpeedBit"},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/coreavr\/spi0-swift.struct\/doublespispeedbit"]}],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct"]]},"kind":"symbol","references":{"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct","type":"topic","role":"symbol","fragments":[{"text":"struct","kind":"keyword"},{"text":" ","kind":"text"},{"text":"SPI0","kind":"identifier"}],"navigatorTitle":[{"text":"SPI0","kind":"identifier"}],"abstract":[],"url":"\/documentation\/coreavr\/spi0-swift.struct","title":"SPI0","kind":"symbol"},"doc://CoreAVR/documentation/CoreAVR/SPI0-swift.struct/doubleSPISpeedBit":{"title":"doubleSPISpeedBit","url":"\/documentation\/coreavr\/spi0-swift.struct\/doublespispeedbit","type":"topic","abstract":[{"text":"Double SPI Speed Bit","type":"text"},{"text":" ","type":"text"},{"text":"See ATMega328p Datasheet Section 19.5.2.","type":"text"},{"text":" ","type":"text"},{"text":"SPI2X is bit 0 on SPSR.","type":"text"}],"kind":"symbol","role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"kind":"keyword","text":"var"},{"text":" ","kind":"text"},{"kind":"identifier","text":"doubleSPISpeedBit"},{"kind":"text","text":": "},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"}],"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/SPI0-swift.struct\/doubleSPISpeedBit"}}}