

================================================================
== Vivado HLS Report for 'pynq_filters_convertToSigned_1'
================================================================
* Date:           Thu Nov 28 03:42:43 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sharpen
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  308641|  308641|  308641|  308641|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- L_row   |  308640|  308640|       643|          -|          -|   480|    no    |
        | + L_col  |     640|     640|         2|          1|          1|   640|    yes   |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 5
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	5  / (exitcond)
	4  / (!exitcond)
4 --> 
	3  / true
5 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_6 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_7 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_8 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface(i10* %img_out_data_stream_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i8* %img_in0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_12 [1/1] 1.57ns
:6  br label %1


 <State 2>: 3.40ns
ST_2: row [1/1] 0.00ns
:0  %row = phi i9 [ 0, %0 ], [ %row_2, %4 ]

ST_2: exitcond3 [1/1] 2.03ns
:1  %exitcond3 = icmp eq i9 %row, -32

ST_2: stg_15 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)

ST_2: row_2 [1/1] 1.84ns
:3  %row_2 = add i9 %row, 1

ST_2: stg_17 [1/1] 0.00ns
:4  br i1 %exitcond3, label %5, label %2

ST_2: stg_18 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1805) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1805)

ST_2: stg_20 [1/1] 1.57ns
:2  br label %3

ST_2: stg_21 [1/1] 0.00ns
:0  ret void


 <State 3>: 2.07ns
ST_3: col [1/1] 0.00ns
:0  %col = phi i10 [ 0, %2 ], [ %col_2, %"operator>>.exit" ]

ST_3: exitcond [1/1] 2.07ns
:1  %exitcond = icmp eq i10 %col, -384

ST_3: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

ST_3: col_2 [1/1] 1.84ns
:3  %col_2 = add i10 %col, 1

ST_3: stg_26 [1/1] 0.00ns
:4  br i1 %exitcond, label %4, label %"operator>>.exit"


 <State 4>: 8.75ns
ST_4: stg_27 [1/1] 0.00ns
operator>>.exit:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str1807) nounwind

ST_4: tmp_39 [1/1] 0.00ns
operator>>.exit:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1807)

ST_4: stg_29 [1/1] 0.00ns
operator>>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_40 [1/1] 0.00ns
operator>>.exit:3  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1867)

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit:4  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: tmp_52 [1/1] 4.38ns
operator>>.exit:5  %tmp_52 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_0_V)

ST_4: tmp_53 [1/1] 4.38ns
operator>>.exit:6  %tmp_53 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_1_V)

ST_4: tmp [1/1] 4.38ns
operator>>.exit:7  %tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_in0_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:8  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1867, i32 %tmp_40)

ST_4: tmp_V [1/1] 0.00ns
operator>>.exit:9  %tmp_V = zext i8 %tmp_52 to i10

ST_4: tmp_V_1 [1/1] 0.00ns
operator>>.exit:10  %tmp_V_1 = zext i8 %tmp_53 to i10

ST_4: tmp_V_2 [1/1] 0.00ns
operator>>.exit:11  %tmp_V_2 = zext i8 %tmp to i10

ST_4: tmp_41 [1/1] 0.00ns
operator>>.exit:12  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1865)

ST_4: stg_40 [1/1] 0.00ns
operator>>.exit:13  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: stg_41 [1/1] 4.38ns
operator>>.exit:14  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_0_V_V, i10 %tmp_V)

ST_4: stg_42 [1/1] 4.38ns
operator>>.exit:15  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_1_V_V, i10 %tmp_V_1)

ST_4: stg_43 [1/1] 4.38ns
operator>>.exit:16  call void @_ssdm_op_Write.ap_fifo.volatile.i10P(i10* %img_out_data_stream_2_V_V, i10 %tmp_V_2)

ST_4: empty_61 [1/1] 0.00ns
operator>>.exit:17  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1865, i32 %tmp_41)

ST_4: empty_62 [1/1] 0.00ns
operator>>.exit:18  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1807, i32 %tmp_39)

ST_4: stg_46 [1/1] 0.00ns
operator>>.exit:19  br label %3


 <State 5>: 0.00ns
ST_5: empty_63 [1/1] 0.00ns
:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1805, i32 %tmp_s)

ST_5: stg_48 [1/1] 0.00ns
:1  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_in0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_in0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_out_data_stream_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_6     (specinterface    ) [ 000000]
stg_7     (specinterface    ) [ 000000]
stg_8     (specinterface    ) [ 000000]
stg_9     (specinterface    ) [ 000000]
stg_10    (specinterface    ) [ 000000]
stg_11    (specinterface    ) [ 000000]
stg_12    (br               ) [ 011111]
row       (phi              ) [ 001000]
exitcond3 (icmp             ) [ 001111]
stg_15    (speclooptripcount) [ 000000]
row_2     (add              ) [ 011111]
stg_17    (br               ) [ 000000]
stg_18    (specloopname     ) [ 000000]
tmp_s     (specregionbegin  ) [ 000111]
stg_20    (br               ) [ 001111]
stg_21    (ret              ) [ 000000]
col       (phi              ) [ 000100]
exitcond  (icmp             ) [ 001111]
stg_24    (speclooptripcount) [ 000000]
col_2     (add              ) [ 001111]
stg_26    (br               ) [ 000000]
stg_27    (specloopname     ) [ 000000]
tmp_39    (specregionbegin  ) [ 000000]
stg_29    (specpipeline     ) [ 000000]
tmp_40    (specregionbegin  ) [ 000000]
stg_31    (specprotocol     ) [ 000000]
tmp_52    (read             ) [ 000000]
tmp_53    (read             ) [ 000000]
tmp       (read             ) [ 000000]
empty     (specregionend    ) [ 000000]
tmp_V     (zext             ) [ 000000]
tmp_V_1   (zext             ) [ 000000]
tmp_V_2   (zext             ) [ 000000]
tmp_41    (specregionbegin  ) [ 000000]
stg_40    (specprotocol     ) [ 000000]
stg_41    (write            ) [ 000000]
stg_42    (write            ) [ 000000]
stg_43    (write            ) [ 000000]
empty_61  (specregionend    ) [ 000000]
empty_62  (specregionend    ) [ 000000]
stg_46    (br               ) [ 001111]
empty_63  (specregionend    ) [ 000000]
stg_48    (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_in0_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_in0_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_in0_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_in0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="img_out_data_stream_0_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="img_out_data_stream_1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img_out_data_stream_2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_out_data_stream_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1867"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1865"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i10P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_52_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_52/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_53_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_53/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="stg_41_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="10" slack="0"/>
<pin id="89" dir="0" index="2" bw="8" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_41/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="stg_42_write_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="10" slack="0"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_42/4 "/>
</bind>
</comp>

<comp id="100" class="1004" name="stg_43_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="10" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_43/4 "/>
</bind>
</comp>

<comp id="107" class="1005" name="row_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="1"/>
<pin id="109" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="row (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="row_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="9" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="col_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="1"/>
<pin id="120" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="col (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="col_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="1"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="10" slack="0"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exitcond3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="9" slack="0"/>
<pin id="131" dir="0" index="1" bw="6" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="row_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row_2/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="10" slack="0"/>
<pin id="143" dir="0" index="1" bw="10" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="col_2_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_V_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_V_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_V_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_V_2/4 "/>
</bind>
</comp>

<comp id="168" class="1005" name="exitcond3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="row_2_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="9" slack="0"/>
<pin id="174" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="row_2 "/>
</bind>
</comp>

<comp id="177" class="1005" name="exitcond_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="1"/>
<pin id="179" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="181" class="1005" name="col_2_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="col_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="72"><net_src comp="60" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="60" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="60" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="66" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="66" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="111" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="122" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="122" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="68" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="161"><net_src comp="74" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="166"><net_src comp="80" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="171"><net_src comp="129" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="135" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="180"><net_src comp="141" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="147" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="185"><net_src comp="181" pin="1"/><net_sink comp="122" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_out_data_stream_0_V_V | {4 }
	Port: img_out_data_stream_1_V_V | {4 }
	Port: img_out_data_stream_2_V_V | {4 }
 - Input state : 
	Port: pynq_filters_convertToSigned.1 : img_in0_data_stream_0_V | {4 }
	Port: pynq_filters_convertToSigned.1 : img_in0_data_stream_1_V | {4 }
	Port: pynq_filters_convertToSigned.1 : img_in0_data_stream_2_V | {4 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		row_2 : 1
		stg_17 : 2
	State 3
		exitcond : 1
		col_2 : 1
		stg_26 : 2
	State 4
		empty : 1
		stg_41 : 1
		stg_42 : 1
		stg_43 : 1
		empty_61 : 1
		empty_62 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |     row_2_fu_135    |    0    |    9    |
|          |     col_2_fu_147    |    0    |    10   |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond3_fu_129  |    0    |    3    |
|          |   exitcond_fu_141   |    0    |    4    |
|----------|---------------------|---------|---------|
|          |  tmp_52_read_fu_68  |    0    |    0    |
|   read   |  tmp_53_read_fu_74  |    0    |    0    |
|          |    tmp_read_fu_80   |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  stg_41_write_fu_86 |    0    |    0    |
|   write  |  stg_42_write_fu_93 |    0    |    0    |
|          | stg_43_write_fu_100 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     tmp_V_fu_153    |    0    |    0    |
|   zext   |    tmp_V_1_fu_158   |    0    |    0    |
|          |    tmp_V_2_fu_163   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    26   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  col_2_reg_181  |   10   |
|   col_reg_118   |   10   |
|exitcond3_reg_168|    1   |
| exitcond_reg_177|    1   |
|  row_2_reg_172  |    9   |
|   row_reg_107   |    9   |
+-----------------+--------+
|      Total      |   40   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   26   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   40   |    -   |
+-----------+--------+--------+
|   Total   |   40   |   26   |
+-----------+--------+--------+
