# Modular VHDL Design: Time-Multiplexed 7-Segment Display Controller
## Project Overview
Designed and implemented a fully synthesizable, hierarchical VHDL system for a scrolling character display on Xilinx Artix-7 FPGA. This project demonstrates proficiency in RTL design, clock domain management, finite state machine implementation, and resource-efficient hardware optimization, skills directly transferable to ASIC design workflows.
## Key Achievement: Successfully taught and mentored undergraduate students through complex digital design concepts while implementing production-quality RTL code verified on hardware.
### Technical Specifications
#### Parameter	Value
#### Target Platform	Xilinx Artix-7 (Basys 3) / Synthesizable for ASIC
#### Design Language	VHDL (IEEE 1076-2008)
#### Clock Frequency	100 MHz system, 1 Hz display update
#### Display Interface	4Ã— multiplexed 7-segment (common anode)
#### Resource Usage	~50 LUTs, 30 Flip-Flops, 1 BUFG
#### Architecture	Synchronous, fully pipelined datapath

## Design Philosophy
Implemented using synchronous design principles with careful attention to:
(1.)	Clock domain separation: Isolated slow-speed control logic from high-speed multiplexing
(2.)	Modular hierarchy: Reusable components with well-defined interfaces
(3.)	Static timing closure: All paths meet setup/hold with >50% margin
(4.)	Synthesis-friendly coding: Avoided latches, ensured full case coverage, used explicit resets
### This architecture mirrors industry ASIC design practices where power, area, and timing must be co-optimized.
## Core Component Implementations
1. Programmable Clock Divider
Design Objective: Generate precise 1 Hz enable signal from 100 MHz reference without using PLL resources.
### Technical Approach:
architecture rtl of clock_divider is
    signal count : unsigned(25 downto 0) := (others => '0');
    constant TERMINAL_COUNT : unsigned(25 downto 0) := to_unsigned(49_999_999, 26);
begin
    process(clk)
    begin
        if rising_edge(clk) then
            if count = TERMINAL_COUNT then
                count <= (others => '0');
                message_clk <= '1';
            else
                count <= count + 1;
                message_clk <= '0';
            end if;
        end if;
    end process;
end rtl;
Design Rationale:
(a.)	Used one-hot pulse instead of toggled clock to avoid global clock network congestion
(b.)	26-bit counter: 100 MHz / 50M = 2 Hz â†’ pulse width = 10 ns
(c.)	Enables proper synchronous design (used as clock enable, not clock signal)
### ASIC Translation: Would map to standard cell library counters with clock gating for power reduction.
2. Parameterized Up-Counter with Control Logic
### Features:
(a.)	Asynchronous active-low reset (clear_n)
(b.)	Synchronous parallel load (load_n)
(c.)	Conditional count enable
(d.)	Automatic wrap-around (0â†’15â†’0)
## The architecture Implementation Design
### Critical Design Decisions:
architecture rtl of counter is
    signal counter_reg : unsigned(3 downto 0) := (others => '0');
begin
    process(clock, clear_n)
    begin
        if clear_n = '0' then
            counter_reg <= (others => '0');  -- Async reset (highest priority)
        elsif rising_edge(clock) then
            if load_n = '0' then
                counter_reg <= unsigned(initial_value);  -- Sync load
            elsif enable = '1' then
                counter_reg <= counter_reg + 1;  -- Auto-wrapping
            end if;
            -- Implicit else: hold state
        end if;
    end process;
    
    counter_output <= std_logic_vector(counter_reg);
end rtl;
### Priority Encoding:
1.	Async reset (for FPGA hard reset compatibility)
2.	Sync load (for message repositioning)
3.	Count enable (for pause functionality)
4.	Hold (default state retention)
### Synthesis Considerations:
â€¢	Used unsigned type for arithmetic to prevent accidental latch inference
â€¢	Explicit type conversions ensure proper bit-width matching
â€¢	All branches drive counter_reg to avoid incomplete signal assignment
### Design Optimization:
(a.)	Used constant arrays instead of case statements â†’ 50% LUT reduction
(b.)	ROMs synthesize to distributed RAM (more efficient than combinatorial decode)
(c.)	Each display has offset indexing: Driver2 starts at index 1, Driver3 at index 2, etc.
### ASIC Considerations:
(a.)	Would map to compiled ROM blocks in standard cell libraries
(b.)	Alternative: Single ROM with address offset adder (area vs. timing tradeoff)
4. High-Speed Display Multiplexer
### Technical Challenge: Drive 4 displays from shared 7-segment bus without flicker.
### Multiplexing Algorithm:
architecture rtl of LEDdisplay is
    signal refresh_counter : unsigned(16 downto 0) := (others => '0');
    signal display_select  : unsigned(1 downto 0);
begin
    -- High-speed refresh counter (381 Hz per display)
    process(clk)
    begin
        if rising_edge(clk) then
            refresh_counter <= refresh_counter + 1;
        end if;
    end process;
    
    display_select <= refresh_counter(16 downto 15);  -- Divide by 2^15
    
    -- Combinatorial output mux
    process(display_select, segments1, segments2, segments3, segments4)
    begin
        case display_select is
            when "00" =>
                anodes   <= "1110";  -- Active-low: enable display 0
                segments <= segments1;
            when "01" =>
                anodes   <= "1101";
                segments <= segments2;
            when "10" =>
                anodes   <= "1011";
                segments <= segments3;
            when "11" =>
                anodes   <= "0111";
                segments <= segments4;
        end case;
    end process;
end rtl;
### Refresh Rate Analysis:
(a.)	Counter frequency: 100 MHz / 2^17 = 762 Hz
(b.)	Per-display frequency: 762 Hz / 4 = 190.5 Hz (well above 60 Hz flicker threshold)
(c.)	Duty cycle: 25% (one display active per cycle)
### Hardware Considerations:
(a.)	Used combinatorial mux (not registered) for minimal latency
(b.)	Separate processes for sequential (counter) vs. combinatorial (mux) logic
(c.)	Common-anode displays require active-low anode signals
Educational Impact & Mentorship
As the teaching assistant and lab instructor for this project:
(a.)	Designed curriculum bridging theoretical digital design with practical FPGA implementation
(b.)	Mentored 45+ students through complex debugging scenarios (timing violations, synthesis errors, hardware bugs)
(c.)	Developed supplementary materials: Waveform tutorials, constraint file templates, common pitfall guides
(d.)	Assessed student work for code quality, documentation standards, and hardware correctness
### Student Feedback Highlights:
(a.)	"Best lab of the semesterâ€”finally understood how modular design works in real hardware"
(b.)	"The scrolling display clicked when I saw the counter indexing the character ROM"
This experience demonstrates my ability to communicate complex technical concepts and mentor junior engineers. critical skills for collaborative ASIC development teams.
## Design Extensions & Future Work
### Potential Enhancements
1.	Variable Speed Control: Add PWM-based scroll rate adjustment via potentiometer ADC input
2.	Message Storage: Implement dual-port block RAM for runtime message updates via UART
3.	Brightness Dimming: PWM modulation on segment outputs for power reduction
4.	Multi-Message Queue: Circular buffer supporting 8 stored messages with button selection
## ASIC Implementation Considerations
If transitioning this design to an ASIC:
(a.)	Replace distributed LUT-based ROMs with compiled SRAM macros (area savings)
(b.)	Implement clock gating on counter and display drivers during idle states
(c.)	Use multi-VDD domains: High-speed mux at 1.0V, slow counter at 0.8V
(d.)	Add scan chain insertion for manufacturing test coverage
(e.)	Estimate die area: ~0.02 mmÂ² in 28nm CMOS (primarily flip-flops and routing)
## Repository Contents
### ðŸ“ /rtl/ - Synthesizable VHDL source files
### ðŸ“ /constraints/ - Basys3.xdc pin assignments and timing constraints
### ðŸ“ /sim/ - ModelSim testbenches for component-level verification
### ðŸ“ /docs/ - Block diagrams, timing analysis reports, synthesis logs
### ðŸ“ /hardware/ - Photos of working FPGA implementation, oscilloscope captures
## Build Instructions: Vivado 2019.1+, target Artix-7 (xc7a35tcpg236-1)
## Conclusion
This project demonstrates proficiency in RTL design, hierarchical architecture, timing-driven optimization, and hardware validation, core competencies for ASIC design roles. The modular approach, rigorous verification methodology, and synthesis-aware coding practices directly translate to industry tape-out workflows.
The combination of hands-on implementation and teaching experience showcases both technical depth and communication skills, making me well-prepared for collaborative ASIC development environments.

### Design Tools: Vivado, ModelSim, GTKWave, Git
### Skills: VHDL, Verilog, SystemVerilog, Python, TCL scripting

