
usbStorage.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000016fa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000016fa  0000178e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000080  0080006a  0080006a  00001798  2**0
                  ALLOC
  3 .stab         00000960  00000000  00000000  00001798  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000001bc  00000000  00000000  000020f8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000100  00000000  00000000  000022b8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000038c  00000000  00000000  000023b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001270  00000000  00000000  00002744  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000644  00000000  00000000  000039b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001498  00000000  00000000  00003ff8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000260  00000000  00000000  00005490  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000612  00000000  00000000  000056f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_pubtypes 00000185  00000000  00000000  00005d02  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000030  00000000  00000000  00005e87  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	52 c0       	rjmp	.+164    	; 0xa6 <__ctors_end>
       2:	17 c9       	rjmp	.-3538   	; 0xfffff232 <__eeprom_end+0xff7ef232>
       4:	6b c0       	rjmp	.+214    	; 0xdc <__bad_interrupt>
       6:	6a c0       	rjmp	.+212    	; 0xdc <__bad_interrupt>
       8:	69 c0       	rjmp	.+210    	; 0xdc <__bad_interrupt>
       a:	68 c0       	rjmp	.+208    	; 0xdc <__bad_interrupt>
       c:	67 c0       	rjmp	.+206    	; 0xdc <__bad_interrupt>
       e:	66 c0       	rjmp	.+204    	; 0xdc <__bad_interrupt>
      10:	36 c4       	rjmp	.+2156   	; 0x87e <__vector_8>
      12:	64 c0       	rjmp	.+200    	; 0xdc <__bad_interrupt>
      14:	63 c0       	rjmp	.+198    	; 0xdc <__bad_interrupt>
      16:	6a c4       	rjmp	.+2260   	; 0x8ec <__vector_11>
      18:	b0 c4       	rjmp	.+2400   	; 0x97a <__vector_12>
      1a:	60 c0       	rjmp	.+192    	; 0xdc <__bad_interrupt>
      1c:	5f c0       	rjmp	.+190    	; 0xdc <__bad_interrupt>
      1e:	5e c0       	rjmp	.+188    	; 0xdc <__bad_interrupt>
      20:	5d c0       	rjmp	.+186    	; 0xdc <__bad_interrupt>
      22:	5c c0       	rjmp	.+184    	; 0xdc <__bad_interrupt>
      24:	5b c0       	rjmp	.+182    	; 0xdc <__bad_interrupt>

00000026 <usbDescriptorString0>:
      26:	04 03 09 04                                         ....

0000002a <usbDescriptorStringVendor>:
      2a:	0c 03 42 00 6f 00 6a 00 6f 00 6b 00                 ..B.o.j.o.k.

00000036 <usbDescriptorStringDevice>:
      36:	0c 03 54 00 6f 00 6b 00 65 00 6e 00                 ..T.o.k.e.n.

00000042 <usbDescriptorDevice>:
      42:	12 01 10 01 00 00 00 08 c0 16 df 05 00 01 01 02     ................
      52:	00 01                                               ..

00000054 <usbDescriptorConfiguration>:
      54:	09 02 22 00 01 01 00 80 19 09 04 00 00 01 03 00     ..".............
      64:	00 00 09 21 01 01 00 01 22 30 00 07 05 81 03 08     ...!...."0......
      74:	00 64                                               .d

00000076 <usbDescriptorHidReport>:
      76:	06 a0 ff 09 01 a1 01 09 02 15 00 26 ff 00 75 08     ...........&..u.
      86:	95 08 81 02 09 03 15 00 26 ff 00 75 08 95 08 91     ........&..u....
      96:	02 09 04 15 00 26 ff 00 75 08 95 01 b2 02 01 c0     .....&..u.......

000000a6 <__ctors_end>:
      a6:	11 24       	eor	r1, r1
      a8:	1f be       	out	0x3f, r1	; 63
      aa:	cf e5       	ldi	r28, 0x5F	; 95
      ac:	d4 e0       	ldi	r29, 0x04	; 4
      ae:	de bf       	out	0x3e, r29	; 62
      b0:	cd bf       	out	0x3d, r28	; 61

000000b2 <__do_copy_data>:
      b2:	10 e0       	ldi	r17, 0x00	; 0
      b4:	a0 e6       	ldi	r26, 0x60	; 96
      b6:	b0 e0       	ldi	r27, 0x00	; 0
      b8:	ea ef       	ldi	r30, 0xFA	; 250
      ba:	f6 e1       	ldi	r31, 0x16	; 22
      bc:	02 c0       	rjmp	.+4      	; 0xc2 <__do_copy_data+0x10>
      be:	05 90       	lpm	r0, Z+
      c0:	0d 92       	st	X+, r0
      c2:	aa 36       	cpi	r26, 0x6A	; 106
      c4:	b1 07       	cpc	r27, r17
      c6:	d9 f7       	brne	.-10     	; 0xbe <__do_copy_data+0xc>

000000c8 <__do_clear_bss>:
      c8:	10 e0       	ldi	r17, 0x00	; 0
      ca:	aa e6       	ldi	r26, 0x6A	; 106
      cc:	b0 e0       	ldi	r27, 0x00	; 0
      ce:	01 c0       	rjmp	.+2      	; 0xd2 <.do_clear_bss_start>

000000d0 <.do_clear_bss_loop>:
      d0:	1d 92       	st	X+, r1

000000d2 <.do_clear_bss_start>:
      d2:	aa 3e       	cpi	r26, 0xEA	; 234
      d4:	b1 07       	cpc	r27, r17
      d6:	e1 f7       	brne	.-8      	; 0xd0 <.do_clear_bss_loop>
      d8:	b2 da       	rcall	.-2716   	; 0xfffff63e <__eeprom_end+0xff7ef63e>
      da:	0d cb       	rjmp	.-2534   	; 0xfffff6f6 <__eeprom_end+0xff7ef6f6>

000000dc <__bad_interrupt>:
      dc:	91 cf       	rjmp	.-222    	; 0x0 <__vectors>

000000de <twi_init>:
*/

#include "at24cxxx.h"

void twi_init(void)
{
      de:	df 93       	push	r29
      e0:	cf 93       	push	r28
      e2:	cd b7       	in	r28, 0x3d	; 61
      e4:	de b7       	in	r29, 0x3e	; 62
  /* set prescaler*/
  TWSR = TWI_PS;
      e6:	81 e2       	ldi	r24, 0x21	; 33
      e8:	90 e0       	ldi	r25, 0x00	; 0
      ea:	fc 01       	movw	r30, r24
      ec:	10 82       	st	Z, r1

#if F_CPU < 3600000UL
  TWBR = 10; /* smallest TWBR value. */
      ee:	80 e2       	ldi	r24, 0x20	; 32
      f0:	90 e0       	ldi	r25, 0x00	; 0
      f2:	2a e0       	ldi	r18, 0x0A	; 10
      f4:	fc 01       	movw	r30, r24
      f6:	20 83       	st	Z, r18
#else
  TWBR = (F_CPU / 100000UL - 16) / 2;
#endif
}
      f8:	cf 91       	pop	r28
      fa:	df 91       	pop	r29
      fc:	08 95       	ret

000000fe <ee24cxxx_write_page>:

/* page write, return nbyte which have sent, otherwise return -1*/
int ee24cxxx_write_page(uint16_t addr, int len, uint8_t *buf)
{
      fe:	df 93       	push	r29
     100:	cf 93       	push	r28
     102:	cd b7       	in	r28, 0x3d	; 61
     104:	de b7       	in	r29, 0x3e	; 62
     106:	2a 97       	sbiw	r28, 0x0a	; 10
     108:	0f b6       	in	r0, 0x3f	; 63
     10a:	f8 94       	cli
     10c:	de bf       	out	0x3e, r29	; 62
     10e:	0f be       	out	0x3f, r0	; 63
     110:	cd bf       	out	0x3d, r28	; 61
     112:	9e 83       	std	Y+6, r25	; 0x06
     114:	8d 83       	std	Y+5, r24	; 0x05
     116:	78 87       	std	Y+8, r23	; 0x08
     118:	6f 83       	std	Y+7, r22	; 0x07
     11a:	5a 87       	std	Y+10, r21	; 0x0a
     11c:	49 87       	std	Y+9, r20	; 0x09
  int rv=0; /* return value */
     11e:	1a 82       	std	Y+2, r1	; 0x02
     120:	19 82       	std	Y+1, r1	; 0x01
  uint16_t endaddr;

  /*if the rest space of page is sufficient to store len byte*/
  if ((addr + len) <= (addr | (PAGE_SIZE - 1)))
     122:	2f 81       	ldd	r18, Y+7	; 0x07
     124:	38 85       	ldd	r19, Y+8	; 0x08
     126:	8d 81       	ldd	r24, Y+5	; 0x05
     128:	9e 81       	ldd	r25, Y+6	; 0x06
     12a:	28 0f       	add	r18, r24
     12c:	39 1f       	adc	r19, r25
     12e:	8d 81       	ldd	r24, Y+5	; 0x05
     130:	9e 81       	ldd	r25, Y+6	; 0x06
     132:	8f 63       	ori	r24, 0x3F	; 63
     134:	82 17       	cp	r24, r18
     136:	93 07       	cpc	r25, r19
     138:	48 f0       	brcs	.+18     	; 0x14c <ee24cxxx_write_page+0x4e>
    endaddr = addr + len;
     13a:	8f 81       	ldd	r24, Y+7	; 0x07
     13c:	98 85       	ldd	r25, Y+8	; 0x08
     13e:	2d 81       	ldd	r18, Y+5	; 0x05
     140:	3e 81       	ldd	r19, Y+6	; 0x06
     142:	82 0f       	add	r24, r18
     144:	93 1f       	adc	r25, r19
     146:	9c 83       	std	Y+4, r25	; 0x04
     148:	8b 83       	std	Y+3, r24	; 0x03
     14a:	06 c0       	rjmp	.+12     	; 0x158 <ee24cxxx_write_page+0x5a>
  /*else the rest space is deficient/insufficient/inadequate to store len byte*/
  else
    endaddr = (addr | (PAGE_SIZE - 1)) + 1;
     14c:	8d 81       	ldd	r24, Y+5	; 0x05
     14e:	9e 81       	ldd	r25, Y+6	; 0x06
     150:	8f 63       	ori	r24, 0x3F	; 63
     152:	01 96       	adiw	r24, 0x01	; 1
     154:	9c 83       	std	Y+4, r25	; 0x04
     156:	8b 83       	std	Y+3, r24	; 0x03
  /*adjust len*/
  len = endaddr - addr;
     158:	2b 81       	ldd	r18, Y+3	; 0x03
     15a:	3c 81       	ldd	r19, Y+4	; 0x04
     15c:	8d 81       	ldd	r24, Y+5	; 0x05
     15e:	9e 81       	ldd	r25, Y+6	; 0x06
     160:	a9 01       	movw	r20, r18
     162:	48 1b       	sub	r20, r24
     164:	59 0b       	sbc	r21, r25
     166:	ca 01       	movw	r24, r20
     168:	98 87       	std	Y+8, r25	; 0x08
     16a:	8f 83       	std	Y+7, r24	; 0x07
     16c:	09 c0       	rjmp	.+18     	; 0x180 <ee24cxxx_write_page+0x82>
    {
    case TW_REP_START: /* OK, but should not happen */
    case TW_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
     16e:	00 00       	nop
     170:	07 c0       	rjmp	.+14     	; 0x180 <ee24cxxx_write_page+0x82>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_SLA_ACK:
      break;
    case TW_MT_SLA_NACK: /* nack during select: device busy writing */
      goto begin;
     172:	00 00       	nop
     174:	05 c0       	rjmp	.+10     	; 0x180 <ee24cxxx_write_page+0x82>
    case TW_MT_ARB_LOST: /* re-arbitrate */
      goto begin;
     176:	00 00       	nop
     178:	03 c0       	rjmp	.+6      	; 0x180 <ee24cxxx_write_page+0x82>
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
     17a:	00 00       	nop
     17c:	01 c0       	rjmp	.+2      	; 0x180 <ee24cxxx_write_page+0x82>
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
     17e:	00 00       	nop
    endaddr = (addr | (PAGE_SIZE - 1)) + 1;
  /*adjust len*/
  len = endaddr - addr;

 begin:
  TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* send start condition */
     180:	86 e5       	ldi	r24, 0x56	; 86
     182:	90 e0       	ldi	r25, 0x00	; 0
     184:	24 ea       	ldi	r18, 0xA4	; 164
     186:	fc 01       	movw	r30, r24
     188:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     18a:	00 00       	nop
     18c:	86 e5       	ldi	r24, 0x56	; 86
     18e:	90 e0       	ldi	r25, 0x00	; 0
     190:	fc 01       	movw	r30, r24
     192:	80 81       	ld	r24, Z
     194:	88 23       	and	r24, r24
     196:	d4 f7       	brge	.-12     	; 0x18c <ee24cxxx_write_page+0x8e>
  switch ((twst = TW_STATUS))
     198:	81 e2       	ldi	r24, 0x21	; 33
     19a:	90 e0       	ldi	r25, 0x00	; 0
     19c:	fc 01       	movw	r30, r24
     19e:	80 81       	ld	r24, Z
     1a0:	88 7f       	andi	r24, 0xF8	; 248
     1a2:	80 93 b3 00 	sts	0x00B3, r24
     1a6:	80 91 b3 00 	lds	r24, 0x00B3
     1aa:	88 2f       	mov	r24, r24
     1ac:	90 e0       	ldi	r25, 0x00	; 0
     1ae:	80 31       	cpi	r24, 0x10	; 16
     1b0:	91 05       	cpc	r25, r1
     1b2:	31 f0       	breq	.+12     	; 0x1c0 <ee24cxxx_write_page+0xc2>
     1b4:	88 33       	cpi	r24, 0x38	; 56
     1b6:	91 05       	cpc	r25, r1
     1b8:	d1 f2       	breq	.-76     	; 0x16e <ee24cxxx_write_page+0x70>
     1ba:	88 30       	cpi	r24, 0x08	; 8
     1bc:	91 05       	cpc	r25, r1
     1be:	59 f4       	brne	.+22     	; 0x1d6 <ee24cxxx_write_page+0xd8>
    default:
      return -1;
      /*do /not/ send stop condition becasue I have sent nothing.*/
    }
  
  TWDR = SLA_W_24CXXX;
     1c0:	83 e2       	ldi	r24, 0x23	; 35
     1c2:	90 e0       	ldi	r25, 0x00	; 0
     1c4:	20 ea       	ldi	r18, 0xA0	; 160
     1c6:	fc 01       	movw	r30, r24
     1c8:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     1ca:	86 e5       	ldi	r24, 0x56	; 86
     1cc:	90 e0       	ldi	r25, 0x00	; 0
     1ce:	24 e8       	ldi	r18, 0x84	; 132
     1d0:	fc 01       	movw	r30, r24
     1d2:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     1d4:	03 c0       	rjmp	.+6      	; 0x1dc <ee24cxxx_write_page+0xde>
    case TW_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      return -1;
     1d6:	8f ef       	ldi	r24, 0xFF	; 255
     1d8:	9f ef       	ldi	r25, 0xFF	; 255
     1da:	cd c0       	rjmp	.+410    	; 0x376 <ee24cxxx_write_page+0x278>
      /*do /not/ send stop condition becasue I have sent nothing.*/
    }
  
  TWDR = SLA_W_24CXXX;
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     1dc:	86 e5       	ldi	r24, 0x56	; 86
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	fc 01       	movw	r30, r24
     1e2:	80 81       	ld	r24, Z
     1e4:	88 23       	and	r24, r24
     1e6:	d4 f7       	brge	.-12     	; 0x1dc <ee24cxxx_write_page+0xde>
  switch ((twst = TW_STATUS))
     1e8:	81 e2       	ldi	r24, 0x21	; 33
     1ea:	90 e0       	ldi	r25, 0x00	; 0
     1ec:	fc 01       	movw	r30, r24
     1ee:	80 81       	ld	r24, Z
     1f0:	88 7f       	andi	r24, 0xF8	; 248
     1f2:	80 93 b3 00 	sts	0x00B3, r24
     1f6:	80 91 b3 00 	lds	r24, 0x00B3
     1fa:	88 2f       	mov	r24, r24
     1fc:	90 e0       	ldi	r25, 0x00	; 0
     1fe:	80 32       	cpi	r24, 0x20	; 32
     200:	91 05       	cpc	r25, r1
     202:	09 f4       	brne	.+2      	; 0x206 <ee24cxxx_write_page+0x108>
     204:	b6 cf       	rjmp	.-148    	; 0x172 <ee24cxxx_write_page+0x74>
     206:	88 33       	cpi	r24, 0x38	; 56
     208:	91 05       	cpc	r25, r1
     20a:	09 f4       	brne	.+2      	; 0x20e <ee24cxxx_write_page+0x110>
     20c:	b4 cf       	rjmp	.-152    	; 0x176 <ee24cxxx_write_page+0x78>
     20e:	88 31       	cpi	r24, 0x18	; 24
     210:	91 05       	cpc	r25, r1
     212:	71 f4       	brne	.+28     	; 0x230 <ee24cxxx_write_page+0x132>
      goto begin;
    default:
      rv=-1;
      goto quit; /*must send stop condition*/
    }
  TWDR = addr>>8; /* first address word (high)*/
     214:	83 e2       	ldi	r24, 0x23	; 35
     216:	90 e0       	ldi	r25, 0x00	; 0
     218:	2d 81       	ldd	r18, Y+5	; 0x05
     21a:	3e 81       	ldd	r19, Y+6	; 0x06
     21c:	23 2f       	mov	r18, r19
     21e:	33 27       	eor	r19, r19
     220:	fc 01       	movw	r30, r24
     222:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     224:	86 e5       	ldi	r24, 0x56	; 86
     226:	90 e0       	ldi	r25, 0x00	; 0
     228:	24 e8       	ldi	r18, 0x84	; 132
     22a:	fc 01       	movw	r30, r24
     22c:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     22e:	05 c0       	rjmp	.+10     	; 0x23a <ee24cxxx_write_page+0x13c>
    case TW_MT_SLA_NACK: /* nack during select: device busy writing */
      goto begin;
    case TW_MT_ARB_LOST: /* re-arbitrate */
      goto begin;
    default:
      rv=-1;
     230:	8f ef       	ldi	r24, 0xFF	; 255
     232:	9f ef       	ldi	r25, 0xFF	; 255
     234:	9a 83       	std	Y+2, r25	; 0x02
     236:	89 83       	std	Y+1, r24	; 0x01
      goto quit; /*must send stop condition*/
     238:	97 c0       	rjmp	.+302    	; 0x368 <ee24cxxx_write_page+0x26a>
    }
  TWDR = addr>>8; /* first address word (high)*/
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     23a:	86 e5       	ldi	r24, 0x56	; 86
     23c:	90 e0       	ldi	r25, 0x00	; 0
     23e:	fc 01       	movw	r30, r24
     240:	80 81       	ld	r24, Z
     242:	88 23       	and	r24, r24
     244:	d4 f7       	brge	.-12     	; 0x23a <ee24cxxx_write_page+0x13c>
  switch ((twst = TW_STATUS))
     246:	81 e2       	ldi	r24, 0x21	; 33
     248:	90 e0       	ldi	r25, 0x00	; 0
     24a:	fc 01       	movw	r30, r24
     24c:	80 81       	ld	r24, Z
     24e:	88 7f       	andi	r24, 0xF8	; 248
     250:	80 93 b3 00 	sts	0x00B3, r24
     254:	80 91 b3 00 	lds	r24, 0x00B3
     258:	88 2f       	mov	r24, r24
     25a:	90 e0       	ldi	r25, 0x00	; 0
     25c:	80 33       	cpi	r24, 0x30	; 48
     25e:	91 05       	cpc	r25, r1
     260:	09 f4       	brne	.+2      	; 0x264 <ee24cxxx_write_page+0x166>
     262:	7f c0       	rjmp	.+254    	; 0x362 <ee24cxxx_write_page+0x264>
     264:	88 33       	cpi	r24, 0x38	; 56
     266:	91 05       	cpc	r25, r1
     268:	09 f4       	brne	.+2      	; 0x26c <ee24cxxx_write_page+0x16e>
     26a:	87 cf       	rjmp	.-242    	; 0x17a <ee24cxxx_write_page+0x7c>
     26c:	88 32       	cpi	r24, 0x28	; 40
     26e:	91 05       	cpc	r25, r1
     270:	59 f4       	brne	.+22     	; 0x288 <ee24cxxx_write_page+0x18a>
      goto begin;
    default:
      rv=-1;
      goto quit;
    }
  TWDR = addr&0x00ff; /*second address word (low)*/
     272:	83 e2       	ldi	r24, 0x23	; 35
     274:	90 e0       	ldi	r25, 0x00	; 0
     276:	2d 81       	ldd	r18, Y+5	; 0x05
     278:	fc 01       	movw	r30, r24
     27a:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     27c:	86 e5       	ldi	r24, 0x56	; 86
     27e:	90 e0       	ldi	r25, 0x00	; 0
     280:	24 e8       	ldi	r18, 0x84	; 132
     282:	fc 01       	movw	r30, r24
     284:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     286:	05 c0       	rjmp	.+10     	; 0x292 <ee24cxxx_write_page+0x194>
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     288:	8f ef       	ldi	r24, 0xFF	; 255
     28a:	9f ef       	ldi	r25, 0xFF	; 255
     28c:	9a 83       	std	Y+2, r25	; 0x02
     28e:	89 83       	std	Y+1, r24	; 0x01
      goto quit;
     290:	6b c0       	rjmp	.+214    	; 0x368 <ee24cxxx_write_page+0x26a>
    }
  TWDR = addr&0x00ff; /*second address word (low)*/
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     292:	86 e5       	ldi	r24, 0x56	; 86
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	fc 01       	movw	r30, r24
     298:	80 81       	ld	r24, Z
     29a:	88 23       	and	r24, r24
     29c:	d4 f7       	brge	.-12     	; 0x292 <ee24cxxx_write_page+0x194>
  switch ((twst = TW_STATUS))
     29e:	81 e2       	ldi	r24, 0x21	; 33
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	fc 01       	movw	r30, r24
     2a4:	80 81       	ld	r24, Z
     2a6:	88 7f       	andi	r24, 0xF8	; 248
     2a8:	80 93 b3 00 	sts	0x00B3, r24
     2ac:	80 91 b3 00 	lds	r24, 0x00B3
     2b0:	88 2f       	mov	r24, r24
     2b2:	90 e0       	ldi	r25, 0x00	; 0
     2b4:	80 33       	cpi	r24, 0x30	; 48
     2b6:	91 05       	cpc	r25, r1
     2b8:	09 f4       	brne	.+2      	; 0x2bc <ee24cxxx_write_page+0x1be>
     2ba:	55 c0       	rjmp	.+170    	; 0x366 <ee24cxxx_write_page+0x268>
     2bc:	88 33       	cpi	r24, 0x38	; 56
     2be:	91 05       	cpc	r25, r1
     2c0:	09 f4       	brne	.+2      	; 0x2c4 <ee24cxxx_write_page+0x1c6>
     2c2:	5d cf       	rjmp	.-326    	; 0x17e <ee24cxxx_write_page+0x80>
     2c4:	88 32       	cpi	r24, 0x28	; 40
     2c6:	91 05       	cpc	r25, r1
     2c8:	09 f4       	brne	.+2      	; 0x2cc <ee24cxxx_write_page+0x1ce>
     2ca:	44 c0       	rjmp	.+136    	; 0x354 <ee24cxxx_write_page+0x256>
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     2cc:	8f ef       	ldi	r24, 0xFF	; 255
     2ce:	9f ef       	ldi	r25, 0xFF	; 255
     2d0:	9a 83       	std	Y+2, r25	; 0x02
     2d2:	89 83       	std	Y+1, r24	; 0x01
      goto quit;
     2d4:	49 c0       	rjmp	.+146    	; 0x368 <ee24cxxx_write_page+0x26a>
  for (; len > 0; len--)
    {
      /* the address word low 6 bits are internally incremented following
	 the receipt of each data word. --at24c128/256 datasheet.
      */
      TWDR = *buf; /* send a byte */
     2d6:	83 e2       	ldi	r24, 0x23	; 35
     2d8:	90 e0       	ldi	r25, 0x00	; 0
     2da:	29 85       	ldd	r18, Y+9	; 0x09
     2dc:	3a 85       	ldd	r19, Y+10	; 0x0a
     2de:	f9 01       	movw	r30, r18
     2e0:	20 81       	ld	r18, Z
     2e2:	fc 01       	movw	r30, r24
     2e4:	20 83       	st	Z, r18
      buf++;
     2e6:	89 85       	ldd	r24, Y+9	; 0x09
     2e8:	9a 85       	ldd	r25, Y+10	; 0x0a
     2ea:	01 96       	adiw	r24, 0x01	; 1
     2ec:	9a 87       	std	Y+10, r25	; 0x0a
     2ee:	89 87       	std	Y+9, r24	; 0x09
      TWCR = _BV(TWINT) | _BV(TWEN); /* start transmission */
     2f0:	86 e5       	ldi	r24, 0x56	; 86
     2f2:	90 e0       	ldi	r25, 0x00	; 0
     2f4:	24 e8       	ldi	r18, 0x84	; 132
     2f6:	fc 01       	movw	r30, r24
     2f8:	20 83       	st	Z, r18
      while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     2fa:	00 00       	nop
     2fc:	86 e5       	ldi	r24, 0x56	; 86
     2fe:	90 e0       	ldi	r25, 0x00	; 0
     300:	fc 01       	movw	r30, r24
     302:	80 81       	ld	r24, Z
     304:	88 23       	and	r24, r24
     306:	d4 f7       	brge	.-12     	; 0x2fc <ee24cxxx_write_page+0x1fe>
      switch ((twst = TW_STATUS))
     308:	81 e2       	ldi	r24, 0x21	; 33
     30a:	90 e0       	ldi	r25, 0x00	; 0
     30c:	fc 01       	movw	r30, r24
     30e:	80 81       	ld	r24, Z
     310:	88 7f       	andi	r24, 0xF8	; 248
     312:	80 93 b3 00 	sts	0x00B3, r24
     316:	80 91 b3 00 	lds	r24, 0x00B3
     31a:	88 2f       	mov	r24, r24
     31c:	90 e0       	ldi	r25, 0x00	; 0
     31e:	88 32       	cpi	r24, 0x28	; 40
     320:	91 05       	cpc	r25, r1
     322:	41 f0       	breq	.+16     	; 0x334 <ee24cxxx_write_page+0x236>
     324:	80 33       	cpi	r24, 0x30	; 48
     326:	91 05       	cpc	r25, r1
     328:	81 f4       	brne	.+32     	; 0x34a <ee24cxxx_write_page+0x24c>
	{
	case TW_MT_DATA_NACK:
	  rv=-1;
     32a:	8f ef       	ldi	r24, 0xFF	; 255
     32c:	9f ef       	ldi	r25, 0xFF	; 255
     32e:	9a 83       	std	Y+2, r25	; 0x02
     330:	89 83       	std	Y+1, r24	; 0x01
	  goto quit;
     332:	1a c0       	rjmp	.+52     	; 0x368 <ee24cxxx_write_page+0x26a>
	case TW_MT_DATA_ACK:
	  rv++;
     334:	89 81       	ldd	r24, Y+1	; 0x01
     336:	9a 81       	ldd	r25, Y+2	; 0x02
     338:	01 96       	adiw	r24, 0x01	; 1
     33a:	9a 83       	std	Y+2, r25	; 0x02
     33c:	89 83       	std	Y+1, r24	; 0x01
    default:
      rv=-1;
      goto quit;
    }
  
  for (; len > 0; len--)
     33e:	8f 81       	ldd	r24, Y+7	; 0x07
     340:	98 85       	ldd	r25, Y+8	; 0x08
     342:	01 97       	sbiw	r24, 0x01	; 1
     344:	98 87       	std	Y+8, r25	; 0x08
     346:	8f 83       	std	Y+7, r24	; 0x07
     348:	05 c0       	rjmp	.+10     	; 0x354 <ee24cxxx_write_page+0x256>
	  goto quit;
	case TW_MT_DATA_ACK:
	  rv++;
	  break;
	default:
	  rv=-1;
     34a:	8f ef       	ldi	r24, 0xFF	; 255
     34c:	9f ef       	ldi	r25, 0xFF	; 255
     34e:	9a 83       	std	Y+2, r25	; 0x02
     350:	89 83       	std	Y+1, r24	; 0x01
	  goto quit;
     352:	0a c0       	rjmp	.+20     	; 0x368 <ee24cxxx_write_page+0x26a>
    default:
      rv=-1;
      goto quit;
    }
  
  for (; len > 0; len--)
     354:	8f 81       	ldd	r24, Y+7	; 0x07
     356:	98 85       	ldd	r25, Y+8	; 0x08
     358:	18 16       	cp	r1, r24
     35a:	19 06       	cpc	r1, r25
     35c:	0c f4       	brge	.+2      	; 0x360 <ee24cxxx_write_page+0x262>
     35e:	bb cf       	rjmp	.-138    	; 0x2d6 <ee24cxxx_write_page+0x1d8>
     360:	03 c0       	rjmp	.+6      	; 0x368 <ee24cxxx_write_page+0x26a>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
     362:	00 00       	nop
     364:	01 c0       	rjmp	.+2      	; 0x368 <ee24cxxx_write_page+0x26a>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
     366:	00 00       	nop
	  goto quit;
	}
    }
  
 quit:
  TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* send stop condition */
     368:	86 e5       	ldi	r24, 0x56	; 86
     36a:	90 e0       	ldi	r25, 0x00	; 0
     36c:	24 e9       	ldi	r18, 0x94	; 148
     36e:	fc 01       	movw	r30, r24
     370:	20 83       	st	Z, r18
  return rv;
     372:	89 81       	ldd	r24, Y+1	; 0x01
     374:	9a 81       	ldd	r25, Y+2	; 0x02
  
}
     376:	2a 96       	adiw	r28, 0x0a	; 10
     378:	0f b6       	in	r0, 0x3f	; 63
     37a:	f8 94       	cli
     37c:	de bf       	out	0x3e, r29	; 62
     37e:	0f be       	out	0x3f, r0	; 63
     380:	cd bf       	out	0x3d, r28	; 61
     382:	cf 91       	pop	r28
     384:	df 91       	pop	r29
     386:	08 95       	ret

00000388 <ee24cxxx_write_bytes>:

/* also use page write mode */
int ee24cxxx_write_bytes(uint16_t addr, int len, uint8_t *buf)
{
     388:	df 93       	push	r29
     38a:	cf 93       	push	r28
     38c:	cd b7       	in	r28, 0x3d	; 61
     38e:	de b7       	in	r29, 0x3e	; 62
     390:	2a 97       	sbiw	r28, 0x0a	; 10
     392:	0f b6       	in	r0, 0x3f	; 63
     394:	f8 94       	cli
     396:	de bf       	out	0x3e, r29	; 62
     398:	0f be       	out	0x3f, r0	; 63
     39a:	cd bf       	out	0x3d, r28	; 61
     39c:	9e 83       	std	Y+6, r25	; 0x06
     39e:	8d 83       	std	Y+5, r24	; 0x05
     3a0:	78 87       	std	Y+8, r23	; 0x08
     3a2:	6f 83       	std	Y+7, r22	; 0x07
     3a4:	5a 87       	std	Y+10, r21	; 0x0a
     3a6:	49 87       	std	Y+9, r20	; 0x09
  int rv;
  int total=0;
     3a8:	1a 82       	std	Y+2, r1	; 0x02
     3aa:	19 82       	std	Y+1, r1	; 0x01
  
  do
    {
      rv = ee24cxxx_write_page(addr, len, buf);
     3ac:	8d 81       	ldd	r24, Y+5	; 0x05
     3ae:	9e 81       	ldd	r25, Y+6	; 0x06
     3b0:	4f 81       	ldd	r20, Y+7	; 0x07
     3b2:	58 85       	ldd	r21, Y+8	; 0x08
     3b4:	29 85       	ldd	r18, Y+9	; 0x09
     3b6:	3a 85       	ldd	r19, Y+10	; 0x0a
     3b8:	ba 01       	movw	r22, r20
     3ba:	a9 01       	movw	r20, r18
     3bc:	a0 de       	rcall	.-704    	; 0xfe <ee24cxxx_write_page>
     3be:	9c 83       	std	Y+4, r25	; 0x04
     3c0:	8b 83       	std	Y+3, r24	; 0x03
	1)rv==-1: error.
	2)rv==0: retry.
	3)rv<len: need to store the rest bytes to a new page.
	4)rv==len: all bytes have been stored in this page. so I can return now.
      */
      if(rv==-1)
     3c2:	8b 81       	ldd	r24, Y+3	; 0x03
     3c4:	9c 81       	ldd	r25, Y+4	; 0x04
     3c6:	2f ef       	ldi	r18, 0xFF	; 255
     3c8:	8f 3f       	cpi	r24, 0xFF	; 255
     3ca:	92 07       	cpc	r25, r18
     3cc:	19 f4       	brne	.+6      	; 0x3d4 <ee24cxxx_write_bytes+0x4c>
	return -1;
     3ce:	8f ef       	ldi	r24, 0xFF	; 255
     3d0:	9f ef       	ldi	r25, 0xFF	; 255
     3d2:	29 c0       	rjmp	.+82     	; 0x426 <ee24cxxx_write_bytes+0x9e>
      len -= rv;      
     3d4:	2f 81       	ldd	r18, Y+7	; 0x07
     3d6:	38 85       	ldd	r19, Y+8	; 0x08
     3d8:	8b 81       	ldd	r24, Y+3	; 0x03
     3da:	9c 81       	ldd	r25, Y+4	; 0x04
     3dc:	a9 01       	movw	r20, r18
     3de:	48 1b       	sub	r20, r24
     3e0:	59 0b       	sbc	r21, r25
     3e2:	ca 01       	movw	r24, r20
     3e4:	98 87       	std	Y+8, r25	; 0x08
     3e6:	8f 83       	std	Y+7, r24	; 0x07
      addr += rv;
     3e8:	8b 81       	ldd	r24, Y+3	; 0x03
     3ea:	9c 81       	ldd	r25, Y+4	; 0x04
     3ec:	2d 81       	ldd	r18, Y+5	; 0x05
     3ee:	3e 81       	ldd	r19, Y+6	; 0x06
     3f0:	82 0f       	add	r24, r18
     3f2:	93 1f       	adc	r25, r19
     3f4:	9e 83       	std	Y+6, r25	; 0x06
     3f6:	8d 83       	std	Y+5, r24	; 0x05
      buf += rv;
     3f8:	8b 81       	ldd	r24, Y+3	; 0x03
     3fa:	9c 81       	ldd	r25, Y+4	; 0x04
     3fc:	29 85       	ldd	r18, Y+9	; 0x09
     3fe:	3a 85       	ldd	r19, Y+10	; 0x0a
     400:	82 0f       	add	r24, r18
     402:	93 1f       	adc	r25, r19
     404:	9a 87       	std	Y+10, r25	; 0x0a
     406:	89 87       	std	Y+9, r24	; 0x09
      total += rv;
     408:	29 81       	ldd	r18, Y+1	; 0x01
     40a:	3a 81       	ldd	r19, Y+2	; 0x02
     40c:	8b 81       	ldd	r24, Y+3	; 0x03
     40e:	9c 81       	ldd	r25, Y+4	; 0x04
     410:	82 0f       	add	r24, r18
     412:	93 1f       	adc	r25, r19
     414:	9a 83       	std	Y+2, r25	; 0x02
     416:	89 83       	std	Y+1, r24	; 0x01
    }
  while(len > 0);
     418:	8f 81       	ldd	r24, Y+7	; 0x07
     41a:	98 85       	ldd	r25, Y+8	; 0x08
     41c:	18 16       	cp	r1, r24
     41e:	19 06       	cpc	r1, r25
     420:	2c f2       	brlt	.-118    	; 0x3ac <ee24cxxx_write_bytes+0x24>
  
  return total;
     422:	89 81       	ldd	r24, Y+1	; 0x01
     424:	9a 81       	ldd	r25, Y+2	; 0x02
      
}
     426:	2a 96       	adiw	r28, 0x0a	; 10
     428:	0f b6       	in	r0, 0x3f	; 63
     42a:	f8 94       	cli
     42c:	de bf       	out	0x3e, r29	; 62
     42e:	0f be       	out	0x3f, r0	; 63
     430:	cd bf       	out	0x3d, r28	; 61
     432:	cf 91       	pop	r28
     434:	df 91       	pop	r29
     436:	08 95       	ret

00000438 <ee24cxxx_read_bytes>:

/*random/sequential read mode*/
int ee24cxxx_read_bytes(uint16_t addr, int len, uint8_t *buf)
{
     438:	df 93       	push	r29
     43a:	cf 93       	push	r28
     43c:	cd b7       	in	r28, 0x3d	; 61
     43e:	de b7       	in	r29, 0x3e	; 62
     440:	29 97       	sbiw	r28, 0x09	; 9
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
     44c:	9d 83       	std	Y+5, r25	; 0x05
     44e:	8c 83       	std	Y+4, r24	; 0x04
     450:	7f 83       	std	Y+7, r23	; 0x07
     452:	6e 83       	std	Y+6, r22	; 0x06
     454:	59 87       	std	Y+9, r21	; 0x09
     456:	48 87       	std	Y+8, r20	; 0x08
  uint8_t twcr;
  int rv=0;
     458:	1b 82       	std	Y+3, r1	; 0x03
     45a:	1a 82       	std	Y+2, r1	; 0x02
     45c:	0d c0       	rjmp	.+26     	; 0x478 <__stack+0x19>
    {
    case TW_REP_START: /* OK, but should not happen */
    case TW_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
     45e:	00 00       	nop
     460:	0b c0       	rjmp	.+22     	; 0x478 <__stack+0x19>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_SLA_ACK:
      break;
    case TW_MT_SLA_NACK: /* nack during select: device busy writing */
      goto begin;
     462:	00 00       	nop
     464:	09 c0       	rjmp	.+18     	; 0x478 <__stack+0x19>
    case TW_MT_ARB_LOST: /* re-arbitrate */
      goto begin;
     466:	00 00       	nop
     468:	07 c0       	rjmp	.+14     	; 0x478 <__stack+0x19>
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
     46a:	00 00       	nop
     46c:	05 c0       	rjmp	.+10     	; 0x478 <__stack+0x19>
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
     46e:	00 00       	nop
     470:	03 c0       	rjmp	.+6      	; 0x478 <__stack+0x19>
    {
    case TW_START: /* OK, but should not happen */
    case TW_REP_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
     472:	00 00       	nop
     474:	01 c0       	rjmp	.+2      	; 0x478 <__stack+0x19>
    case TW_MR_SLA_ACK:
      break;
    case TW_MR_SLA_NACK:
      goto quit;
    case TW_MR_ARB_LOST:
      goto begin;
     476:	00 00       	nop
{
  uint8_t twcr;
  int rv=0;
  
 begin:
  TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* send start condition */
     478:	86 e5       	ldi	r24, 0x56	; 86
     47a:	90 e0       	ldi	r25, 0x00	; 0
     47c:	24 ea       	ldi	r18, 0xA4	; 164
     47e:	fc 01       	movw	r30, r24
     480:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     482:	00 00       	nop
     484:	86 e5       	ldi	r24, 0x56	; 86
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	fc 01       	movw	r30, r24
     48a:	80 81       	ld	r24, Z
     48c:	88 23       	and	r24, r24
     48e:	d4 f7       	brge	.-12     	; 0x484 <__stack+0x25>
  switch ((twst = TW_STATUS))
     490:	81 e2       	ldi	r24, 0x21	; 33
     492:	90 e0       	ldi	r25, 0x00	; 0
     494:	fc 01       	movw	r30, r24
     496:	80 81       	ld	r24, Z
     498:	88 7f       	andi	r24, 0xF8	; 248
     49a:	80 93 b3 00 	sts	0x00B3, r24
     49e:	80 91 b3 00 	lds	r24, 0x00B3
     4a2:	88 2f       	mov	r24, r24
     4a4:	90 e0       	ldi	r25, 0x00	; 0
     4a6:	80 31       	cpi	r24, 0x10	; 16
     4a8:	91 05       	cpc	r25, r1
     4aa:	31 f0       	breq	.+12     	; 0x4b8 <__stack+0x59>
     4ac:	88 33       	cpi	r24, 0x38	; 56
     4ae:	91 05       	cpc	r25, r1
     4b0:	b1 f2       	breq	.-84     	; 0x45e <ee24cxxx_read_bytes+0x26>
     4b2:	88 30       	cpi	r24, 0x08	; 8
     4b4:	91 05       	cpc	r25, r1
     4b6:	59 f4       	brne	.+22     	; 0x4ce <__stack+0x6f>
    default:
      return -1;
      /*do /not/ send stop condition*/
    }
  
  TWDR = SLA_W_24CXXX;
     4b8:	83 e2       	ldi	r24, 0x23	; 35
     4ba:	90 e0       	ldi	r25, 0x00	; 0
     4bc:	20 ea       	ldi	r18, 0xA0	; 160
     4be:	fc 01       	movw	r30, r24
     4c0:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     4c2:	86 e5       	ldi	r24, 0x56	; 86
     4c4:	90 e0       	ldi	r25, 0x00	; 0
     4c6:	24 e8       	ldi	r18, 0x84	; 132
     4c8:	fc 01       	movw	r30, r24
     4ca:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     4cc:	03 c0       	rjmp	.+6      	; 0x4d4 <__stack+0x75>
    case TW_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      return -1;
     4ce:	8f ef       	ldi	r24, 0xFF	; 255
     4d0:	9f ef       	ldi	r25, 0xFF	; 255
     4d2:	36 c1       	rjmp	.+620    	; 0x740 <__stack+0x2e1>
      /*do /not/ send stop condition*/
    }
  
  TWDR = SLA_W_24CXXX;
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     4d4:	86 e5       	ldi	r24, 0x56	; 86
     4d6:	90 e0       	ldi	r25, 0x00	; 0
     4d8:	fc 01       	movw	r30, r24
     4da:	80 81       	ld	r24, Z
     4dc:	88 23       	and	r24, r24
     4de:	d4 f7       	brge	.-12     	; 0x4d4 <__stack+0x75>
  switch ((twst = TW_STATUS))
     4e0:	81 e2       	ldi	r24, 0x21	; 33
     4e2:	90 e0       	ldi	r25, 0x00	; 0
     4e4:	fc 01       	movw	r30, r24
     4e6:	80 81       	ld	r24, Z
     4e8:	88 7f       	andi	r24, 0xF8	; 248
     4ea:	80 93 b3 00 	sts	0x00B3, r24
     4ee:	80 91 b3 00 	lds	r24, 0x00B3
     4f2:	88 2f       	mov	r24, r24
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	80 32       	cpi	r24, 0x20	; 32
     4f8:	91 05       	cpc	r25, r1
     4fa:	09 f4       	brne	.+2      	; 0x4fe <__stack+0x9f>
     4fc:	b2 cf       	rjmp	.-156    	; 0x462 <__stack+0x3>
     4fe:	88 33       	cpi	r24, 0x38	; 56
     500:	91 05       	cpc	r25, r1
     502:	09 f4       	brne	.+2      	; 0x506 <__stack+0xa7>
     504:	b0 cf       	rjmp	.-160    	; 0x466 <__stack+0x7>
     506:	88 31       	cpi	r24, 0x18	; 24
     508:	91 05       	cpc	r25, r1
     50a:	71 f4       	brne	.+28     	; 0x528 <__stack+0xc9>
    default:
      rv=-1;
      goto quit; /*return error and send stop condition*/
    }

  TWDR = addr>>8; /* first address word (high)*/
     50c:	83 e2       	ldi	r24, 0x23	; 35
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	2c 81       	ldd	r18, Y+4	; 0x04
     512:	3d 81       	ldd	r19, Y+5	; 0x05
     514:	23 2f       	mov	r18, r19
     516:	33 27       	eor	r19, r19
     518:	fc 01       	movw	r30, r24
     51a:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     51c:	86 e5       	ldi	r24, 0x56	; 86
     51e:	90 e0       	ldi	r25, 0x00	; 0
     520:	24 e8       	ldi	r18, 0x84	; 132
     522:	fc 01       	movw	r30, r24
     524:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     526:	05 c0       	rjmp	.+10     	; 0x532 <__stack+0xd3>
    case TW_MT_SLA_NACK: /* nack during select: device busy writing */
      goto begin;
    case TW_MT_ARB_LOST: /* re-arbitrate */
      goto begin;
    default:
      rv=-1;
     528:	8f ef       	ldi	r24, 0xFF	; 255
     52a:	9f ef       	ldi	r25, 0xFF	; 255
     52c:	9b 83       	std	Y+3, r25	; 0x03
     52e:	8a 83       	std	Y+2, r24	; 0x02
      goto quit; /*return error and send stop condition*/
     530:	00 c1       	rjmp	.+512    	; 0x732 <__stack+0x2d3>
    }

  TWDR = addr>>8; /* first address word (high)*/
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     532:	86 e5       	ldi	r24, 0x56	; 86
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	fc 01       	movw	r30, r24
     538:	80 81       	ld	r24, Z
     53a:	88 23       	and	r24, r24
     53c:	d4 f7       	brge	.-12     	; 0x532 <__stack+0xd3>
  switch ((twst = TW_STATUS))
     53e:	81 e2       	ldi	r24, 0x21	; 33
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	fc 01       	movw	r30, r24
     544:	80 81       	ld	r24, Z
     546:	88 7f       	andi	r24, 0xF8	; 248
     548:	80 93 b3 00 	sts	0x00B3, r24
     54c:	80 91 b3 00 	lds	r24, 0x00B3
     550:	88 2f       	mov	r24, r24
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	80 33       	cpi	r24, 0x30	; 48
     556:	91 05       	cpc	r25, r1
     558:	09 f4       	brne	.+2      	; 0x55c <__stack+0xfd>
     55a:	e6 c0       	rjmp	.+460    	; 0x728 <__stack+0x2c9>
     55c:	88 33       	cpi	r24, 0x38	; 56
     55e:	91 05       	cpc	r25, r1
     560:	09 f4       	brne	.+2      	; 0x564 <__stack+0x105>
     562:	83 cf       	rjmp	.-250    	; 0x46a <__stack+0xb>
     564:	88 32       	cpi	r24, 0x28	; 40
     566:	91 05       	cpc	r25, r1
     568:	59 f4       	brne	.+22     	; 0x580 <__stack+0x121>
      goto begin;
    default:
      rv=-1;
      goto quit;
    }
  TWDR = addr&0x00ff; /*second address word (low)*/
     56a:	83 e2       	ldi	r24, 0x23	; 35
     56c:	90 e0       	ldi	r25, 0x00	; 0
     56e:	2c 81       	ldd	r18, Y+4	; 0x04
     570:	fc 01       	movw	r30, r24
     572:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     574:	86 e5       	ldi	r24, 0x56	; 86
     576:	90 e0       	ldi	r25, 0x00	; 0
     578:	24 e8       	ldi	r18, 0x84	; 132
     57a:	fc 01       	movw	r30, r24
     57c:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     57e:	05 c0       	rjmp	.+10     	; 0x58a <__stack+0x12b>
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     580:	8f ef       	ldi	r24, 0xFF	; 255
     582:	9f ef       	ldi	r25, 0xFF	; 255
     584:	9b 83       	std	Y+3, r25	; 0x03
     586:	8a 83       	std	Y+2, r24	; 0x02
      goto quit;
     588:	d4 c0       	rjmp	.+424    	; 0x732 <__stack+0x2d3>
    }
  TWDR = addr&0x00ff; /*second address word (low)*/
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     58a:	86 e5       	ldi	r24, 0x56	; 86
     58c:	90 e0       	ldi	r25, 0x00	; 0
     58e:	fc 01       	movw	r30, r24
     590:	80 81       	ld	r24, Z
     592:	88 23       	and	r24, r24
     594:	d4 f7       	brge	.-12     	; 0x58a <__stack+0x12b>
  switch ((twst = TW_STATUS))
     596:	81 e2       	ldi	r24, 0x21	; 33
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	fc 01       	movw	r30, r24
     59c:	80 81       	ld	r24, Z
     59e:	88 7f       	andi	r24, 0xF8	; 248
     5a0:	80 93 b3 00 	sts	0x00B3, r24
     5a4:	80 91 b3 00 	lds	r24, 0x00B3
     5a8:	88 2f       	mov	r24, r24
     5aa:	90 e0       	ldi	r25, 0x00	; 0
     5ac:	80 33       	cpi	r24, 0x30	; 48
     5ae:	91 05       	cpc	r25, r1
     5b0:	09 f4       	brne	.+2      	; 0x5b4 <__stack+0x155>
     5b2:	bc c0       	rjmp	.+376    	; 0x72c <__stack+0x2cd>
     5b4:	88 33       	cpi	r24, 0x38	; 56
     5b6:	91 05       	cpc	r25, r1
     5b8:	09 f4       	brne	.+2      	; 0x5bc <__stack+0x15d>
     5ba:	59 cf       	rjmp	.-334    	; 0x46e <__stack+0xf>
     5bc:	88 32       	cpi	r24, 0x28	; 40
     5be:	91 05       	cpc	r25, r1
     5c0:	31 f4       	brne	.+12     	; 0x5ce <__stack+0x16f>
      goto quit;
    }
  

  /*Next cycle: master receiver mode*/
  TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* send (rep.) start condition */
     5c2:	86 e5       	ldi	r24, 0x56	; 86
     5c4:	90 e0       	ldi	r25, 0x00	; 0
     5c6:	24 ea       	ldi	r18, 0xA4	; 164
     5c8:	fc 01       	movw	r30, r24
     5ca:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     5cc:	05 c0       	rjmp	.+10     	; 0x5d8 <__stack+0x179>
    case TW_MT_DATA_NACK:
      goto quit;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     5ce:	8f ef       	ldi	r24, 0xFF	; 255
     5d0:	9f ef       	ldi	r25, 0xFF	; 255
     5d2:	9b 83       	std	Y+3, r25	; 0x03
     5d4:	8a 83       	std	Y+2, r24	; 0x02
      goto quit;
     5d6:	ad c0       	rjmp	.+346    	; 0x732 <__stack+0x2d3>
    }
  

  /*Next cycle: master receiver mode*/
  TWCR = _BV(TWINT) | _BV(TWSTA) | _BV(TWEN); /* send (rep.) start condition */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     5d8:	86 e5       	ldi	r24, 0x56	; 86
     5da:	90 e0       	ldi	r25, 0x00	; 0
     5dc:	fc 01       	movw	r30, r24
     5de:	80 81       	ld	r24, Z
     5e0:	88 23       	and	r24, r24
     5e2:	d4 f7       	brge	.-12     	; 0x5d8 <__stack+0x179>
  switch ((twst = TW_STATUS))
     5e4:	81 e2       	ldi	r24, 0x21	; 33
     5e6:	90 e0       	ldi	r25, 0x00	; 0
     5e8:	fc 01       	movw	r30, r24
     5ea:	80 81       	ld	r24, Z
     5ec:	88 7f       	andi	r24, 0xF8	; 248
     5ee:	80 93 b3 00 	sts	0x00B3, r24
     5f2:	80 91 b3 00 	lds	r24, 0x00B3
     5f6:	88 2f       	mov	r24, r24
     5f8:	90 e0       	ldi	r25, 0x00	; 0
     5fa:	80 31       	cpi	r24, 0x10	; 16
     5fc:	91 05       	cpc	r25, r1
     5fe:	39 f0       	breq	.+14     	; 0x60e <__stack+0x1af>
     600:	88 33       	cpi	r24, 0x38	; 56
     602:	91 05       	cpc	r25, r1
     604:	09 f4       	brne	.+2      	; 0x608 <__stack+0x1a9>
     606:	35 cf       	rjmp	.-406    	; 0x472 <__stack+0x13>
     608:	88 30       	cpi	r24, 0x08	; 8
     60a:	91 05       	cpc	r25, r1
     60c:	59 f4       	brne	.+22     	; 0x624 <__stack+0x1c5>
    default:
      rv=-1;
      goto quit;
    }
  
  TWDR = SLA_R_24CXXX;
     60e:	83 e2       	ldi	r24, 0x23	; 35
     610:	90 e0       	ldi	r25, 0x00	; 0
     612:	21 ea       	ldi	r18, 0xA1	; 161
     614:	fc 01       	movw	r30, r24
     616:	20 83       	st	Z, r18
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
     618:	86 e5       	ldi	r24, 0x56	; 86
     61a:	90 e0       	ldi	r25, 0x00	; 0
     61c:	24 e8       	ldi	r18, 0x84	; 132
     61e:	fc 01       	movw	r30, r24
     620:	20 83       	st	Z, r18
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     622:	05 c0       	rjmp	.+10     	; 0x62e <__stack+0x1cf>
    case TW_REP_START:
      break;
    case TW_MT_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     624:	8f ef       	ldi	r24, 0xFF	; 255
     626:	9f ef       	ldi	r25, 0xFF	; 255
     628:	9b 83       	std	Y+3, r25	; 0x03
     62a:	8a 83       	std	Y+2, r24	; 0x02
      goto quit;
     62c:	82 c0       	rjmp	.+260    	; 0x732 <__stack+0x2d3>
    }
  
  TWDR = SLA_R_24CXXX;
  TWCR = _BV(TWINT) | _BV(TWEN); /* clear interrupt to start transmission */
  while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     62e:	86 e5       	ldi	r24, 0x56	; 86
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	fc 01       	movw	r30, r24
     634:	80 81       	ld	r24, Z
     636:	88 23       	and	r24, r24
     638:	d4 f7       	brge	.-12     	; 0x62e <__stack+0x1cf>
  switch ((twst = TW_STATUS))
     63a:	81 e2       	ldi	r24, 0x21	; 33
     63c:	90 e0       	ldi	r25, 0x00	; 0
     63e:	fc 01       	movw	r30, r24
     640:	80 81       	ld	r24, Z
     642:	88 7f       	andi	r24, 0xF8	; 248
     644:	80 93 b3 00 	sts	0x00B3, r24
     648:	80 91 b3 00 	lds	r24, 0x00B3
     64c:	88 2f       	mov	r24, r24
     64e:	90 e0       	ldi	r25, 0x00	; 0
     650:	80 34       	cpi	r24, 0x40	; 64
     652:	91 05       	cpc	r25, r1
     654:	49 f0       	breq	.+18     	; 0x668 <__stack+0x209>
     656:	88 34       	cpi	r24, 0x48	; 72
     658:	91 05       	cpc	r25, r1
     65a:	09 f4       	brne	.+2      	; 0x65e <__stack+0x1ff>
     65c:	69 c0       	rjmp	.+210    	; 0x730 <__stack+0x2d1>
     65e:	88 33       	cpi	r24, 0x38	; 56
     660:	91 05       	cpc	r25, r1
     662:	09 f4       	brne	.+2      	; 0x666 <__stack+0x207>
     664:	08 cf       	rjmp	.-496    	; 0x476 <__stack+0x17>
     666:	03 c0       	rjmp	.+6      	; 0x66e <__stack+0x20f>
  /*
    1)len=1: after receiving a byte, the Master Receiver send NACK, then send stop.
    2)len>1: after receiving a byte, the Master Receiver send ACK, so the eeprom
    will send the following byte.
    about TWEA bit, see also at24c128/256 and atmega48 datasheet for details */  
  twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA); /* MR send ACK */
     668:	84 ec       	ldi	r24, 0xC4	; 196
     66a:	89 83       	std	Y+1, r24	; 0x01
  for(; len>0; len--)
     66c:	56 c0       	rjmp	.+172    	; 0x71a <__stack+0x2bb>
    case TW_MR_SLA_NACK:
      goto quit;
    case TW_MR_ARB_LOST:
      goto begin;
    default:
      rv=-1;
     66e:	8f ef       	ldi	r24, 0xFF	; 255
     670:	9f ef       	ldi	r25, 0xFF	; 255
     672:	9b 83       	std	Y+3, r25	; 0x03
     674:	8a 83       	std	Y+2, r24	; 0x02
      goto quit;
     676:	5d c0       	rjmp	.+186    	; 0x732 <__stack+0x2d3>
    will send the following byte.
    about TWEA bit, see also at24c128/256 and atmega48 datasheet for details */  
  twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA); /* MR send ACK */
  for(; len>0; len--)
    {
      if(len==1)
     678:	8e 81       	ldd	r24, Y+6	; 0x06
     67a:	9f 81       	ldd	r25, Y+7	; 0x07
     67c:	81 30       	cpi	r24, 0x01	; 1
     67e:	91 05       	cpc	r25, r1
     680:	11 f4       	brne	.+4      	; 0x686 <__stack+0x227>
	twcr = _BV(TWINT) | _BV(TWEN); /* send NACK */
     682:	84 e8       	ldi	r24, 0x84	; 132
     684:	89 83       	std	Y+1, r24	; 0x01
      
      TWCR=twcr; /* clear interrupt to start transmission */
     686:	86 e5       	ldi	r24, 0x56	; 86
     688:	90 e0       	ldi	r25, 0x00	; 0
     68a:	29 81       	ldd	r18, Y+1	; 0x01
     68c:	fc 01       	movw	r30, r24
     68e:	20 83       	st	Z, r18
      
      while ((TWCR & _BV(TWINT)) == 0) ; /* wait for transmission */
     690:	00 00       	nop
     692:	86 e5       	ldi	r24, 0x56	; 86
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	fc 01       	movw	r30, r24
     698:	80 81       	ld	r24, Z
     69a:	88 23       	and	r24, r24
     69c:	d4 f7       	brge	.-12     	; 0x692 <__stack+0x233>
      switch ((twst = TW_STATUS))
     69e:	81 e2       	ldi	r24, 0x21	; 33
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	fc 01       	movw	r30, r24
     6a4:	80 81       	ld	r24, Z
     6a6:	88 7f       	andi	r24, 0xF8	; 248
     6a8:	80 93 b3 00 	sts	0x00B3, r24
     6ac:	80 91 b3 00 	lds	r24, 0x00B3
     6b0:	88 2f       	mov	r24, r24
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	80 35       	cpi	r24, 0x50	; 80
     6b6:	91 05       	cpc	r25, r1
     6b8:	99 f0       	breq	.+38     	; 0x6e0 <__stack+0x281>
     6ba:	88 35       	cpi	r24, 0x58	; 88
     6bc:	91 05       	cpc	r25, r1
     6be:	19 f5       	brne	.+70     	; 0x706 <__stack+0x2a7>
	{
	case TW_MR_DATA_NACK:
	  *buf = TWDR;
     6c0:	83 e2       	ldi	r24, 0x23	; 35
     6c2:	90 e0       	ldi	r25, 0x00	; 0
     6c4:	fc 01       	movw	r30, r24
     6c6:	20 81       	ld	r18, Z
     6c8:	88 85       	ldd	r24, Y+8	; 0x08
     6ca:	99 85       	ldd	r25, Y+9	; 0x09
     6cc:	fc 01       	movw	r30, r24
     6ce:	20 83       	st	Z, r18
	  rv++;
     6d0:	8a 81       	ldd	r24, Y+2	; 0x02
     6d2:	9b 81       	ldd	r25, Y+3	; 0x03
     6d4:	01 96       	adiw	r24, 0x01	; 1
     6d6:	9b 83       	std	Y+3, r25	; 0x03
     6d8:	8a 83       	std	Y+2, r24	; 0x02
	  len=0; /*just ensure*/
     6da:	1f 82       	std	Y+7, r1	; 0x07
     6dc:	1e 82       	std	Y+6, r1	; 0x06
	  break;
     6de:	18 c0       	rjmp	.+48     	; 0x710 <__stack+0x2b1>
	case TW_MR_DATA_ACK:
	  *buf = TWDR;
     6e0:	83 e2       	ldi	r24, 0x23	; 35
     6e2:	90 e0       	ldi	r25, 0x00	; 0
     6e4:	fc 01       	movw	r30, r24
     6e6:	20 81       	ld	r18, Z
     6e8:	88 85       	ldd	r24, Y+8	; 0x08
     6ea:	99 85       	ldd	r25, Y+9	; 0x09
     6ec:	fc 01       	movw	r30, r24
     6ee:	20 83       	st	Z, r18
	  buf++;
     6f0:	88 85       	ldd	r24, Y+8	; 0x08
     6f2:	99 85       	ldd	r25, Y+9	; 0x09
     6f4:	01 96       	adiw	r24, 0x01	; 1
     6f6:	99 87       	std	Y+9, r25	; 0x09
     6f8:	88 87       	std	Y+8, r24	; 0x08
	  rv++;
     6fa:	8a 81       	ldd	r24, Y+2	; 0x02
     6fc:	9b 81       	ldd	r25, Y+3	; 0x03
     6fe:	01 96       	adiw	r24, 0x01	; 1
     700:	9b 83       	std	Y+3, r25	; 0x03
     702:	8a 83       	std	Y+2, r24	; 0x02
	  break;
     704:	05 c0       	rjmp	.+10     	; 0x710 <__stack+0x2b1>
	default:
	  rv=-1;
     706:	8f ef       	ldi	r24, 0xFF	; 255
     708:	9f ef       	ldi	r25, 0xFF	; 255
     70a:	9b 83       	std	Y+3, r25	; 0x03
     70c:	8a 83       	std	Y+2, r24	; 0x02
	  goto quit;
     70e:	11 c0       	rjmp	.+34     	; 0x732 <__stack+0x2d3>
    1)len=1: after receiving a byte, the Master Receiver send NACK, then send stop.
    2)len>1: after receiving a byte, the Master Receiver send ACK, so the eeprom
    will send the following byte.
    about TWEA bit, see also at24c128/256 and atmega48 datasheet for details */  
  twcr = _BV(TWINT) | _BV(TWEN) | _BV(TWEA); /* MR send ACK */
  for(; len>0; len--)
     710:	8e 81       	ldd	r24, Y+6	; 0x06
     712:	9f 81       	ldd	r25, Y+7	; 0x07
     714:	01 97       	sbiw	r24, 0x01	; 1
     716:	9f 83       	std	Y+7, r25	; 0x07
     718:	8e 83       	std	Y+6, r24	; 0x06
     71a:	8e 81       	ldd	r24, Y+6	; 0x06
     71c:	9f 81       	ldd	r25, Y+7	; 0x07
     71e:	18 16       	cp	r1, r24
     720:	19 06       	cpc	r1, r25
     722:	0c f4       	brge	.+2      	; 0x726 <__stack+0x2c7>
     724:	a9 cf       	rjmp	.-174    	; 0x678 <__stack+0x219>
     726:	05 c0       	rjmp	.+10     	; 0x732 <__stack+0x2d3>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
     728:	00 00       	nop
     72a:	03 c0       	rjmp	.+6      	; 0x732 <__stack+0x2d3>
  switch ((twst = TW_STATUS))
    {
    case TW_MT_DATA_ACK:
      break;
    case TW_MT_DATA_NACK:
      goto quit;
     72c:	00 00       	nop
     72e:	01 c0       	rjmp	.+2      	; 0x732 <__stack+0x2d3>
  switch ((twst = TW_STATUS))
    {
    case TW_MR_SLA_ACK:
      break;
    case TW_MR_SLA_NACK:
      goto quit;
     730:	00 00       	nop
	  goto quit;
	  
	}
    }
 quit:
  TWCR = _BV(TWINT) | _BV(TWSTO) | _BV(TWEN); /* send stop condition */
     732:	86 e5       	ldi	r24, 0x56	; 86
     734:	90 e0       	ldi	r25, 0x00	; 0
     736:	24 e9       	ldi	r18, 0x94	; 148
     738:	fc 01       	movw	r30, r24
     73a:	20 83       	st	Z, r18
  return rv;
     73c:	8a 81       	ldd	r24, Y+2	; 0x02
     73e:	9b 81       	ldd	r25, Y+3	; 0x03
  
     740:	29 96       	adiw	r28, 0x09	; 9
     742:	0f b6       	in	r0, 0x3f	; 63
     744:	f8 94       	cli
     746:	de bf       	out	0x3e, r29	; 62
     748:	0f be       	out	0x3f, r0	; 63
     74a:	cd bf       	out	0x3d, r28	; 61
     74c:	cf 91       	pop	r28
     74e:	df 91       	pop	r29
     750:	08 95       	ret

00000752 <i2c_delay_T2>:
;*************************************************************************
	.stabs	"",100,0,0,i2c_delay_T2
	.stabs	"i2cmaster.S",100,0,0,i2c_delay_T2
	.func i2c_delay_T2	; delay 5.0 microsec with 4 Mhz crystal	
i2c_delay_T2:        ; 4 cycles
	rjmp 1f      ; 2   "
     752:	00 c0       	rjmp	.+0      	; 0x754 <i2c_delay_T2+0x2>
1:	rjmp 2f      ; 2   "
     754:	00 c0       	rjmp	.+0      	; 0x756 <i2c_delay_T2+0x4>
2:	rjmp 3f      ; 2   "
     756:	00 c0       	rjmp	.+0      	; 0x758 <i2c_delay_T2+0x6>
3:	rjmp 4f      ; 2   "
     758:	00 c0       	rjmp	.+0      	; 0x75a <i2c_delay_T2+0x8>
4:	rjmp 5f      ; 2   "
     75a:	00 c0       	rjmp	.+0      	; 0x75c <i2c_delay_T2+0xa>
5: 	rjmp 6f      ; 2   "
     75c:	00 c0       	rjmp	.+0      	; 0x75e <i2c_delay_T2+0xc>
6:	nop          ; 1   "
     75e:	00 00       	nop
	ret          ; 3   "
     760:	08 95       	ret

00000762 <i2c_init>:
; extern void i2c_init(void)
;*************************************************************************
	.global i2c_init
	.func i2c_init
i2c_init:
	cbi SDA_DDR,SDA		;release SDA
     762:	8c 98       	cbi	0x11, 4	; 17
	cbi SCL_DDR,SCL		;release SCL
     764:	8d 98       	cbi	0x11, 5	; 17
	cbi SDA_OUT,SDA
     766:	94 98       	cbi	0x12, 4	; 18
	cbi SCL_OUT,SCL
     768:	95 98       	cbi	0x12, 5	; 18
	ret
     76a:	08 95       	ret

0000076c <i2c_start>:
;*************************************************************************

	.global i2c_start
	.func   i2c_start
i2c_start:
	sbi 	SDA_DDR,SDA	;force SDA low
     76c:	8c 9a       	sbi	0x11, 4	; 17
	rcall 	i2c_delay_T2	;delay T/2
     76e:	f1 df       	rcall	.-30     	; 0x752 <i2c_delay_T2>
	
	rcall 	i2c_write	;write address
     770:	1d d0       	rcall	.+58     	; 0x7ac <i2c_write>
	ret
     772:	08 95       	ret

00000774 <i2c_rep_start>:
;*************************************************************************

	.global i2c_rep_start
	.func	i2c_rep_start
i2c_rep_start:
	sbi	SCL_DDR,SCL	;force SCL low
     774:	8d 9a       	sbi	0x11, 5	; 17
	rcall 	i2c_delay_T2	;delay  T/2
     776:	ed df       	rcall	.-38     	; 0x752 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     778:	8c 98       	cbi	0x11, 4	; 17
	rcall	i2c_delay_T2	;delay T/2
     77a:	eb df       	rcall	.-42     	; 0x752 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     77c:	8d 98       	cbi	0x11, 5	; 17
	rcall 	i2c_delay_T2	;delay  T/2
     77e:	e9 df       	rcall	.-46     	; 0x752 <i2c_delay_T2>
	sbi 	SDA_DDR,SDA	;force SDA low
     780:	8c 9a       	sbi	0x11, 4	; 17
	rcall 	i2c_delay_T2	;delay	T/2
     782:	e7 df       	rcall	.-50     	; 0x752 <i2c_delay_T2>
	
	rcall	i2c_write	;write address
     784:	13 d0       	rcall	.+38     	; 0x7ac <i2c_write>
	ret
     786:	08 95       	ret

00000788 <i2c_start_wait>:
;*************************************************************************

	.global i2c_start_wait
	.func   i2c_start_wait
i2c_start_wait:
	mov	__tmp_reg__,r24
     788:	08 2e       	mov	r0, r24

0000078a <i2c_start_wait1>:
i2c_start_wait1:
	sbi 	SDA_DDR,SDA	;force SDA low
     78a:	8c 9a       	sbi	0x11, 4	; 17
	rcall 	i2c_delay_T2	;delay T/2
     78c:	e2 df       	rcall	.-60     	; 0x752 <i2c_delay_T2>
	mov	r24,__tmp_reg__
     78e:	80 2d       	mov	r24, r0
	rcall 	i2c_write	;write address
     790:	0d d0       	rcall	.+26     	; 0x7ac <i2c_write>
	tst	r24		;if device not busy -> done
     792:	88 23       	and	r24, r24
	breq	i2c_start_wait_done
     794:	11 f0       	breq	.+4      	; 0x79a <i2c_start_wait_done>
	rcall	i2c_stop	;terminate write operation
     796:	02 d0       	rcall	.+4      	; 0x79c <i2c_stop>
	rjmp	i2c_start_wait1	;device busy, poll ack again
     798:	f8 cf       	rjmp	.-16     	; 0x78a <i2c_start_wait1>

0000079a <i2c_start_wait_done>:
i2c_start_wait_done:
	ret
     79a:	08 95       	ret

0000079c <i2c_stop>:
;*************************************************************************

	.global	i2c_stop
	.func	i2c_stop
i2c_stop:
	sbi	SCL_DDR,SCL	;force SCL low
     79c:	8d 9a       	sbi	0x11, 5	; 17
	sbi	SDA_DDR,SDA	;force SDA low
     79e:	8c 9a       	sbi	0x11, 4	; 17
	rcall	i2c_delay_T2	;delay T/2
     7a0:	d8 df       	rcall	.-80     	; 0x752 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     7a2:	8d 98       	cbi	0x11, 5	; 17
	rcall	i2c_delay_T2	;delay T/2
     7a4:	d6 df       	rcall	.-84     	; 0x752 <i2c_delay_T2>
	cbi	SDA_DDR,SDA	;release SDA
     7a6:	8c 98       	cbi	0x11, 4	; 17
	rcall	i2c_delay_T2	;delay T/2
     7a8:	d4 df       	rcall	.-88     	; 0x752 <i2c_delay_T2>
	ret
     7aa:	08 95       	ret

000007ac <i2c_write>:
;	data = r24,  return = r25(=0):r24
;*************************************************************************
	.global i2c_write
	.func	i2c_write
i2c_write:
	sec			;set carry flag
     7ac:	08 94       	sec
	rol 	r24		;shift in carry and out bit one
     7ae:	88 1f       	adc	r24, r24
	rjmp	i2c_write_first
     7b0:	01 c0       	rjmp	.+2      	; 0x7b4 <i2c_write_first>

000007b2 <i2c_write_bit>:
i2c_write_bit:
	lsl	r24		;if transmit register empty
     7b2:	88 0f       	add	r24, r24

000007b4 <i2c_write_first>:
i2c_write_first:
	breq	i2c_get_ack
     7b4:	59 f0       	breq	.+22     	; 0x7cc <i2c_get_ack>
	sbi	SCL_DDR,SCL	;force SCL low
     7b6:	8d 9a       	sbi	0x11, 5	; 17
	brcc	i2c_write_low
     7b8:	18 f4       	brcc	.+6      	; 0x7c0 <i2c_write_low>
	nop
     7ba:	00 00       	nop
	cbi	SDA_DDR,SDA	;release SDA
     7bc:	8c 98       	cbi	0x11, 4	; 17
	rjmp	i2c_write_high
     7be:	02 c0       	rjmp	.+4      	; 0x7c4 <i2c_write_high>

000007c0 <i2c_write_low>:
i2c_write_low:
	sbi	SDA_DDR,SDA	;force SDA low
     7c0:	8c 9a       	sbi	0x11, 4	; 17
	rjmp	i2c_write_high
     7c2:	00 c0       	rjmp	.+0      	; 0x7c4 <i2c_write_high>

000007c4 <i2c_write_high>:
i2c_write_high:
	rcall 	i2c_delay_T2	;delay T/2
     7c4:	c6 df       	rcall	.-116    	; 0x752 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     7c6:	8d 98       	cbi	0x11, 5	; 17
	rcall	i2c_delay_T2	;delay T/2
     7c8:	c4 df       	rcall	.-120    	; 0x752 <i2c_delay_T2>
	rjmp	i2c_write_bit
     7ca:	f3 cf       	rjmp	.-26     	; 0x7b2 <i2c_write_bit>

000007cc <i2c_get_ack>:
	
i2c_get_ack:
	sbi	SCL_DDR,SCL	;force SCL low
     7cc:	8d 9a       	sbi	0x11, 5	; 17
	cbi	SDA_DDR,SDA	;release SDA
     7ce:	8c 98       	cbi	0x11, 4	; 17
	rcall	i2c_delay_T2	;delay T/2
     7d0:	c0 df       	rcall	.-128    	; 0x752 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     7d2:	8d 98       	cbi	0x11, 5	; 17

000007d4 <i2c_ack_wait>:
i2c_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high (in case wait states are inserted)
     7d4:	85 9b       	sbis	0x10, 5	; 16
	rjmp	i2c_ack_wait
     7d6:	fe cf       	rjmp	.-4      	; 0x7d4 <i2c_ack_wait>
	
	clr	r24		;return 0
     7d8:	88 27       	eor	r24, r24
	sbic	SDA_IN,SDA	;if SDA high -> return 1
     7da:	84 99       	sbic	0x10, 4	; 16
	ldi	r24,1
     7dc:	81 e0       	ldi	r24, 0x01	; 1
	rcall	i2c_delay_T2	;delay T/2
     7de:	b9 df       	rcall	.-142    	; 0x752 <i2c_delay_T2>
	clr	r25
     7e0:	99 27       	eor	r25, r25
	ret
     7e2:	08 95       	ret

000007e4 <i2c_readNak>:
	.global i2c_readAck
	.global i2c_readNak
	.global i2c_read		
	.func	i2c_read
i2c_readNak:
	clr	r24
     7e4:	88 27       	eor	r24, r24
	rjmp	i2c_read
     7e6:	01 c0       	rjmp	.+2      	; 0x7ea <i2c_read>

000007e8 <i2c_readAck>:
i2c_readAck:
	ldi	r24,0x01
     7e8:	81 e0       	ldi	r24, 0x01	; 1

000007ea <i2c_read>:
i2c_read:
	ldi	r23,0x01	;data = 0x01
     7ea:	71 e0       	ldi	r23, 0x01	; 1

000007ec <i2c_read_bit>:
i2c_read_bit:
	sbi	SCL_DDR,SCL	;force SCL low
     7ec:	8d 9a       	sbi	0x11, 5	; 17
	cbi	SDA_DDR,SDA	;release SDA (from previous ACK)
     7ee:	8c 98       	cbi	0x11, 4	; 17
	rcall	i2c_delay_T2	;delay T/2
     7f0:	b0 df       	rcall	.-160    	; 0x752 <i2c_delay_T2>
	
	cbi	SCL_DDR,SCL	;release SCL
     7f2:	8d 98       	cbi	0x11, 5	; 17
	rcall	i2c_delay_T2	;delay T/2
     7f4:	ae df       	rcall	.-164    	; 0x752 <i2c_delay_T2>

000007f6 <i2c_read_stretch>:
	
i2c_read_stretch:
    sbis SCL_IN, SCL        ;loop until SCL is high (allow slave to stretch SCL)
     7f6:	85 9b       	sbis	0x10, 5	; 16
    rjmp	i2c_read_stretch
     7f8:	fe cf       	rjmp	.-4      	; 0x7f6 <i2c_read_stretch>
    	
	clc			;clear carry flag
     7fa:	88 94       	clc
	sbic	SDA_IN,SDA	;if SDA is high
     7fc:	84 99       	sbic	0x10, 4	; 16
	sec			;  set carry flag
     7fe:	08 94       	sec
	
	rol	r23		;store bit
     800:	77 1f       	adc	r23, r23
	brcc	i2c_read_bit	;while receive register not full
     802:	a0 f7       	brcc	.-24     	; 0x7ec <i2c_read_bit>

00000804 <i2c_put_ack>:
	
i2c_put_ack:
	sbi	SCL_DDR,SCL	;force SCL low	
     804:	8d 9a       	sbi	0x11, 5	; 17
	cpi	r24,1
     806:	81 30       	cpi	r24, 0x01	; 1
	breq	i2c_put_ack_low	;if (ack=0)
     808:	11 f0       	breq	.+4      	; 0x80e <i2c_put_ack_low>
	cbi	SDA_DDR,SDA	;      release SDA
     80a:	8c 98       	cbi	0x11, 4	; 17
	rjmp	i2c_put_ack_high
     80c:	01 c0       	rjmp	.+2      	; 0x810 <i2c_put_ack_high>

0000080e <i2c_put_ack_low>:
i2c_put_ack_low:                ;else
	sbi	SDA_DDR,SDA	;      force SDA low
     80e:	8c 9a       	sbi	0x11, 4	; 17

00000810 <i2c_put_ack_high>:
i2c_put_ack_high:
	rcall	i2c_delay_T2	;delay T/2
     810:	a0 df       	rcall	.-192    	; 0x752 <i2c_delay_T2>
	cbi	SCL_DDR,SCL	;release SCL
     812:	8d 98       	cbi	0x11, 5	; 17

00000814 <i2c_put_ack_wait>:
i2c_put_ack_wait:
	sbis	SCL_IN,SCL	;wait SCL high
     814:	85 9b       	sbis	0x10, 5	; 16
	rjmp	i2c_put_ack_wait
     816:	fe cf       	rjmp	.-4      	; 0x814 <i2c_put_ack_wait>
	rcall	i2c_delay_T2	;delay T/2
     818:	9c df       	rcall	.-200    	; 0x752 <i2c_delay_T2>
	mov	r24,r23
     81a:	87 2f       	mov	r24, r23
	clr	r25
     81c:	99 27       	eor	r25, r25
	ret
     81e:	08 95       	ret

00000820 <writePage64>:
#define Dev24C02  0xA0




void writePage64(unsigned char *dataArray){
     820:	df 93       	push	r29
     822:	cf 93       	push	r28
     824:	00 d0       	rcall	.+0      	; 0x826 <writePage64+0x6>
     826:	cd b7       	in	r28, 0x3d	; 61
     828:	de b7       	in	r29, 0x3e	; 62
     82a:	9a 83       	std	Y+2, r25	; 0x02
     82c:	89 83       	std	Y+1, r24	; 0x01
			i2c_stop();
		}
		else{
			goto metka;
		}		*/
		i2c_init();                             // initialize I2C library
     82e:	99 df       	rcall	.-206    	; 0x762 <i2c_init>

		// write 0x75 to EEPROM address 5 (Byte Write) 
		i2c_start_wait(Dev24C02+I2C_WRITE);     // set device address and write mode
     830:	80 ea       	ldi	r24, 0xA0	; 160
     832:	aa df       	rcall	.-172    	; 0x788 <i2c_start_wait>
		
		i2c_write(0x05);                        // write address = 5
     834:	85 e0       	ldi	r24, 0x05	; 5
     836:	ba df       	rcall	.-140    	; 0x7ac <i2c_write>
		i2c_write(0x75);                        // write value 0x75 to EEPROM
     838:	85 e7       	ldi	r24, 0x75	; 117
     83a:	b8 df       	rcall	.-144    	; 0x7ac <i2c_write>
		i2c_stop(); 
     83c:	af df       	rcall	.-162    	; 0x79c <i2c_stop>
	
     83e:	0f 90       	pop	r0
     840:	0f 90       	pop	r0
     842:	cf 91       	pop	r28
     844:	df 91       	pop	r29
     846:	08 95       	ret

00000848 <timer1_init>:
#include <avr/wdt.h>         // for wdt routines
#include <avr/interrupt.h>   // for sei()

// TIMERS -------> initialization

void timer1_init(void){
     848:	df 93       	push	r29
     84a:	cf 93       	push	r28
     84c:	cd b7       	in	r28, 0x3d	; 61
     84e:	de b7       	in	r29, 0x3e	; 62
	
	TCCR1B = 0x05;
     850:	8e e4       	ldi	r24, 0x4E	; 78
     852:	90 e0       	ldi	r25, 0x00	; 0
     854:	25 e0       	ldi	r18, 0x05	; 5
     856:	fc 01       	movw	r30, r24
     858:	20 83       	st	Z, r18
	TCNT1H = 0xD2;	
     85a:	8d e4       	ldi	r24, 0x4D	; 77
     85c:	90 e0       	ldi	r25, 0x00	; 0
     85e:	22 ed       	ldi	r18, 0xD2	; 210
     860:	fc 01       	movw	r30, r24
     862:	20 83       	st	Z, r18
	TCNT1L = 0x38;
     864:	8c e4       	ldi	r24, 0x4C	; 76
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	28 e3       	ldi	r18, 0x38	; 56
     86a:	fc 01       	movw	r30, r24
     86c:	20 83       	st	Z, r18
	TIMSK  = 0x04;
     86e:	89 e5       	ldi	r24, 0x59	; 89
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	24 e0       	ldi	r18, 0x04	; 4
     874:	fc 01       	movw	r30, r24
     876:	20 83       	st	Z, r18
}
     878:	cf 91       	pop	r28
     87a:	df 91       	pop	r29
     87c:	08 95       	ret

0000087e <__vector_8>:



ISR(TIMER1_OVF_vect ){
     87e:	1f 92       	push	r1
     880:	0f 92       	push	r0
     882:	0f b6       	in	r0, 0x3f	; 63
     884:	0f 92       	push	r0
     886:	11 24       	eor	r1, r1
     888:	2f 93       	push	r18
     88a:	3f 93       	push	r19
     88c:	8f 93       	push	r24
     88e:	9f 93       	push	r25
     890:	ef 93       	push	r30
     892:	ff 93       	push	r31
     894:	df 93       	push	r29
     896:	cf 93       	push	r28
     898:	cd b7       	in	r28, 0x3d	; 61
     89a:	de b7       	in	r29, 0x3e	; 62
	TCNT1H=0xD2;	
     89c:	8d e4       	ldi	r24, 0x4D	; 77
     89e:	90 e0       	ldi	r25, 0x00	; 0
     8a0:	22 ed       	ldi	r18, 0xD2	; 210
     8a2:	fc 01       	movw	r30, r24
     8a4:	20 83       	st	Z, r18
	TCNT1L=0x38;
     8a6:	8c e4       	ldi	r24, 0x4C	; 76
     8a8:	90 e0       	ldi	r25, 0x00	; 0
     8aa:	28 e3       	ldi	r18, 0x38	; 56
     8ac:	fc 01       	movw	r30, r24
     8ae:	20 83       	st	Z, r18
	
	PORTB = PORTB & 0b00000001 ? 0b00000000 : 0b00000001;
     8b0:	88 e3       	ldi	r24, 0x38	; 56
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	28 e3       	ldi	r18, 0x38	; 56
     8b6:	30 e0       	ldi	r19, 0x00	; 0
     8b8:	f9 01       	movw	r30, r18
     8ba:	20 81       	ld	r18, Z
     8bc:	22 2f       	mov	r18, r18
     8be:	30 e0       	ldi	r19, 0x00	; 0
     8c0:	21 70       	andi	r18, 0x01	; 1
     8c2:	30 70       	andi	r19, 0x00	; 0
     8c4:	22 23       	and	r18, r18
     8c6:	11 f0       	breq	.+4      	; 0x8cc <__vector_8+0x4e>
     8c8:	20 e0       	ldi	r18, 0x00	; 0
     8ca:	01 c0       	rjmp	.+2      	; 0x8ce <__vector_8+0x50>
     8cc:	21 e0       	ldi	r18, 0x01	; 1
     8ce:	fc 01       	movw	r30, r24
     8d0:	20 83       	st	Z, r18
}
     8d2:	cf 91       	pop	r28
     8d4:	df 91       	pop	r29
     8d6:	ff 91       	pop	r31
     8d8:	ef 91       	pop	r30
     8da:	9f 91       	pop	r25
     8dc:	8f 91       	pop	r24
     8de:	3f 91       	pop	r19
     8e0:	2f 91       	pop	r18
     8e2:	0f 90       	pop	r0
     8e4:	0f be       	out	0x3f, r0	; 63
     8e6:	0f 90       	pop	r0
     8e8:	1f 90       	pop	r1
     8ea:	18 95       	reti

000008ec <__vector_11>:
ISR(UART0_RECEIVE_INTERRUPT)
/*************************************************************************
Function: UART Receive Complete interrupt
Purpose:  called when the UART has received a character
**************************************************************************/
{
     8ec:	1f 92       	push	r1
     8ee:	0f 92       	push	r0
     8f0:	0f b6       	in	r0, 0x3f	; 63
     8f2:	0f 92       	push	r0
     8f4:	11 24       	eor	r1, r1
     8f6:	2f 93       	push	r18
     8f8:	8f 93       	push	r24
     8fa:	9f 93       	push	r25
     8fc:	ef 93       	push	r30
     8fe:	ff 93       	push	r31
     900:	df 93       	push	r29
     902:	cf 93       	push	r28
     904:	00 d0       	rcall	.+0      	; 0x906 <__vector_11+0x1a>
     906:	00 d0       	rcall	.+0      	; 0x908 <__vector_11+0x1c>
     908:	cd b7       	in	r28, 0x3d	; 61
     90a:	de b7       	in	r29, 0x3e	; 62
    unsigned char usr;
    unsigned char lastRxError;
 
 
    /* read UART status register and UART data register */ 
    usr  = UART0_STATUS;
     90c:	8b e2       	ldi	r24, 0x2B	; 43
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	fc 01       	movw	r30, r24
     912:	80 81       	ld	r24, Z
     914:	8a 83       	std	Y+2, r24	; 0x02
    data = UART0_DATA;
     916:	8c e2       	ldi	r24, 0x2C	; 44
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	fc 01       	movw	r30, r24
     91c:	80 81       	ld	r24, Z
     91e:	8b 83       	std	Y+3, r24	; 0x03
    
    /* */
#if defined( AT90_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#elif defined( ATMEGA_USART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
     920:	8a 81       	ldd	r24, Y+2	; 0x02
     922:	88 71       	andi	r24, 0x18	; 24
     924:	89 83       	std	Y+1, r24	; 0x01
#elif defined ( ATMEGA_UART )
    lastRxError = (usr & (_BV(FE)|_BV(DOR)) );
#endif
        
    /* calculate buffer index */ 
    tmphead = ( UART_RxHead + 1) & UART_RX_BUFFER_MASK;
     926:	80 91 ac 00 	lds	r24, 0x00AC
     92a:	8f 5f       	subi	r24, 0xFF	; 255
     92c:	8f 71       	andi	r24, 0x1F	; 31
     92e:	8c 83       	std	Y+4, r24	; 0x04
    
    if ( tmphead == UART_RxTail ) {
     930:	80 91 ad 00 	lds	r24, 0x00AD
     934:	9c 81       	ldd	r25, Y+4	; 0x04
     936:	98 17       	cp	r25, r24
     938:	19 f4       	brne	.+6      	; 0x940 <__vector_11+0x54>
        /* error: receive buffer overflow */
        lastRxError = UART_BUFFER_OVERFLOW >> 8;
     93a:	82 e0       	ldi	r24, 0x02	; 2
     93c:	89 83       	std	Y+1, r24	; 0x01
     93e:	0b c0       	rjmp	.+22     	; 0x956 <__vector_11+0x6a>
    }else{
        /* store new index */
        UART_RxHead = tmphead;
     940:	8c 81       	ldd	r24, Y+4	; 0x04
     942:	80 93 ac 00 	sts	0x00AC, r24
        /* store received data in buffer */
        UART_RxBuf[tmphead] = data;
     946:	8c 81       	ldd	r24, Y+4	; 0x04
     948:	88 2f       	mov	r24, r24
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	86 57       	subi	r24, 0x76	; 118
     94e:	9f 4f       	sbci	r25, 0xFF	; 255
     950:	2b 81       	ldd	r18, Y+3	; 0x03
     952:	fc 01       	movw	r30, r24
     954:	20 83       	st	Z, r18
    }
    UART_LastRxError = lastRxError;  
     956:	89 81       	ldd	r24, Y+1	; 0x01
     958:	80 93 ae 00 	sts	0x00AE, r24
	//PORTB=0x2; 
}
     95c:	24 96       	adiw	r28, 0x04	; 4
     95e:	de bf       	out	0x3e, r29	; 62
     960:	cd bf       	out	0x3d, r28	; 61
     962:	cf 91       	pop	r28
     964:	df 91       	pop	r29
     966:	ff 91       	pop	r31
     968:	ef 91       	pop	r30
     96a:	9f 91       	pop	r25
     96c:	8f 91       	pop	r24
     96e:	2f 91       	pop	r18
     970:	0f 90       	pop	r0
     972:	0f be       	out	0x3f, r0	; 63
     974:	0f 90       	pop	r0
     976:	1f 90       	pop	r1
     978:	18 95       	reti

0000097a <__vector_12>:
ISR(UART0_TRANSMIT_INTERRUPT)
/*************************************************************************
Function: UART Data Register Empty interrupt
Purpose:  called when the UART is ready to transmit the next byte
**************************************************************************/
{
     97a:	1f 92       	push	r1
     97c:	0f 92       	push	r0
     97e:	0f b6       	in	r0, 0x3f	; 63
     980:	0f 92       	push	r0
     982:	11 24       	eor	r1, r1
     984:	2f 93       	push	r18
     986:	3f 93       	push	r19
     988:	8f 93       	push	r24
     98a:	9f 93       	push	r25
     98c:	ef 93       	push	r30
     98e:	ff 93       	push	r31
     990:	df 93       	push	r29
     992:	cf 93       	push	r28
     994:	0f 92       	push	r0
     996:	cd b7       	in	r28, 0x3d	; 61
     998:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;

    
    if ( UART_TxHead != UART_TxTail) {
     99a:	90 91 aa 00 	lds	r25, 0x00AA
     99e:	80 91 ab 00 	lds	r24, 0x00AB
     9a2:	98 17       	cp	r25, r24
     9a4:	a1 f0       	breq	.+40     	; 0x9ce <__vector_12+0x54>
        /* calculate and store new buffer index */
        tmptail = (UART_TxTail + 1) & UART_TX_BUFFER_MASK;
     9a6:	80 91 ab 00 	lds	r24, 0x00AB
     9aa:	8f 5f       	subi	r24, 0xFF	; 255
     9ac:	8f 71       	andi	r24, 0x1F	; 31
     9ae:	89 83       	std	Y+1, r24	; 0x01
        UART_TxTail = tmptail;
     9b0:	89 81       	ldd	r24, Y+1	; 0x01
     9b2:	80 93 ab 00 	sts	0x00AB, r24
        /* get one byte from buffer and write it to UART */
        UART0_DATA = UART_TxBuf[tmptail];  /* start transmission */
     9b6:	8c e2       	ldi	r24, 0x2C	; 44
     9b8:	90 e0       	ldi	r25, 0x00	; 0
     9ba:	29 81       	ldd	r18, Y+1	; 0x01
     9bc:	22 2f       	mov	r18, r18
     9be:	30 e0       	ldi	r19, 0x00	; 0
     9c0:	26 59       	subi	r18, 0x96	; 150
     9c2:	3f 4f       	sbci	r19, 0xFF	; 255
     9c4:	f9 01       	movw	r30, r18
     9c6:	20 81       	ld	r18, Z
     9c8:	fc 01       	movw	r30, r24
     9ca:	20 83       	st	Z, r18
     9cc:	09 c0       	rjmp	.+18     	; 0x9e0 <__vector_12+0x66>
    }else{
        /* tx buffer empty, disable UDRE interrupt */
        UART0_CONTROL &= ~_BV(UART0_UDRIE);
     9ce:	8a e2       	ldi	r24, 0x2A	; 42
     9d0:	90 e0       	ldi	r25, 0x00	; 0
     9d2:	2a e2       	ldi	r18, 0x2A	; 42
     9d4:	30 e0       	ldi	r19, 0x00	; 0
     9d6:	f9 01       	movw	r30, r18
     9d8:	20 81       	ld	r18, Z
     9da:	2f 7d       	andi	r18, 0xDF	; 223
     9dc:	fc 01       	movw	r30, r24
     9de:	20 83       	st	Z, r18
    }
	
	
}
     9e0:	0f 90       	pop	r0
     9e2:	cf 91       	pop	r28
     9e4:	df 91       	pop	r29
     9e6:	ff 91       	pop	r31
     9e8:	ef 91       	pop	r30
     9ea:	9f 91       	pop	r25
     9ec:	8f 91       	pop	r24
     9ee:	3f 91       	pop	r19
     9f0:	2f 91       	pop	r18
     9f2:	0f 90       	pop	r0
     9f4:	0f be       	out	0x3f, r0	; 63
     9f6:	0f 90       	pop	r0
     9f8:	1f 90       	pop	r1
     9fa:	18 95       	reti

000009fc <uart_init>:
Purpose:  initialize UART and set baudrate
Input:    baudrate using macro UART_BAUD_SELECT()
Returns:  none
**************************************************************************/
void uart_init(unsigned int baudrate)
{
     9fc:	df 93       	push	r29
     9fe:	cf 93       	push	r28
     a00:	00 d0       	rcall	.+0      	; 0xa02 <uart_init+0x6>
     a02:	cd b7       	in	r28, 0x3d	; 61
     a04:	de b7       	in	r29, 0x3e	; 62
     a06:	9a 83       	std	Y+2, r25	; 0x02
     a08:	89 83       	std	Y+1, r24	; 0x01
    UART_TxHead = 0;
     a0a:	10 92 aa 00 	sts	0x00AA, r1
    UART_TxTail = 0;
     a0e:	10 92 ab 00 	sts	0x00AB, r1
    UART_RxHead = 0;
     a12:	10 92 ac 00 	sts	0x00AC, r1
    UART_RxTail = 0;
     a16:	10 92 ad 00 	sts	0x00AD, r1
    /* enable UART receiver and transmmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|_BV(RXEN)|_BV(TXEN);

#elif defined (ATMEGA_USART)
    /* Set baud rate */
    if ( baudrate & 0x8000 )
     a1a:	89 81       	ldd	r24, Y+1	; 0x01
     a1c:	9a 81       	ldd	r25, Y+2	; 0x02
     a1e:	99 23       	and	r25, r25
     a20:	54 f4       	brge	.+20     	; 0xa36 <uart_init+0x3a>
    {
    	 UART0_STATUS = (1<<U2X);  //Enable 2x speed 
     a22:	8b e2       	ldi	r24, 0x2B	; 43
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	22 e0       	ldi	r18, 0x02	; 2
     a28:	fc 01       	movw	r30, r24
     a2a:	20 83       	st	Z, r18
    	 baudrate &= ~0x8000;
     a2c:	89 81       	ldd	r24, Y+1	; 0x01
     a2e:	9a 81       	ldd	r25, Y+2	; 0x02
     a30:	9f 77       	andi	r25, 0x7F	; 127
     a32:	9a 83       	std	Y+2, r25	; 0x02
     a34:	89 83       	std	Y+1, r24	; 0x01
    }
    UBRRH = (unsigned char)(baudrate>>8);
     a36:	80 e4       	ldi	r24, 0x40	; 64
     a38:	90 e0       	ldi	r25, 0x00	; 0
     a3a:	29 81       	ldd	r18, Y+1	; 0x01
     a3c:	3a 81       	ldd	r19, Y+2	; 0x02
     a3e:	23 2f       	mov	r18, r19
     a40:	33 27       	eor	r19, r19
     a42:	fc 01       	movw	r30, r24
     a44:	20 83       	st	Z, r18
    UBRRL = (unsigned char) baudrate;
     a46:	89 e2       	ldi	r24, 0x29	; 41
     a48:	90 e0       	ldi	r25, 0x00	; 0
     a4a:	29 81       	ldd	r18, Y+1	; 0x01
     a4c:	fc 01       	movw	r30, r24
     a4e:	20 83       	st	Z, r18
   
    /* Enable USART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);
     a50:	8a e2       	ldi	r24, 0x2A	; 42
     a52:	90 e0       	ldi	r25, 0x00	; 0
     a54:	28 e9       	ldi	r18, 0x98	; 152
     a56:	fc 01       	movw	r30, r24
     a58:	20 83       	st	Z, r18
    
    /* Set frame format: asynchronous, 8data, no parity, 1stop bit */
    #ifdef URSEL
    UCSRC = (1<<URSEL)|(3<<UCSZ0);
     a5a:	80 e4       	ldi	r24, 0x40	; 64
     a5c:	90 e0       	ldi	r25, 0x00	; 0
     a5e:	26 e8       	ldi	r18, 0x86	; 134
     a60:	fc 01       	movw	r30, r24
     a62:	20 83       	st	Z, r18
    /* Enable UART receiver and transmitter and receive complete interrupt */
    UART0_CONTROL = _BV(RXCIE)|(1<<RXEN)|(1<<TXEN);

#endif

}/* uart_init */
     a64:	0f 90       	pop	r0
     a66:	0f 90       	pop	r0
     a68:	cf 91       	pop	r28
     a6a:	df 91       	pop	r29
     a6c:	08 95       	ret

00000a6e <uart_getc>:
Purpose:  return byte from ringbuffer  
Returns:  lower byte:  received byte from ringbuffer
          higher byte: last receive error
**************************************************************************/
unsigned int uart_getc(void)
{    
     a6e:	df 93       	push	r29
     a70:	cf 93       	push	r28
     a72:	00 d0       	rcall	.+0      	; 0xa74 <uart_getc+0x6>
     a74:	cd b7       	in	r28, 0x3d	; 61
     a76:	de b7       	in	r29, 0x3e	; 62
    unsigned char tmptail;
    unsigned char data;


    if ( UART_RxHead == UART_RxTail ) {
     a78:	90 91 ac 00 	lds	r25, 0x00AC
     a7c:	80 91 ad 00 	lds	r24, 0x00AD
     a80:	98 17       	cp	r25, r24
     a82:	19 f4       	brne	.+6      	; 0xa8a <uart_getc+0x1c>
        return UART_NO_DATA;   /* no data available */
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	91 e0       	ldi	r25, 0x01	; 1
     a88:	1b c0       	rjmp	.+54     	; 0xac0 <uart_getc+0x52>
    }
    
    /* calculate /store buffer index */
    tmptail = (UART_RxTail + 1) & UART_RX_BUFFER_MASK;
     a8a:	80 91 ad 00 	lds	r24, 0x00AD
     a8e:	8f 5f       	subi	r24, 0xFF	; 255
     a90:	8f 71       	andi	r24, 0x1F	; 31
     a92:	89 83       	std	Y+1, r24	; 0x01
    UART_RxTail = tmptail; 
     a94:	89 81       	ldd	r24, Y+1	; 0x01
     a96:	80 93 ad 00 	sts	0x00AD, r24
    
    /* get data from receive buffer */
    data = UART_RxBuf[tmptail];
     a9a:	89 81       	ldd	r24, Y+1	; 0x01
     a9c:	88 2f       	mov	r24, r24
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	86 57       	subi	r24, 0x76	; 118
     aa2:	9f 4f       	sbci	r25, 0xFF	; 255
     aa4:	fc 01       	movw	r30, r24
     aa6:	80 81       	ld	r24, Z
     aa8:	8a 83       	std	Y+2, r24	; 0x02
    
    return (UART_LastRxError << 8) + data;
     aaa:	80 91 ae 00 	lds	r24, 0x00AE
     aae:	88 2f       	mov	r24, r24
     ab0:	90 e0       	ldi	r25, 0x00	; 0
     ab2:	38 2f       	mov	r19, r24
     ab4:	22 27       	eor	r18, r18
     ab6:	8a 81       	ldd	r24, Y+2	; 0x02
     ab8:	88 2f       	mov	r24, r24
     aba:	90 e0       	ldi	r25, 0x00	; 0
     abc:	82 0f       	add	r24, r18
     abe:	93 1f       	adc	r25, r19

}/* uart_getc */
     ac0:	0f 90       	pop	r0
     ac2:	0f 90       	pop	r0
     ac4:	cf 91       	pop	r28
     ac6:	df 91       	pop	r29
     ac8:	08 95       	ret

00000aca <uart_putc>:
Purpose:  write byte to ringbuffer for transmitting via UART
Input:    byte to be transmitted
Returns:  none          
**************************************************************************/
void uart_putc(unsigned char data)
{
     aca:	df 93       	push	r29
     acc:	cf 93       	push	r28
     ace:	00 d0       	rcall	.+0      	; 0xad0 <uart_putc+0x6>
     ad0:	cd b7       	in	r28, 0x3d	; 61
     ad2:	de b7       	in	r29, 0x3e	; 62
     ad4:	8a 83       	std	Y+2, r24	; 0x02
    unsigned char tmphead;

    
    tmphead  = (UART_TxHead + 1) & UART_TX_BUFFER_MASK;
     ad6:	80 91 aa 00 	lds	r24, 0x00AA
     ada:	8f 5f       	subi	r24, 0xFF	; 255
     adc:	8f 71       	andi	r24, 0x1F	; 31
     ade:	89 83       	std	Y+1, r24	; 0x01
    
    while ( tmphead == UART_TxTail ){
     ae0:	00 00       	nop
     ae2:	80 91 ab 00 	lds	r24, 0x00AB
     ae6:	99 81       	ldd	r25, Y+1	; 0x01
     ae8:	98 17       	cp	r25, r24
     aea:	d9 f3       	breq	.-10     	; 0xae2 <uart_putc+0x18>
        ;/* wait for free space in buffer */
    }
    
    UART_TxBuf[tmphead] = data;
     aec:	89 81       	ldd	r24, Y+1	; 0x01
     aee:	88 2f       	mov	r24, r24
     af0:	90 e0       	ldi	r25, 0x00	; 0
     af2:	86 59       	subi	r24, 0x96	; 150
     af4:	9f 4f       	sbci	r25, 0xFF	; 255
     af6:	2a 81       	ldd	r18, Y+2	; 0x02
     af8:	fc 01       	movw	r30, r24
     afa:	20 83       	st	Z, r18
    UART_TxHead = tmphead;
     afc:	89 81       	ldd	r24, Y+1	; 0x01
     afe:	80 93 aa 00 	sts	0x00AA, r24

    /* enable UDRE interrupt */
    UART0_CONTROL    |= _BV(UART0_UDRIE);
     b02:	8a e2       	ldi	r24, 0x2A	; 42
     b04:	90 e0       	ldi	r25, 0x00	; 0
     b06:	2a e2       	ldi	r18, 0x2A	; 42
     b08:	30 e0       	ldi	r19, 0x00	; 0
     b0a:	f9 01       	movw	r30, r18
     b0c:	20 81       	ld	r18, Z
     b0e:	20 62       	ori	r18, 0x20	; 32
     b10:	fc 01       	movw	r30, r24
     b12:	20 83       	st	Z, r18

}/* uart_putc */
     b14:	0f 90       	pop	r0
     b16:	0f 90       	pop	r0
     b18:	cf 91       	pop	r28
     b1a:	df 91       	pop	r29
     b1c:	08 95       	ret

00000b1e <uart_puts>:
Purpose:  transmit string to UART
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
     b1e:	df 93       	push	r29
     b20:	cf 93       	push	r28
     b22:	00 d0       	rcall	.+0      	; 0xb24 <uart_puts+0x6>
     b24:	cd b7       	in	r28, 0x3d	; 61
     b26:	de b7       	in	r29, 0x3e	; 62
     b28:	9a 83       	std	Y+2, r25	; 0x02
     b2a:	89 83       	std	Y+1, r24	; 0x01
    while (*s) 
     b2c:	0b c0       	rjmp	.+22     	; 0xb44 <uart_puts+0x26>
      uart_putc(*s++);
     b2e:	89 81       	ldd	r24, Y+1	; 0x01
     b30:	9a 81       	ldd	r25, Y+2	; 0x02
     b32:	fc 01       	movw	r30, r24
     b34:	20 81       	ld	r18, Z
     b36:	89 81       	ldd	r24, Y+1	; 0x01
     b38:	9a 81       	ldd	r25, Y+2	; 0x02
     b3a:	01 96       	adiw	r24, 0x01	; 1
     b3c:	9a 83       	std	Y+2, r25	; 0x02
     b3e:	89 83       	std	Y+1, r24	; 0x01
     b40:	82 2f       	mov	r24, r18
     b42:	c3 df       	rcall	.-122    	; 0xaca <uart_putc>
Input:    string to be transmitted
Returns:  none          
**************************************************************************/
void uart_puts(const char *s )
{
    while (*s) 
     b44:	89 81       	ldd	r24, Y+1	; 0x01
     b46:	9a 81       	ldd	r25, Y+2	; 0x02
     b48:	fc 01       	movw	r30, r24
     b4a:	80 81       	ld	r24, Z
     b4c:	88 23       	and	r24, r24
     b4e:	79 f7       	brne	.-34     	; 0xb2e <uart_puts+0x10>
      uart_putc(*s++);

}/* uart_puts */
     b50:	0f 90       	pop	r0
     b52:	0f 90       	pop	r0
     b54:	cf 91       	pop	r28
     b56:	df 91       	pop	r29
     b58:	08 95       	ret

00000b5a <uart_puts_p>:
Purpose:  transmit string from program memory to UART
Input:    program memory string to be transmitted
Returns:  none
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
     b5a:	1f 93       	push	r17
     b5c:	df 93       	push	r29
     b5e:	cf 93       	push	r28
     b60:	00 d0       	rcall	.+0      	; 0xb62 <uart_puts_p+0x8>
     b62:	00 d0       	rcall	.+0      	; 0xb64 <uart_puts_p+0xa>
     b64:	0f 92       	push	r0
     b66:	cd b7       	in	r28, 0x3d	; 61
     b68:	de b7       	in	r29, 0x3e	; 62
     b6a:	9d 83       	std	Y+5, r25	; 0x05
     b6c:	8c 83       	std	Y+4, r24	; 0x04
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     b6e:	02 c0       	rjmp	.+4      	; 0xb74 <uart_puts_p+0x1a>
      uart_putc(c);
     b70:	81 2f       	mov	r24, r17
     b72:	ab df       	rcall	.-170    	; 0xaca <uart_putc>
**************************************************************************/
void uart_puts_p(const char *progmem_s )
{
    register char c;
    
    while ( (c = pgm_read_byte(progmem_s++)) ) 
     b74:	8c 81       	ldd	r24, Y+4	; 0x04
     b76:	9d 81       	ldd	r25, Y+5	; 0x05
     b78:	9a 83       	std	Y+2, r25	; 0x02
     b7a:	89 83       	std	Y+1, r24	; 0x01
     b7c:	8c 81       	ldd	r24, Y+4	; 0x04
     b7e:	9d 81       	ldd	r25, Y+5	; 0x05
     b80:	01 96       	adiw	r24, 0x01	; 1
     b82:	9d 83       	std	Y+5, r25	; 0x05
     b84:	8c 83       	std	Y+4, r24	; 0x04
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	9a 81       	ldd	r25, Y+2	; 0x02
     b8a:	fc 01       	movw	r30, r24
     b8c:	14 91       	lpm	r17, Z+
     b8e:	1b 83       	std	Y+3, r17	; 0x03
     b90:	8b 81       	ldd	r24, Y+3	; 0x03
     b92:	18 2f       	mov	r17, r24
     b94:	11 23       	and	r17, r17
     b96:	61 f7       	brne	.-40     	; 0xb70 <uart_puts_p+0x16>
      uart_putc(c);

}/* uart_puts_p */
     b98:	0f 90       	pop	r0
     b9a:	0f 90       	pop	r0
     b9c:	0f 90       	pop	r0
     b9e:	0f 90       	pop	r0
     ba0:	0f 90       	pop	r0
     ba2:	cf 91       	pop	r28
     ba4:	df 91       	pop	r29
     ba6:	1f 91       	pop	r17
     ba8:	08 95       	ret

00000baa <uart_available>:
Purpose:  Determine the number of bytes waiting in the receive buffer
Input:    None
Returns:  Integer number of bytes in the receive buffer
**************************************************************************/
int uart_available(void)
{
     baa:	df 93       	push	r29
     bac:	cf 93       	push	r28
     bae:	cd b7       	in	r28, 0x3d	; 61
     bb0:	de b7       	in	r29, 0x3e	; 62
        return (UART_RX_BUFFER_MASK + UART_RxHead - UART_RxTail) % UART_RX_BUFFER_MASK;
     bb2:	80 91 ac 00 	lds	r24, 0x00AC
     bb6:	88 2f       	mov	r24, r24
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	9c 01       	movw	r18, r24
     bbc:	21 5e       	subi	r18, 0xE1	; 225
     bbe:	3f 4f       	sbci	r19, 0xFF	; 255
     bc0:	80 91 ad 00 	lds	r24, 0x00AD
     bc4:	88 2f       	mov	r24, r24
     bc6:	90 e0       	ldi	r25, 0x00	; 0
     bc8:	a9 01       	movw	r20, r18
     bca:	48 1b       	sub	r20, r24
     bcc:	59 0b       	sbc	r21, r25
     bce:	ca 01       	movw	r24, r20
     bd0:	2f e1       	ldi	r18, 0x1F	; 31
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	b9 01       	movw	r22, r18
     bd6:	42 d5       	rcall	.+2692   	; 0x165c <__divmodhi4>
}/* uart_available */
     bd8:	cf 91       	pop	r28
     bda:	df 91       	pop	r29
     bdc:	08 95       	ret

00000bde <uart_flush>:
Purpose:  Flush bytes waiting the receive buffer.  Acutally ignores them.
Input:    None
Returns:  None
**************************************************************************/
void uart_flush(void)
{
     bde:	df 93       	push	r29
     be0:	cf 93       	push	r28
     be2:	cd b7       	in	r28, 0x3d	; 61
     be4:	de b7       	in	r29, 0x3e	; 62
        UART_RxHead = UART_RxTail;
     be6:	80 91 ad 00 	lds	r24, 0x00AD
     bea:	80 93 ac 00 	sts	0x00AC, r24
}/* uart_flush */
     bee:	cf 91       	pop	r28
     bf0:	df 91       	pop	r29
     bf2:	08 95       	ret

00000bf4 <usbResetDataToggling>:
#endif

/* ------------------------------------------------------------------------- */

static inline void  usbResetDataToggling(void)
{
     bf4:	df 93       	push	r29
     bf6:	cf 93       	push	r28
     bf8:	cd b7       	in	r28, 0x3d	; 61
     bfa:	de b7       	in	r29, 0x3e	; 62
#if USB_CFG_HAVE_INTRIN_ENDPOINT
    USB_SET_DATATOKEN1(USB_INITIAL_DATATOKEN);  /*        */
     bfc:	8b e4       	ldi	r24, 0x4B	; 75
     bfe:	80 93 c0 00 	sts	0x00C0, r24
#   if USB_CFG_HAVE_INTRIN_ENDPOINT3
    USB_SET_DATATOKEN3(USB_INITIAL_DATATOKEN);  /*        */
#   endif
#endif
}
     c02:	cf 91       	pop	r28
     c04:	df 91       	pop	r29
     c06:	08 95       	ret

00000c08 <usbResetStall>:

static inline void  usbResetStall(void)
{
     c08:	df 93       	push	r29
     c0a:	cf 93       	push	r28
     c0c:	cd b7       	in	r28, 0x3d	; 61
     c0e:	de b7       	in	r29, 0x3e	; 62
        usbTxLen1 = USBPID_NAK;
#if USB_CFG_HAVE_INTRIN_ENDPOINT3
        usbTxLen3 = USBPID_NAK;
#endif
#endif
}
     c10:	cf 91       	pop	r28
     c12:	df 91       	pop	r29
     c14:	08 95       	ret

00000c16 <usbGenericSetInterrupt>:

/* ------------------------------------------------------------------------- */

#if USB_CFG_HAVE_INTRIN_ENDPOINT
static void usbGenericSetInterrupt(uchar *data, uchar len, usbTxStatus_t *txStatus)
{
     c16:	df 93       	push	r29
     c18:	cf 93       	push	r28
     c1a:	cd b7       	in	r28, 0x3d	; 61
     c1c:	de b7       	in	r29, 0x3e	; 62
     c1e:	28 97       	sbiw	r28, 0x08	; 8
     c20:	0f b6       	in	r0, 0x3f	; 63
     c22:	f8 94       	cli
     c24:	de bf       	out	0x3e, r29	; 62
     c26:	0f be       	out	0x3f, r0	; 63
     c28:	cd bf       	out	0x3d, r28	; 61
     c2a:	9d 83       	std	Y+5, r25	; 0x05
     c2c:	8c 83       	std	Y+4, r24	; 0x04
     c2e:	6e 83       	std	Y+6, r22	; 0x06
     c30:	58 87       	std	Y+8, r21	; 0x08
     c32:	4f 83       	std	Y+7, r20	; 0x07

#if USB_CFG_IMPLEMENT_HALT
    if(usbTxLen1 == USBPID_STALL)
        return;
#endif
    if(txStatus->len & 0x10){   /*     */
     c34:	8f 81       	ldd	r24, Y+7	; 0x07
     c36:	98 85       	ldd	r25, Y+8	; 0x08
     c38:	fc 01       	movw	r30, r24
     c3a:	80 81       	ld	r24, Z
     c3c:	88 2f       	mov	r24, r24
     c3e:	90 e0       	ldi	r25, 0x00	; 0
     c40:	80 71       	andi	r24, 0x10	; 16
     c42:	90 70       	andi	r25, 0x00	; 0
     c44:	00 97       	sbiw	r24, 0x00	; 0
     c46:	61 f0       	breq	.+24     	; 0xc60 <usbGenericSetInterrupt+0x4a>
        txStatus->buffer[0] ^= USBPID_DATA0 ^ USBPID_DATA1; /*   */
     c48:	8f 81       	ldd	r24, Y+7	; 0x07
     c4a:	98 85       	ldd	r25, Y+8	; 0x08
     c4c:	fc 01       	movw	r30, r24
     c4e:	91 81       	ldd	r25, Z+1	; 0x01
     c50:	88 e8       	ldi	r24, 0x88	; 136
     c52:	29 2f       	mov	r18, r25
     c54:	28 27       	eor	r18, r24
     c56:	8f 81       	ldd	r24, Y+7	; 0x07
     c58:	98 85       	ldd	r25, Y+8	; 0x08
     c5a:	fc 01       	movw	r30, r24
     c5c:	21 83       	std	Z+1, r18	; 0x01
     c5e:	05 c0       	rjmp	.+10     	; 0xc6a <usbGenericSetInterrupt+0x54>
    }else{
        txStatus->len = USBPID_NAK; /*    ()   */
     c60:	8f 81       	ldd	r24, Y+7	; 0x07
     c62:	98 85       	ldd	r25, Y+8	; 0x08
     c64:	2a e5       	ldi	r18, 0x5A	; 90
     c66:	fc 01       	movw	r30, r24
     c68:	20 83       	st	Z, r18
    }
    p = txStatus->buffer + 1;
     c6a:	8f 81       	ldd	r24, Y+7	; 0x07
     c6c:	98 85       	ldd	r25, Y+8	; 0x08
     c6e:	02 96       	adiw	r24, 0x02	; 2
     c70:	9a 83       	std	Y+2, r25	; 0x02
     c72:	89 83       	std	Y+1, r24	; 0x01
    i = len;
     c74:	8e 81       	ldd	r24, Y+6	; 0x06
     c76:	8b 83       	std	Y+3, r24	; 0x03
    do{                         /*  len == 0,     1 ,     */
        *p++ = *data++;
     c78:	8c 81       	ldd	r24, Y+4	; 0x04
     c7a:	9d 81       	ldd	r25, Y+5	; 0x05
     c7c:	fc 01       	movw	r30, r24
     c7e:	20 81       	ld	r18, Z
     c80:	89 81       	ldd	r24, Y+1	; 0x01
     c82:	9a 81       	ldd	r25, Y+2	; 0x02
     c84:	fc 01       	movw	r30, r24
     c86:	20 83       	st	Z, r18
     c88:	89 81       	ldd	r24, Y+1	; 0x01
     c8a:	9a 81       	ldd	r25, Y+2	; 0x02
     c8c:	01 96       	adiw	r24, 0x01	; 1
     c8e:	9a 83       	std	Y+2, r25	; 0x02
     c90:	89 83       	std	Y+1, r24	; 0x01
     c92:	8c 81       	ldd	r24, Y+4	; 0x04
     c94:	9d 81       	ldd	r25, Y+5	; 0x05
     c96:	01 96       	adiw	r24, 0x01	; 1
     c98:	9d 83       	std	Y+5, r25	; 0x05
     c9a:	8c 83       	std	Y+4, r24	; 0x04
    }while(--i > 0);            /*       2  ,    */
     c9c:	8b 81       	ldd	r24, Y+3	; 0x03
     c9e:	81 50       	subi	r24, 0x01	; 1
     ca0:	8b 83       	std	Y+3, r24	; 0x03
     ca2:	8b 81       	ldd	r24, Y+3	; 0x03
     ca4:	88 23       	and	r24, r24
     ca6:	41 f7       	brne	.-48     	; 0xc78 <usbGenericSetInterrupt+0x62>
    usbCrc16Append(&txStatus->buffer[1], len);
     ca8:	8f 81       	ldd	r24, Y+7	; 0x07
     caa:	98 85       	ldd	r25, Y+8	; 0x08
     cac:	02 96       	adiw	r24, 0x02	; 2
     cae:	6e 81       	ldd	r22, Y+6	; 0x06
     cb0:	bc d2       	rcall	.+1400   	; 0x122a <usbCrc16Append>
    txStatus->len = len + 4;    /* len     (sync byte) */
     cb2:	8e 81       	ldd	r24, Y+6	; 0x06
     cb4:	28 2f       	mov	r18, r24
     cb6:	2c 5f       	subi	r18, 0xFC	; 252
     cb8:	8f 81       	ldd	r24, Y+7	; 0x07
     cba:	98 85       	ldd	r25, Y+8	; 0x08
     cbc:	fc 01       	movw	r30, r24
     cbe:	20 83       	st	Z, r18
    DBG2(0x21 + (((int)txStatus >> 3) & 3), txStatus->buffer, len + 3);
}
     cc0:	28 96       	adiw	r28, 0x08	; 8
     cc2:	0f b6       	in	r0, 0x3f	; 63
     cc4:	f8 94       	cli
     cc6:	de bf       	out	0x3e, r29	; 62
     cc8:	0f be       	out	0x3f, r0	; 63
     cca:	cd bf       	out	0x3d, r28	; 61
     ccc:	cf 91       	pop	r28
     cce:	df 91       	pop	r29
     cd0:	08 95       	ret

00000cd2 <usbSetInterrupt>:

USB_PUBLIC void usbSetInterrupt(uchar *data, uchar len)
{
     cd2:	df 93       	push	r29
     cd4:	cf 93       	push	r28
     cd6:	00 d0       	rcall	.+0      	; 0xcd8 <usbSetInterrupt+0x6>
     cd8:	0f 92       	push	r0
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
     cde:	9a 83       	std	Y+2, r25	; 0x02
     ce0:	89 83       	std	Y+1, r24	; 0x01
     ce2:	6b 83       	std	Y+3, r22	; 0x03
    usbGenericSetInterrupt(data, len, &usbTxStatus1);
     ce4:	89 81       	ldd	r24, Y+1	; 0x01
     ce6:	9a 81       	ldd	r25, Y+2	; 0x02
     ce8:	2f eb       	ldi	r18, 0xBF	; 191
     cea:	30 e0       	ldi	r19, 0x00	; 0
     cec:	6b 81       	ldd	r22, Y+3	; 0x03
     cee:	a9 01       	movw	r20, r18
     cf0:	92 df       	rcall	.-220    	; 0xc16 <usbGenericSetInterrupt>
}
     cf2:	0f 90       	pop	r0
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	cf 91       	pop	r28
     cfa:	df 91       	pop	r29
     cfc:	08 95       	ret

00000cfe <usbDriverDescriptor>:

/* usbDriverDescriptor()  usbFunctionDescriptor(),  
 *     .
 */
static inline usbMsgLen_t usbDriverDescriptor(usbRequest_t *rq)
{
     cfe:	df 93       	push	r29
     d00:	cf 93       	push	r28
     d02:	00 d0       	rcall	.+0      	; 0xd04 <usbDriverDescriptor+0x6>
     d04:	00 d0       	rcall	.+0      	; 0xd06 <usbDriverDescriptor+0x8>
     d06:	00 d0       	rcall	.+0      	; 0xd08 <usbDriverDescriptor+0xa>
     d08:	cd b7       	in	r28, 0x3d	; 61
     d0a:	de b7       	in	r29, 0x3e	; 62
     d0c:	9e 83       	std	Y+6, r25	; 0x06
     d0e:	8d 83       	std	Y+5, r24	; 0x05
usbMsgLen_t len = 0;
     d10:	19 82       	std	Y+1, r1	; 0x01
uchar       flags = USB_FLG_MSGPTR_IS_ROM;
     d12:	80 e4       	ldi	r24, 0x40	; 64
     d14:	8a 83       	std	Y+2, r24	; 0x02

    SWITCH_START(rq->wValue.bytes[1])
     d16:	8d 81       	ldd	r24, Y+5	; 0x05
     d18:	9e 81       	ldd	r25, Y+6	; 0x06
     d1a:	fc 01       	movw	r30, r24
     d1c:	83 81       	ldd	r24, Z+3	; 0x03
     d1e:	8b 83       	std	Y+3, r24	; 0x03
    SWITCH_CASE(USBDESCR_DEVICE)    /* 1 */
     d20:	8b 81       	ldd	r24, Y+3	; 0x03
     d22:	81 30       	cpi	r24, 0x01	; 1
     d24:	49 f4       	brne	.+18     	; 0xd38 <usbDriverDescriptor+0x3a>
        GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_DEVICE, usbDescriptorDevice)
     d26:	82 e1       	ldi	r24, 0x12	; 18
     d28:	89 83       	std	Y+1, r24	; 0x01
     d2a:	82 e4       	ldi	r24, 0x42	; 66
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	90 93 cf 00 	sts	0x00CF, r25
     d32:	80 93 ce 00 	sts	0x00CE, r24
     d36:	4f c0       	rjmp	.+158    	; 0xdd6 <usbDriverDescriptor+0xd8>
    SWITCH_CASE(USBDESCR_CONFIG)    /* 2 */
     d38:	8b 81       	ldd	r24, Y+3	; 0x03
     d3a:	82 30       	cpi	r24, 0x02	; 2
     d3c:	49 f4       	brne	.+18     	; 0xd50 <usbDriverDescriptor+0x52>
        GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_CONFIGURATION, usbDescriptorConfiguration)
     d3e:	82 e2       	ldi	r24, 0x22	; 34
     d40:	89 83       	std	Y+1, r24	; 0x01
     d42:	84 e5       	ldi	r24, 0x54	; 84
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	90 93 cf 00 	sts	0x00CF, r25
     d4a:	80 93 ce 00 	sts	0x00CE, r24
     d4e:	43 c0       	rjmp	.+134    	; 0xdd6 <usbDriverDescriptor+0xd8>
    SWITCH_CASE(USBDESCR_STRING)    /* 3 */
     d50:	8b 81       	ldd	r24, Y+3	; 0x03
     d52:	83 30       	cpi	r24, 0x03	; 3
     d54:	49 f5       	brne	.+82     	; 0xda8 <usbDriverDescriptor+0xaa>
#if USB_CFG_DESCR_PROPS_STRINGS & USB_PROP_IS_DYNAMIC
        if(USB_CFG_DESCR_PROPS_STRINGS & USB_PROP_IS_RAM)
            flags = 0;
        len = usbFunctionDescriptor(rq);
#else   /* USB_CFG_DESCR_PROPS_STRINGS & USB_PROP_IS_DYNAMIC */
        SWITCH_START(rq->wValue.bytes[0])
     d56:	8d 81       	ldd	r24, Y+5	; 0x05
     d58:	9e 81       	ldd	r25, Y+6	; 0x06
     d5a:	fc 01       	movw	r30, r24
     d5c:	82 81       	ldd	r24, Z+2	; 0x02
     d5e:	8c 83       	std	Y+4, r24	; 0x04
        SWITCH_CASE(0)
     d60:	8c 81       	ldd	r24, Y+4	; 0x04
     d62:	88 23       	and	r24, r24
     d64:	49 f4       	brne	.+18     	; 0xd78 <usbDriverDescriptor+0x7a>
            GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_STRING_0, usbDescriptorString0)
     d66:	84 e0       	ldi	r24, 0x04	; 4
     d68:	89 83       	std	Y+1, r24	; 0x01
     d6a:	86 e2       	ldi	r24, 0x26	; 38
     d6c:	90 e0       	ldi	r25, 0x00	; 0
     d6e:	90 93 cf 00 	sts	0x00CF, r25
     d72:	80 93 ce 00 	sts	0x00CE, r24
     d76:	2f c0       	rjmp	.+94     	; 0xdd6 <usbDriverDescriptor+0xd8>
        SWITCH_CASE(1)
     d78:	8c 81       	ldd	r24, Y+4	; 0x04
     d7a:	81 30       	cpi	r24, 0x01	; 1
     d7c:	49 f4       	brne	.+18     	; 0xd90 <usbDriverDescriptor+0x92>
            GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_STRING_VENDOR, usbDescriptorStringVendor)
     d7e:	8c e0       	ldi	r24, 0x0C	; 12
     d80:	89 83       	std	Y+1, r24	; 0x01
     d82:	8a e2       	ldi	r24, 0x2A	; 42
     d84:	90 e0       	ldi	r25, 0x00	; 0
     d86:	90 93 cf 00 	sts	0x00CF, r25
     d8a:	80 93 ce 00 	sts	0x00CE, r24
     d8e:	23 c0       	rjmp	.+70     	; 0xdd6 <usbDriverDescriptor+0xd8>
        SWITCH_CASE(2)
     d90:	8c 81       	ldd	r24, Y+4	; 0x04
     d92:	82 30       	cpi	r24, 0x02	; 2
     d94:	01 f5       	brne	.+64     	; 0xdd6 <usbDriverDescriptor+0xd8>
            GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_STRING_PRODUCT, usbDescriptorStringDevice)
     d96:	8c e0       	ldi	r24, 0x0C	; 12
     d98:	89 83       	std	Y+1, r24	; 0x01
     d9a:	86 e3       	ldi	r24, 0x36	; 54
     d9c:	90 e0       	ldi	r25, 0x00	; 0
     d9e:	90 93 cf 00 	sts	0x00CF, r25
     da2:	80 93 ce 00 	sts	0x00CE, r24
     da6:	17 c0       	rjmp	.+46     	; 0xdd6 <usbDriverDescriptor+0xd8>
                len = usbFunctionDescriptor(rq);
            }
        SWITCH_END
#endif  /* USB_CFG_DESCR_PROPS_STRINGS & USB_PROP_IS_DYNAMIC */
#if USB_CFG_DESCR_PROPS_HID_REPORT  /*  ,    HID */
    SWITCH_CASE(USBDESCR_HID)       /* 0x21 */
     da8:	8b 81       	ldd	r24, Y+3	; 0x03
     daa:	81 32       	cpi	r24, 0x21	; 33
     dac:	49 f4       	brne	.+18     	; 0xdc0 <usbDriverDescriptor+0xc2>
        GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_HID, usbDescriptorConfiguration + 18)
     dae:	89 e0       	ldi	r24, 0x09	; 9
     db0:	89 83       	std	Y+1, r24	; 0x01
     db2:	86 e6       	ldi	r24, 0x66	; 102
     db4:	90 e0       	ldi	r25, 0x00	; 0
     db6:	90 93 cf 00 	sts	0x00CF, r25
     dba:	80 93 ce 00 	sts	0x00CE, r24
     dbe:	0b c0       	rjmp	.+22     	; 0xdd6 <usbDriverDescriptor+0xd8>
    SWITCH_CASE(USBDESCR_HID_REPORT)/* 0x22 */
     dc0:	8b 81       	ldd	r24, Y+3	; 0x03
     dc2:	82 32       	cpi	r24, 0x22	; 34
     dc4:	41 f4       	brne	.+16     	; 0xdd6 <usbDriverDescriptor+0xd8>
        GET_DESCRIPTOR(USB_CFG_DESCR_PROPS_HID_REPORT, usbDescriptorHidReport)
     dc6:	80 e3       	ldi	r24, 0x30	; 48
     dc8:	89 83       	std	Y+1, r24	; 0x01
     dca:	86 e7       	ldi	r24, 0x76	; 118
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	90 93 cf 00 	sts	0x00CF, r25
     dd2:	80 93 ce 00 	sts	0x00CE, r24
    SWITCH_DEFAULT
        if(USB_CFG_DESCR_PROPS_UNKNOWN & USB_PROP_IS_DYNAMIC){
            len = usbFunctionDescriptor(rq);
        }
    SWITCH_END
    usbMsgFlags = flags;
     dd6:	8a 81       	ldd	r24, Y+2	; 0x02
     dd8:	80 93 af 00 	sts	0x00AF, r24
    return len;
     ddc:	89 81       	ldd	r24, Y+1	; 0x01
}
     dde:	26 96       	adiw	r28, 0x06	; 6
     de0:	0f b6       	in	r0, 0x3f	; 63
     de2:	f8 94       	cli
     de4:	de bf       	out	0x3e, r29	; 62
     de6:	0f be       	out	0x3f, r0	; 63
     de8:	cd bf       	out	0x3d, r28	; 61
     dea:	cf 91       	pop	r28
     dec:	df 91       	pop	r29
     dee:	08 95       	ret

00000df0 <usbDriverSetup>:

/* usbDriverSetup()  usbFunctionSetup(),    
 *       .
 */
static inline usbMsgLen_t usbDriverSetup(usbRequest_t *rq)
{
     df0:	df 93       	push	r29
     df2:	cf 93       	push	r28
     df4:	cd b7       	in	r28, 0x3d	; 61
     df6:	de b7       	in	r29, 0x3e	; 62
     df8:	28 97       	sbiw	r28, 0x08	; 8
     dfa:	0f b6       	in	r0, 0x3f	; 63
     dfc:	f8 94       	cli
     dfe:	de bf       	out	0x3e, r29	; 62
     e00:	0f be       	out	0x3f, r0	; 63
     e02:	cd bf       	out	0x3d, r28	; 61
     e04:	98 87       	std	Y+8, r25	; 0x08
     e06:	8f 83       	std	Y+7, r24	; 0x07
uchar   len  = 0, *dataPtr = usbTxBuf + 9;  /*  2       */
     e08:	19 82       	std	Y+1, r1	; 0x01
     e0a:	8d eb       	ldi	r24, 0xBD	; 189
     e0c:	90 e0       	ldi	r25, 0x00	; 0
     e0e:	9b 83       	std	Y+3, r25	; 0x03
     e10:	8a 83       	std	Y+2, r24	; 0x02
uchar   value = rq->wValue.bytes[0];
     e12:	8f 81       	ldd	r24, Y+7	; 0x07
     e14:	98 85       	ldd	r25, Y+8	; 0x08
     e16:	fc 01       	movw	r30, r24
     e18:	82 81       	ldd	r24, Z+2	; 0x02
     e1a:	8c 83       	std	Y+4, r24	; 0x04
#if USB_CFG_IMPLEMENT_HALT
uchar   index = rq->wIndex.bytes[0];
#endif

    dataPtr[0] = 0; /*      USBRQ_GET_STATUS  USBRQ_GET_INTERFACE */
     e1c:	8a 81       	ldd	r24, Y+2	; 0x02
     e1e:	9b 81       	ldd	r25, Y+3	; 0x03
     e20:	fc 01       	movw	r30, r24
     e22:	10 82       	st	Z, r1
    SWITCH_START(rq->bRequest)
     e24:	8f 81       	ldd	r24, Y+7	; 0x07
     e26:	98 85       	ldd	r25, Y+8	; 0x08
     e28:	fc 01       	movw	r30, r24
     e2a:	81 81       	ldd	r24, Z+1	; 0x01
     e2c:	8d 83       	std	Y+5, r24	; 0x05
    SWITCH_CASE(USBRQ_GET_STATUS)           /* 0 */
     e2e:	8d 81       	ldd	r24, Y+5	; 0x05
     e30:	88 23       	and	r24, r24
     e32:	71 f4       	brne	.+28     	; 0xe50 <usbDriverSetup+0x60>
        uchar recipient = rq->bmRequestType & USBRQ_RCPT_MASK;  /*   ops ,      */
     e34:	8f 81       	ldd	r24, Y+7	; 0x07
     e36:	98 85       	ldd	r25, Y+8	; 0x08
     e38:	fc 01       	movw	r30, r24
     e3a:	80 81       	ld	r24, Z
     e3c:	8f 71       	andi	r24, 0x1F	; 31
     e3e:	8e 83       	std	Y+6, r24	; 0x06
            dataPtr[0] =  USB_CFG_IS_SELF_POWERED;
#if USB_CFG_IMPLEMENT_HALT
        if(recipient == USBRQ_RCPT_ENDPOINT && index == 0x81)   /*      1 */
            dataPtr[0] = usbTxLen1 == USBPID_STALL;
#endif
        dataPtr[1] = 0;
     e40:	8a 81       	ldd	r24, Y+2	; 0x02
     e42:	9b 81       	ldd	r25, Y+3	; 0x03
     e44:	01 96       	adiw	r24, 0x01	; 1
     e46:	fc 01       	movw	r30, r24
     e48:	10 82       	st	Z, r1
        len = 2;
     e4a:	82 e0       	ldi	r24, 0x02	; 2
     e4c:	89 83       	std	Y+1, r24	; 0x01
     e4e:	2c c0       	rjmp	.+88     	; 0xea8 <usbDriverSetup+0xb8>
        if(value == 0 && index == 0x81){    /*  (feature) 0 == HALT    == 1 */
            usbTxLen1 = rq->bRequest == USBRQ_CLEAR_FEATURE ? USBPID_NAK : USBPID_STALL;
            usbResetDataToggling();
        }
#endif
    SWITCH_CASE(USBRQ_SET_ADDRESS)          /* 5 */
     e50:	8d 81       	ldd	r24, Y+5	; 0x05
     e52:	85 30       	cpi	r24, 0x05	; 5
     e54:	21 f4       	brne	.+8      	; 0xe5e <usbDriverSetup+0x6e>
        usbNewDeviceAddr = value;
     e56:	8c 81       	ldd	r24, Y+4	; 0x04
     e58:	80 93 d1 00 	sts	0x00D1, r24
     e5c:	25 c0       	rjmp	.+74     	; 0xea8 <usbDriverSetup+0xb8>
        USB_SET_ADDRESS_HOOK();
    SWITCH_CASE(USBRQ_GET_DESCRIPTOR)       /* 6 */
     e5e:	8d 81       	ldd	r24, Y+5	; 0x05
     e60:	86 30       	cpi	r24, 0x06	; 6
     e62:	29 f4       	brne	.+10     	; 0xe6e <usbDriverSetup+0x7e>
        len = usbDriverDescriptor(rq);
     e64:	8f 81       	ldd	r24, Y+7	; 0x07
     e66:	98 85       	ldd	r25, Y+8	; 0x08
     e68:	4a df       	rcall	.-364    	; 0xcfe <usbDriverDescriptor>
     e6a:	89 83       	std	Y+1, r24	; 0x01
        goto skipMsgPtrAssignment;
     e6c:	23 c0       	rjmp	.+70     	; 0xeb4 <usbDriverSetup+0xc4>
    SWITCH_CASE(USBRQ_GET_CONFIGURATION)    /* 8 */
     e6e:	8d 81       	ldd	r24, Y+5	; 0x05
     e70:	88 30       	cpi	r24, 0x08	; 8
     e72:	39 f4       	brne	.+14     	; 0xe82 <usbDriverSetup+0x92>
        dataPtr = &usbConfiguration;  /*     */
     e74:	83 ed       	ldi	r24, 0xD3	; 211
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	9b 83       	std	Y+3, r25	; 0x03
     e7a:	8a 83       	std	Y+2, r24	; 0x02
        len = 1;
     e7c:	81 e0       	ldi	r24, 0x01	; 1
     e7e:	89 83       	std	Y+1, r24	; 0x01
     e80:	13 c0       	rjmp	.+38     	; 0xea8 <usbDriverSetup+0xb8>
    SWITCH_CASE(USBRQ_SET_CONFIGURATION)    /* 9 */
     e82:	8d 81       	ldd	r24, Y+5	; 0x05
     e84:	89 30       	cpi	r24, 0x09	; 9
     e86:	29 f4       	brne	.+10     	; 0xe92 <usbDriverSetup+0xa2>
        usbConfiguration = value;
     e88:	8c 81       	ldd	r24, Y+4	; 0x04
     e8a:	80 93 d3 00 	sts	0x00D3, r24
        usbResetStall();
     e8e:	bc de       	rcall	.-648    	; 0xc08 <usbResetStall>
     e90:	0b c0       	rjmp	.+22     	; 0xea8 <usbDriverSetup+0xb8>
    SWITCH_CASE(USBRQ_GET_INTERFACE)        /* 10 */
     e92:	8d 81       	ldd	r24, Y+5	; 0x05
     e94:	8a 30       	cpi	r24, 0x0A	; 10
     e96:	19 f4       	brne	.+6      	; 0xe9e <usbDriverSetup+0xae>
        len = 1;
     e98:	81 e0       	ldi	r24, 0x01	; 1
     e9a:	89 83       	std	Y+1, r24	; 0x01
     e9c:	05 c0       	rjmp	.+10     	; 0xea8 <usbDriverSetup+0xb8>
#if USB_CFG_HAVE_INTRIN_ENDPOINT
    SWITCH_CASE(USBRQ_SET_INTERFACE)        /* 11 */
     e9e:	8d 81       	ldd	r24, Y+5	; 0x05
     ea0:	8b 30       	cpi	r24, 0x0B	; 11
     ea2:	11 f4       	brne	.+4      	; 0xea8 <usbDriverSetup+0xb8>
        usbResetDataToggling();
     ea4:	a7 de       	rcall	.-690    	; 0xbf4 <usbResetDataToggling>
        usbResetStall();
     ea6:	b0 de       	rcall	.-672    	; 0xc08 <usbResetStall>
#endif
    SWITCH_DEFAULT                          /* 7=SET_DESCRIPTOR, 12=SYNC_FRAME */
        /*      ? */
    SWITCH_END
    usbMsgPtr = dataPtr;
     ea8:	8a 81       	ldd	r24, Y+2	; 0x02
     eaa:	9b 81       	ldd	r25, Y+3	; 0x03
     eac:	90 93 cf 00 	sts	0x00CF, r25
     eb0:	80 93 ce 00 	sts	0x00CE, r24
skipMsgPtrAssignment:
    return len;
     eb4:	89 81       	ldd	r24, Y+1	; 0x01
}
     eb6:	28 96       	adiw	r28, 0x08	; 8
     eb8:	0f b6       	in	r0, 0x3f	; 63
     eba:	f8 94       	cli
     ebc:	de bf       	out	0x3e, r29	; 62
     ebe:	0f be       	out	0x3f, r0	; 63
     ec0:	cd bf       	out	0x3d, r28	; 61
     ec2:	cf 91       	pop	r28
     ec4:	df 91       	pop	r29
     ec6:	08 95       	ret

00000ec8 <usbProcessRx>:
/* usbProcessRx()    ,  
 *  .    SETUP  DATA    
 *  .
 */
static inline void usbProcessRx(uchar *data, uchar len)
{
     ec8:	df 93       	push	r29
     eca:	cf 93       	push	r28
     ecc:	cd b7       	in	r28, 0x3d	; 61
     ece:	de b7       	in	r29, 0x3e	; 62
     ed0:	28 97       	sbiw	r28, 0x08	; 8
     ed2:	0f b6       	in	r0, 0x3f	; 63
     ed4:	f8 94       	cli
     ed6:	de bf       	out	0x3e, r29	; 62
     ed8:	0f be       	out	0x3f, r0	; 63
     eda:	cd bf       	out	0x3d, r28	; 61
     edc:	9f 83       	std	Y+7, r25	; 0x07
     ede:	8e 83       	std	Y+6, r24	; 0x06
     ee0:	68 87       	std	Y+8, r22	; 0x08
usbRequest_t    *rq = (void *)data;
     ee2:	8e 81       	ldd	r24, Y+6	; 0x06
     ee4:	9f 81       	ldd	r25, Y+7	; 0x07
     ee6:	9b 83       	std	Y+3, r25	; 0x03
     ee8:	8a 83       	std	Y+2, r24	; 0x02
    if(usbRxToken < 0x10){  /* OUT    != 0:      usbRxToken */
        usbFunctionWriteOut(data, len);
        return;
    }
#endif
    if(usbRxToken == (uchar)USBPID_SETUP){
     eea:	80 91 cc 00 	lds	r24, 0x00CC
     eee:	8d 32       	cpi	r24, 0x2D	; 45
     ef0:	09 f0       	breq	.+2      	; 0xef4 <usbProcessRx+0x2c>
     ef2:	46 c0       	rjmp	.+140    	; 0xf80 <usbProcessRx+0xb8>
        if(len != 8)    /*  setup    8 .  . */
     ef4:	88 85       	ldd	r24, Y+8	; 0x08
     ef6:	88 30       	cpi	r24, 0x08	; 8
     ef8:	09 f0       	breq	.+2      	; 0xefc <usbProcessRx+0x34>
     efa:	58 c0       	rjmp	.+176    	; 0xfac <usbProcessRx+0xe4>
            return;
        usbMsgLen_t replyLen;
        usbTxBuf[0] = USBPID_DATA0;         /*    */
     efc:	83 ec       	ldi	r24, 0xC3	; 195
     efe:	80 93 b4 00 	sts	0x00B4, r24
        usbTxLen = USBPID_NAK;              /*    */
     f02:	8a e5       	ldi	r24, 0x5A	; 90
     f04:	80 93 60 00 	sts	0x0060, r24
        usbMsgFlags = 0;
     f08:	10 92 af 00 	sts	0x00AF, r1
        uchar type = rq->bmRequestType & USBRQ_TYPE_MASK;
     f0c:	8a 81       	ldd	r24, Y+2	; 0x02
     f0e:	9b 81       	ldd	r25, Y+3	; 0x03
     f10:	fc 01       	movw	r30, r24
     f12:	80 81       	ld	r24, Z
     f14:	80 76       	andi	r24, 0x60	; 96
     f16:	8c 83       	std	Y+4, r24	; 0x04
        if(type != USBRQ_TYPE_STANDARD){    /*     */
     f18:	8c 81       	ldd	r24, Y+4	; 0x04
     f1a:	88 23       	and	r24, r24
     f1c:	29 f0       	breq	.+10     	; 0xf28 <usbProcessRx+0x60>
            replyLen = usbFunctionSetup(data);
     f1e:	8e 81       	ldd	r24, Y+6	; 0x06
     f20:	9f 81       	ldd	r25, Y+7	; 0x07
     f22:	54 d3       	rcall	.+1704   	; 0x15cc <usbFunctionSetup>
     f24:	89 83       	std	Y+1, r24	; 0x01
     f26:	04 c0       	rjmp	.+8      	; 0xf30 <usbProcessRx+0x68>
        }else{
            replyLen = usbDriverSetup(rq);
     f28:	8a 81       	ldd	r24, Y+2	; 0x02
     f2a:	9b 81       	ldd	r25, Y+3	; 0x03
     f2c:	61 df       	rcall	.-318    	; 0xdf0 <usbDriverSetup>
     f2e:	89 83       	std	Y+1, r24	; 0x01
        }
#if USB_CFG_IMPLEMENT_FN_READ || USB_CFG_IMPLEMENT_FN_WRITE
        if(replyLen == USB_NO_MSG){         /*     / */
     f30:	89 81       	ldd	r24, Y+1	; 0x01
     f32:	8f 3f       	cpi	r24, 0xFF	; 255
     f34:	79 f4       	brne	.+30     	; 0xf54 <usbProcessRx+0x8c>
            /*      replyLen */
            if((rq->bmRequestType & USBRQ_DIR_MASK) != USBRQ_DIR_HOST_TO_DEVICE){
     f36:	8a 81       	ldd	r24, Y+2	; 0x02
     f38:	9b 81       	ldd	r25, Y+3	; 0x03
     f3a:	fc 01       	movw	r30, r24
     f3c:	80 81       	ld	r24, Z
     f3e:	88 23       	and	r24, r24
     f40:	2c f4       	brge	.+10     	; 0xf4c <usbProcessRx+0x84>
                replyLen = rq->wLength.bytes[0];    /*   IN */
     f42:	8a 81       	ldd	r24, Y+2	; 0x02
     f44:	9b 81       	ldd	r25, Y+3	; 0x03
     f46:	fc 01       	movw	r30, r24
     f48:	86 81       	ldd	r24, Z+6	; 0x06
     f4a:	89 83       	std	Y+1, r24	; 0x01
            }
            usbMsgFlags = USB_FLG_USE_USER_RW;
     f4c:	80 e8       	ldi	r24, 0x80	; 128
     f4e:	80 93 af 00 	sts	0x00AF, r24
     f52:	12 c0       	rjmp	.+36     	; 0xf78 <usbProcessRx+0xb0>
        }else   /* 'else'   replyLen USB_NO_MSG    . */
#endif
        if(sizeof(replyLen) < sizeof(rq->wLength.word)){ /*     */
            if(!rq->wLength.bytes[1] && replyLen > rq->wLength.bytes[0])    /*    max */
     f54:	8a 81       	ldd	r24, Y+2	; 0x02
     f56:	9b 81       	ldd	r25, Y+3	; 0x03
     f58:	fc 01       	movw	r30, r24
     f5a:	87 81       	ldd	r24, Z+7	; 0x07
     f5c:	88 23       	and	r24, r24
     f5e:	61 f4       	brne	.+24     	; 0xf78 <usbProcessRx+0xb0>
     f60:	8a 81       	ldd	r24, Y+2	; 0x02
     f62:	9b 81       	ldd	r25, Y+3	; 0x03
     f64:	fc 01       	movw	r30, r24
     f66:	96 81       	ldd	r25, Z+6	; 0x06
     f68:	89 81       	ldd	r24, Y+1	; 0x01
     f6a:	98 17       	cp	r25, r24
     f6c:	28 f4       	brcc	.+10     	; 0xf78 <usbProcessRx+0xb0>
                replyLen = rq->wLength.bytes[0];
     f6e:	8a 81       	ldd	r24, Y+2	; 0x02
     f70:	9b 81       	ldd	r25, Y+3	; 0x03
     f72:	fc 01       	movw	r30, r24
     f74:	86 81       	ldd	r24, Z+6	; 0x06
     f76:	89 83       	std	Y+1, r24	; 0x01
        }else{
            if(replyLen > rq->wLength.word)     														/*    max */
                replyLen = rq->wLength.word;
        }
        usbMsgLen = replyLen;
     f78:	89 81       	ldd	r24, Y+1	; 0x01
     f7a:	80 93 61 00 	sts	0x0061, r24
     f7e:	17 c0       	rjmp	.+46     	; 0xfae <usbProcessRx+0xe6>
    }else{  /* usbRxToken   USBPID_OUT,     setup (control-out) */
#if USB_CFG_IMPLEMENT_FN_WRITE
        if(usbMsgFlags & USB_FLG_USE_USER_RW){
     f80:	80 91 af 00 	lds	r24, 0x00AF
     f84:	88 23       	and	r24, r24
     f86:	9c f4       	brge	.+38     	; 0xfae <usbProcessRx+0xe6>
            uchar rval = usbFunctionWrite(data, len);
     f88:	8e 81       	ldd	r24, Y+6	; 0x06
     f8a:	9f 81       	ldd	r25, Y+7	; 0x07
     f8c:	68 85       	ldd	r22, Y+8	; 0x08
     f8e:	e0 d2       	rcall	.+1472   	; 0x1550 <usbFunctionWrite>
     f90:	8d 83       	std	Y+5, r24	; 0x05
            if(rval == 0xff){   /*   */
     f92:	8d 81       	ldd	r24, Y+5	; 0x05
     f94:	8f 3f       	cpi	r24, 0xFF	; 255
     f96:	21 f4       	brne	.+8      	; 0xfa0 <usbProcessRx+0xd8>
                usbTxLen = USBPID_STALL;
     f98:	8e e1       	ldi	r24, 0x1E	; 30
     f9a:	80 93 60 00 	sts	0x0060, r24
     f9e:	07 c0       	rjmp	.+14     	; 0xfae <usbProcessRx+0xe6>
            }else if(rval != 0){    /*    */
     fa0:	8d 81       	ldd	r24, Y+5	; 0x05
     fa2:	88 23       	and	r24, r24
     fa4:	21 f0       	breq	.+8      	; 0xfae <usbProcessRx+0xe6>
                usbMsgLen = 0;  /*     */
     fa6:	10 92 61 00 	sts	0x0061, r1
     faa:	01 c0       	rjmp	.+2      	; 0xfae <usbProcessRx+0xe6>
        return;
    }
#endif
    if(usbRxToken == (uchar)USBPID_SETUP){
        if(len != 8)    /*  setup    8 .  . */
            return;
     fac:	00 00       	nop
                usbMsgLen = 0;  /*     */
            }
        }
#endif
    }
}
     fae:	28 96       	adiw	r28, 0x08	; 8
     fb0:	0f b6       	in	r0, 0x3f	; 63
     fb2:	f8 94       	cli
     fb4:	de bf       	out	0x3e, r29	; 62
     fb6:	0f be       	out	0x3f, r0	; 63
     fb8:	cd bf       	out	0x3d, r28	; 61
     fba:	cf 91       	pop	r28
     fbc:	df 91       	pop	r29
     fbe:	08 95       	ret

00000fc0 <usbDeviceRead>:

/*    usbFunctionRead(),      
 *  ,    (,  ).
 */
static uchar usbDeviceRead(uchar *data, uchar len)
{
     fc0:	1f 93       	push	r17
     fc2:	df 93       	push	r29
     fc4:	cf 93       	push	r28
     fc6:	cd b7       	in	r28, 0x3d	; 61
     fc8:	de b7       	in	r29, 0x3e	; 62
     fca:	2a 97       	sbiw	r28, 0x0a	; 10
     fcc:	0f b6       	in	r0, 0x3f	; 63
     fce:	f8 94       	cli
     fd0:	de bf       	out	0x3e, r29	; 62
     fd2:	0f be       	out	0x3f, r0	; 63
     fd4:	cd bf       	out	0x3d, r28	; 61
     fd6:	99 87       	std	Y+9, r25	; 0x09
     fd8:	88 87       	std	Y+8, r24	; 0x08
     fda:	6a 87       	std	Y+10, r22	; 0x0a
    if(len > 0){    /*       */
     fdc:	8a 85       	ldd	r24, Y+10	; 0x0a
     fde:	88 23       	and	r24, r24
     fe0:	09 f4       	brne	.+2      	; 0xfe4 <usbDeviceRead+0x24>
     fe2:	4f c0       	rjmp	.+158    	; 0x1082 <usbDeviceRead+0xc2>
        if(usbMsgFlags & USB_FLG_USE_USER_RW){
            len = usbFunctionRead(data, len);
        }else
#endif
        {
            uchar i = len, *r = usbMsgPtr;
     fe4:	8a 85       	ldd	r24, Y+10	; 0x0a
     fe6:	89 83       	std	Y+1, r24	; 0x01
     fe8:	80 91 ce 00 	lds	r24, 0x00CE
     fec:	90 91 cf 00 	lds	r25, 0x00CF
     ff0:	9b 83       	std	Y+3, r25	; 0x03
     ff2:	8a 83       	std	Y+2, r24	; 0x02
            if(usbMsgFlags & USB_FLG_MSGPTR_IS_ROM){    /*  ROM */
     ff4:	80 91 af 00 	lds	r24, 0x00AF
     ff8:	88 2f       	mov	r24, r24
     ffa:	90 e0       	ldi	r25, 0x00	; 0
     ffc:	80 74       	andi	r24, 0x40	; 64
     ffe:	90 70       	andi	r25, 0x00	; 0
    1000:	00 97       	sbiw	r24, 0x00	; 0
    1002:	09 f1       	breq	.+66     	; 0x1046 <usbDeviceRead+0x86>
                do{
                    uchar c = PRG_RDB(r);    /*   char     */
    1004:	8a 81       	ldd	r24, Y+2	; 0x02
    1006:	9b 81       	ldd	r25, Y+3	; 0x03
    1008:	9d 83       	std	Y+5, r25	; 0x05
    100a:	8c 83       	std	Y+4, r24	; 0x04
    100c:	8c 81       	ldd	r24, Y+4	; 0x04
    100e:	9d 81       	ldd	r25, Y+5	; 0x05
    1010:	fc 01       	movw	r30, r24
    1012:	14 91       	lpm	r17, Z+
    1014:	1e 83       	std	Y+6, r17	; 0x06
    1016:	8e 81       	ldd	r24, Y+6	; 0x06
    1018:	8f 83       	std	Y+7, r24	; 0x07
                    *data++ = c;
    101a:	88 85       	ldd	r24, Y+8	; 0x08
    101c:	99 85       	ldd	r25, Y+9	; 0x09
    101e:	2f 81       	ldd	r18, Y+7	; 0x07
    1020:	fc 01       	movw	r30, r24
    1022:	20 83       	st	Z, r18
    1024:	88 85       	ldd	r24, Y+8	; 0x08
    1026:	99 85       	ldd	r25, Y+9	; 0x09
    1028:	01 96       	adiw	r24, 0x01	; 1
    102a:	99 87       	std	Y+9, r25	; 0x09
    102c:	88 87       	std	Y+8, r24	; 0x08
                    r++;
    102e:	8a 81       	ldd	r24, Y+2	; 0x02
    1030:	9b 81       	ldd	r25, Y+3	; 0x03
    1032:	01 96       	adiw	r24, 0x01	; 1
    1034:	9b 83       	std	Y+3, r25	; 0x03
    1036:	8a 83       	std	Y+2, r24	; 0x02
                }while(--i);
    1038:	89 81       	ldd	r24, Y+1	; 0x01
    103a:	81 50       	subi	r24, 0x01	; 1
    103c:	89 83       	std	Y+1, r24	; 0x01
    103e:	89 81       	ldd	r24, Y+1	; 0x01
    1040:	88 23       	and	r24, r24
    1042:	01 f7       	brne	.-64     	; 0x1004 <usbDeviceRead+0x44>
    1044:	18 c0       	rjmp	.+48     	; 0x1076 <usbDeviceRead+0xb6>
            }else{  /*  RAM */
                do{
                    *data++ = *r++;
    1046:	8a 81       	ldd	r24, Y+2	; 0x02
    1048:	9b 81       	ldd	r25, Y+3	; 0x03
    104a:	fc 01       	movw	r30, r24
    104c:	20 81       	ld	r18, Z
    104e:	88 85       	ldd	r24, Y+8	; 0x08
    1050:	99 85       	ldd	r25, Y+9	; 0x09
    1052:	fc 01       	movw	r30, r24
    1054:	20 83       	st	Z, r18
    1056:	88 85       	ldd	r24, Y+8	; 0x08
    1058:	99 85       	ldd	r25, Y+9	; 0x09
    105a:	01 96       	adiw	r24, 0x01	; 1
    105c:	99 87       	std	Y+9, r25	; 0x09
    105e:	88 87       	std	Y+8, r24	; 0x08
    1060:	8a 81       	ldd	r24, Y+2	; 0x02
    1062:	9b 81       	ldd	r25, Y+3	; 0x03
    1064:	01 96       	adiw	r24, 0x01	; 1
    1066:	9b 83       	std	Y+3, r25	; 0x03
    1068:	8a 83       	std	Y+2, r24	; 0x02
                }while(--i);
    106a:	89 81       	ldd	r24, Y+1	; 0x01
    106c:	81 50       	subi	r24, 0x01	; 1
    106e:	89 83       	std	Y+1, r24	; 0x01
    1070:	89 81       	ldd	r24, Y+1	; 0x01
    1072:	88 23       	and	r24, r24
    1074:	41 f7       	brne	.-48     	; 0x1046 <usbDeviceRead+0x86>
            }
            usbMsgPtr = r;
    1076:	8a 81       	ldd	r24, Y+2	; 0x02
    1078:	9b 81       	ldd	r25, Y+3	; 0x03
    107a:	90 93 cf 00 	sts	0x00CF, r25
    107e:	80 93 ce 00 	sts	0x00CE, r24
        }
    }
    return len;
    1082:	8a 85       	ldd	r24, Y+10	; 0x0a
}
    1084:	2a 96       	adiw	r28, 0x0a	; 10
    1086:	0f b6       	in	r0, 0x3f	; 63
    1088:	f8 94       	cli
    108a:	de bf       	out	0x3e, r29	; 62
    108c:	0f be       	out	0x3f, r0	; 63
    108e:	cd bf       	out	0x3d, r28	; 61
    1090:	cf 91       	pop	r28
    1092:	df 91       	pop	r29
    1094:	1f 91       	pop	r17
    1096:	08 95       	ret

00001098 <usbBuildTxBlock>:

/* usbBuildTxBlock() ,      ,  
 *      .
 */
static inline void usbBuildTxBlock(void)
{
    1098:	df 93       	push	r29
    109a:	cf 93       	push	r28
    109c:	00 d0       	rcall	.+0      	; 0x109e <usbBuildTxBlock+0x6>
    109e:	cd b7       	in	r28, 0x3d	; 61
    10a0:	de b7       	in	r29, 0x3e	; 62
usbMsgLen_t wantLen;
uchar       len;

    wantLen = usbMsgLen;
    10a2:	80 91 61 00 	lds	r24, 0x0061
    10a6:	89 83       	std	Y+1, r24	; 0x01
    if(wantLen > 8)
    10a8:	89 81       	ldd	r24, Y+1	; 0x01
    10aa:	89 30       	cpi	r24, 0x09	; 9
    10ac:	10 f0       	brcs	.+4      	; 0x10b2 <usbBuildTxBlock+0x1a>
        wantLen = 8;
    10ae:	88 e0       	ldi	r24, 0x08	; 8
    10b0:	89 83       	std	Y+1, r24	; 0x01
    usbMsgLen -= wantLen;
    10b2:	90 91 61 00 	lds	r25, 0x0061
    10b6:	89 81       	ldd	r24, Y+1	; 0x01
    10b8:	29 2f       	mov	r18, r25
    10ba:	28 1b       	sub	r18, r24
    10bc:	82 2f       	mov	r24, r18
    10be:	80 93 61 00 	sts	0x0061, r24
    usbTxBuf[0] ^= USBPID_DATA0 ^ USBPID_DATA1; /*  DATA */
    10c2:	90 91 b4 00 	lds	r25, 0x00B4
    10c6:	88 e8       	ldi	r24, 0x88	; 136
    10c8:	89 27       	eor	r24, r25
    10ca:	80 93 b4 00 	sts	0x00B4, r24
    len = usbDeviceRead(usbTxBuf + 1, wantLen);
    10ce:	85 eb       	ldi	r24, 0xB5	; 181
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	69 81       	ldd	r22, Y+1	; 0x01
    10d4:	75 df       	rcall	.-278    	; 0xfc0 <usbDeviceRead>
    10d6:	8a 83       	std	Y+2, r24	; 0x02
    if(len <= 8){           /*    */
    10d8:	8a 81       	ldd	r24, Y+2	; 0x02
    10da:	89 30       	cpi	r24, 0x09	; 9
    10dc:	70 f4       	brcc	.+28     	; 0x10fa <usbBuildTxBlock+0x62>
        usbCrc16Append(&usbTxBuf[1], len);
    10de:	85 eb       	ldi	r24, 0xB5	; 181
    10e0:	90 e0       	ldi	r25, 0x00	; 0
    10e2:	6a 81       	ldd	r22, Y+2	; 0x02
    10e4:	a2 d0       	rcall	.+324    	; 0x122a <usbCrc16Append>
        len += 4;           /*    sync */
    10e6:	8a 81       	ldd	r24, Y+2	; 0x02
    10e8:	8c 5f       	subi	r24, 0xFC	; 252
    10ea:	8a 83       	std	Y+2, r24	; 0x02
        if(len < 12)        /*      */
    10ec:	8a 81       	ldd	r24, Y+2	; 0x02
    10ee:	8c 30       	cpi	r24, 0x0C	; 12
    10f0:	48 f4       	brcc	.+18     	; 0x1104 <usbBuildTxBlock+0x6c>
            usbMsgLen = USB_NO_MSG;
    10f2:	8f ef       	ldi	r24, 0xFF	; 255
    10f4:	80 93 61 00 	sts	0x0061, r24
    10f8:	05 c0       	rjmp	.+10     	; 0x1104 <usbBuildTxBlock+0x6c>
    }else{
        len = USBPID_STALL;   /*    */
    10fa:	8e e1       	ldi	r24, 0x1E	; 30
    10fc:	8a 83       	std	Y+2, r24	; 0x02
        usbMsgLen = USB_NO_MSG;
    10fe:	8f ef       	ldi	r24, 0xFF	; 255
    1100:	80 93 61 00 	sts	0x0061, r24
    }
    usbTxLen = len;
    1104:	8a 81       	ldd	r24, Y+2	; 0x02
    1106:	80 93 60 00 	sts	0x0060, r24
    DBG2(0x20, usbTxBuf, len-1);
}
    110a:	0f 90       	pop	r0
    110c:	0f 90       	pop	r0
    110e:	cf 91       	pop	r28
    1110:	df 91       	pop	r29
    1112:	08 95       	ret

00001114 <usbHandleResetHook>:

/* ------------------------------------------------------------------------- */

static inline void usbHandleResetHook(uchar notResetState)
{
    1114:	df 93       	push	r29
    1116:	cf 93       	push	r28
    1118:	0f 92       	push	r0
    111a:	cd b7       	in	r28, 0x3d	; 61
    111c:	de b7       	in	r29, 0x3e	; 62
    111e:	89 83       	std	Y+1, r24	; 0x01
    if(wasReset != isReset){
        USB_RESET_HOOK(isReset);
        wasReset = isReset;
    }
#endif
}
    1120:	0f 90       	pop	r0
    1122:	cf 91       	pop	r28
    1124:	df 91       	pop	r29
    1126:	08 95       	ret

00001128 <usbPoll>:

/* ------------------------------------------------------------------------- */

USB_PUBLIC void usbPoll(void)
{
    1128:	df 93       	push	r29
    112a:	cf 93       	push	r28
    112c:	00 d0       	rcall	.+0      	; 0x112e <usbPoll+0x6>
    112e:	0f 92       	push	r0
    1130:	cd b7       	in	r28, 0x3d	; 61
    1132:	de b7       	in	r29, 0x3e	; 62
schar   len;
uchar   i;

    len = usbRxLen - 3;
    1134:	80 91 d0 00 	lds	r24, 0x00D0
    1138:	83 50       	subi	r24, 0x03	; 3
    113a:	8a 83       	std	Y+2, r24	; 0x02
    if(len >= 0){
    113c:	8a 81       	ldd	r24, Y+2	; 0x02
    113e:	88 23       	and	r24, r24
    1140:	8c f0       	brlt	.+34     	; 0x1164 <usbPoll+0x3c>
 *        ,  CRC   
 *        .  ACK  -,
 *          .
 * unsigned crc = usbCrc16(buffer + 1, usbRxLen - 3);
 */
        usbProcessRx(usbRxBuf + USB_BUFSIZE + 1 - usbInputBufOffset, len);
    1142:	80 91 cd 00 	lds	r24, 0x00CD
    1146:	88 2f       	mov	r24, r24
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	2c e0       	ldi	r18, 0x0C	; 12
    114c:	30 e0       	ldi	r19, 0x00	; 0
    114e:	a9 01       	movw	r20, r18
    1150:	48 1b       	sub	r20, r24
    1152:	59 0b       	sbc	r21, r25
    1154:	ca 01       	movw	r24, r20
    1156:	8c 52       	subi	r24, 0x2C	; 44
    1158:	9f 4f       	sbci	r25, 0xFF	; 255
    115a:	2a 81       	ldd	r18, Y+2	; 0x02
    115c:	62 2f       	mov	r22, r18
    115e:	b4 de       	rcall	.-664    	; 0xec8 <usbProcessRx>
#if USB_CFG_HAVE_FLOWCONTROL
        if(usbRxLen > 0)    /*   ,   mark */
            usbRxLen = 0;
#else
        usbRxLen = 0;       /* mark rx    */
    1160:	10 92 d0 00 	sts	0x00D0, r1
#endif
    }
    if(usbTxLen & 0x10){    /*  system idle */
    1164:	80 91 60 00 	lds	r24, 0x0060
    1168:	88 2f       	mov	r24, r24
    116a:	90 e0       	ldi	r25, 0x00	; 0
    116c:	80 71       	andi	r24, 0x10	; 16
    116e:	90 70       	andi	r25, 0x00	; 0
    1170:	00 97       	sbiw	r24, 0x00	; 0
    1172:	29 f0       	breq	.+10     	; 0x117e <usbPoll+0x56>
        if(usbMsgLen != USB_NO_MSG){    /*     ? */
    1174:	80 91 61 00 	lds	r24, 0x0061
    1178:	8f 3f       	cpi	r24, 0xFF	; 255
    117a:	09 f0       	breq	.+2      	; 0x117e <usbPoll+0x56>
            usbBuildTxBlock();
    117c:	8d df       	rcall	.-230    	; 0x1098 <usbBuildTxBlock>
        }
    }
    for(i = 10; i > 0; i--){
    117e:	8a e0       	ldi	r24, 0x0A	; 10
    1180:	89 83       	std	Y+1, r24	; 0x01
    1182:	0c c0       	rjmp	.+24     	; 0x119c <usbPoll+0x74>
        uchar usbLineStatus = USBIN & USBMASK;
    1184:	80 e3       	ldi	r24, 0x30	; 48
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	fc 01       	movw	r30, r24
    118a:	80 81       	ld	r24, Z
    118c:	84 71       	andi	r24, 0x14	; 20
    118e:	8b 83       	std	Y+3, r24	; 0x03
        if(usbLineStatus != 0)  /* SE0  */
    1190:	8b 81       	ldd	r24, Y+3	; 0x03
    1192:	88 23       	and	r24, r24
    1194:	39 f4       	brne	.+14     	; 0x11a4 <usbPoll+0x7c>
    if(usbTxLen & 0x10){    /*  system idle */
        if(usbMsgLen != USB_NO_MSG){    /*     ? */
            usbBuildTxBlock();
        }
    }
    for(i = 10; i > 0; i--){
    1196:	89 81       	ldd	r24, Y+1	; 0x01
    1198:	81 50       	subi	r24, 0x01	; 1
    119a:	89 83       	std	Y+1, r24	; 0x01
    119c:	89 81       	ldd	r24, Y+1	; 0x01
    119e:	88 23       	and	r24, r24
    11a0:	89 f7       	brne	.-30     	; 0x1184 <usbPoll+0x5c>
    11a2:	01 c0       	rjmp	.+2      	; 0x11a6 <usbPoll+0x7e>
        uchar usbLineStatus = USBIN & USBMASK;
        if(usbLineStatus != 0)  /* SE0  */
            break;
    11a4:	00 00       	nop
    }
    if(i == 0){ /*  RESET,       */
    11a6:	89 81       	ldd	r24, Y+1	; 0x01
    11a8:	88 23       	and	r24, r24
    11aa:	29 f4       	brne	.+10     	; 0x11b6 <usbPoll+0x8e>
        usbNewDeviceAddr = 0;
    11ac:	10 92 d1 00 	sts	0x00D1, r1
        usbDeviceAddr = 0;
    11b0:	10 92 cb 00 	sts	0x00CB, r1
        usbResetStall();
    11b4:	29 dd       	rcall	.-1454   	; 0xc08 <usbResetStall>
        DBG1(0xff, 0, 0);
    }
    usbHandleResetHook(i);
    11b6:	89 81       	ldd	r24, Y+1	; 0x01
    11b8:	ad df       	rcall	.-166    	; 0x1114 <usbHandleResetHook>
}
    11ba:	0f 90       	pop	r0
    11bc:	0f 90       	pop	r0
    11be:	0f 90       	pop	r0
    11c0:	cf 91       	pop	r28
    11c2:	df 91       	pop	r29
    11c4:	08 95       	ret

000011c6 <usbInit>:

/* ------------------------------------------------------------------------- */

USB_PUBLIC void usbInit(void)
{
    11c6:	df 93       	push	r29
    11c8:	cf 93       	push	r28
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
#if USB_INTR_CFG_SET != 0
    USB_INTR_CFG |= USB_INTR_CFG_SET;
    11ce:	85 e5       	ldi	r24, 0x55	; 85
    11d0:	90 e0       	ldi	r25, 0x00	; 0
    11d2:	25 e5       	ldi	r18, 0x55	; 85
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	f9 01       	movw	r30, r18
    11d8:	20 81       	ld	r18, Z
    11da:	23 60       	ori	r18, 0x03	; 3
    11dc:	fc 01       	movw	r30, r24
    11de:	20 83       	st	Z, r18
#endif
#if USB_INTR_CFG_CLR != 0
    USB_INTR_CFG &= ~(USB_INTR_CFG_CLR);
#endif
    USB_INTR_ENABLE |= (1 << USB_INTR_ENABLE_BIT);
    11e0:	8b e5       	ldi	r24, 0x5B	; 91
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	2b e5       	ldi	r18, 0x5B	; 91
    11e6:	30 e0       	ldi	r19, 0x00	; 0
    11e8:	f9 01       	movw	r30, r18
    11ea:	20 81       	ld	r18, Z
    11ec:	20 64       	ori	r18, 0x40	; 64
    11ee:	fc 01       	movw	r30, r24
    11f0:	20 83       	st	Z, r18
    usbResetDataToggling();
    11f2:	00 dd       	rcall	.-1536   	; 0xbf4 <usbResetDataToggling>
#if USB_CFG_HAVE_INTRIN_ENDPOINT
    usbTxLen1 = USBPID_NAK;
    11f4:	8a e5       	ldi	r24, 0x5A	; 90
    11f6:	80 93 bf 00 	sts	0x00BF, r24
#if USB_CFG_HAVE_INTRIN_ENDPOINT3
    usbTxLen3 = USBPID_NAK;
#endif
#endif
}
    11fa:	cf 91       	pop	r28
    11fc:	df 91       	pop	r29
    11fe:	08 95       	ret

00001200 <usbCrc16>:
;   r20/21: polynomial
;   r23: scratch
;   r24/25: crc-sum
;   r26/27=X: ptr
usbCrc16:
    mov     ptrL, argPtrL
    1200:	a8 2f       	mov	r26, r24
    mov     ptrH, argPtrH
    1202:	b9 2f       	mov	r27, r25
    ldi     resCrcL, 0
    1204:	80 e0       	ldi	r24, 0x00	; 0
    ldi     resCrcH, 0
    1206:	90 e0       	ldi	r25, 0x00	; 0
    ldi     polyL, lo8(0xa001)
    1208:	41 e0       	ldi	r20, 0x01	; 1
    ldi     polyH, hi8(0xa001)
    120a:	50 ea       	ldi	r21, 0xA0	; 160
    com     argLen      ; argLen = -argLen - 1
    120c:	60 95       	com	r22

0000120e <crcByteLoop>:
crcByteLoop:
    subi    argLen, -1
    120e:	6f 5f       	subi	r22, 0xFF	; 255
    brcc    crcReady    ;  ,  ,    
    1210:	58 f4       	brcc	.+22     	; 0x1228 <crcReady>
    ld      byte, ptr+
    1212:	2d 91       	ld	r18, X+
    ldi     bitCnt, -8  ;   ,  ,    ,   
    1214:	38 ef       	ldi	r19, 0xF8	; 248
    eor     resCrcL, byte
    1216:	82 27       	eor	r24, r18

00001218 <crcBitLoop>:
crcBitLoop:
    ror     resCrcH     ;    
    1218:	97 95       	ror	r25
    ror     resCrcL
    121a:	87 95       	ror	r24
    brcs    crcNoXor
    121c:	10 f0       	brcs	.+4      	; 0x1222 <crcNoXor>
    eor     resCrcL, polyL
    121e:	84 27       	eor	r24, r20
    eor     resCrcH, polyH
    1220:	95 27       	eor	r25, r21

00001222 <crcNoXor>:
crcNoXor:
    subi    bitCnt, -1
    1222:	3f 5f       	subi	r19, 0xFF	; 255
    brcs    crcBitLoop
    1224:	c8 f3       	brcs	.-14     	; 0x1218 <crcBitLoop>
    rjmp    crcByteLoop
    1226:	f3 cf       	rjmp	.-26     	; 0x120e <crcByteLoop>

00001228 <crcReady>:
crcReady:
    ret
    1228:	08 95       	ret

0000122a <usbCrc16Append>:
;  Reimar Doeffinger    CRC!

; extern unsigned usbCrc16Append(unsigned char *data, unsigned char len);
usbCrc16Append:
    rcall   usbCrc16
    122a:	ea df       	rcall	.-44     	; 0x1200 <usbCrc16>
    st      ptr+, resCrcL
    122c:	8d 93       	st	X+, r24
    st      ptr+, resCrcH
    122e:	9d 93       	st	X+, r25
    ret
    1230:	08 95       	ret

00001232 <__vector_1>:
;max   : 34  -> max 25   
;max  : [ret(2), YL, SREG, YH, shift, x1, x2, x3, cnt, x4] = 11 
;   -      SOF.
USB_INTR_VECTOR:
;  : YL, SREG [sofError], YH, shift, x1, x2, x3, cnt
    push    YL              ;2 [35] push    .   ASAP
    1232:	cf 93       	push	r28
    in      YL, SREG        ;1 [37]
    1234:	cf b7       	in	r28, 0x3f	; 63
    push    YL              ;2 [39]
    1236:	cf 93       	push	r28

00001238 <waitForJ>:
;----------------------------------------------------------------------------
; sync- (D-)   (LSb)   (MSb) : 01010100 [1 =  (idle) = J, 0 = K]
;sync  J   K    sync --    
;    ,    IDLE  SE1 (== )
waitForJ:
    sbis    USBIN, USBMINUS ;1 [40]  D- == 1
    1238:	84 9b       	sbis	0x10, 4	; 16
    rjmp    waitForJ        ;2
    123a:	fe cf       	rjmp	.-4      	; 0x1238 <waitForJ>

0000123c <waitForK>:
waitForK:
;      1/4 ,   .
    sbis    USBIN, USBMINUS
    123c:	84 9b       	sbis	0x10, 4	; 16
    rjmp    foundK
    123e:	09 c0       	rjmp	.+18     	; 0x1252 <foundK>
    sbis    USBIN, USBMINUS
    1240:	84 9b       	sbis	0x10, 4	; 16
    rjmp    foundK
    1242:	07 c0       	rjmp	.+14     	; 0x1252 <foundK>
    sbis    USBIN, USBMINUS
    1244:	84 9b       	sbis	0x10, 4	; 16
    rjmp    foundK
    1246:	05 c0       	rjmp	.+10     	; 0x1252 <foundK>
    sbis    USBIN, USBMINUS
    1248:	84 9b       	sbis	0x10, 4	; 16
    rjmp    foundK
    124a:	03 c0       	rjmp	.+6      	; 0x1252 <foundK>
    sbis    USBIN, USBMINUS
    124c:	84 9b       	sbis	0x10, 4	; 16
    rjmp    foundK
    124e:	01 c0       	rjmp	.+2      	; 0x1252 <foundK>
#if USB_COUNT_SOF
    lds     YL, usbSofCount
    inc     YL
    sts     usbSofCount, YL
#endif  /* USB_COUNT_SOF */
    rjmp    sofError
    1250:	a3 c0       	rjmp	.+326    	; 0x1398 <sofError>

00001252 <foundK>:
foundK:
;{3, 5}    D-  : 4  [  4   ]
;   1  ,   setup,    
; .    -     sync ( K)  
;  
    push    YH                  ;2 [2]
    1252:	df 93       	push	r29
    lds     YL, usbInputBufOffset;2 [4]
    1254:	c0 91 cd 00 	lds	r28, 0x00CD
    clr     YH                  ;1 [5]
    1258:	dd 27       	eor	r29, r29
    subi    YL, lo8(-(usbRxBuf));1 [6]
    125a:	cc 52       	subi	r28, 0x2C	; 44
    sbci    YH, hi8(-(usbRxBuf));1 [7]
    125c:	df 4f       	sbci	r29, 0xFF	; 255

    sbis    USBIN, USBMINUS ;1 [8]   2  K [ 1   ]
    125e:	84 9b       	sbis	0x10, 4	; 16
    rjmp    haveTwoBitsK    ;2 [10]
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <haveTwoBitsK>
    pop     YH              ;2 [11]   push
    1262:	df 91       	pop	r29
    rjmp    waitForK        ;2 [13]     sync,   
    1264:	eb cf       	rjmp	.-42     	; 0x123c <waitForK>

00001266 <haveTwoBitsK>:
haveTwoBitsK:
;----------------------------------------------------------------------------
;     ,     :
;----------------------------------------------------------------------------
    push    shift           ;2 [16]
    1266:	2f 93       	push	r18
    push    x1              ;2 [12]
    1268:	0f 93       	push	r16
    push    x2              ;2 [14]
    126a:	1f 93       	push	r17

    in      x1, USBIN       ;1 [17] <--   0
    126c:	00 b3       	in	r16, 0x10	; 16
    ldi     shift, 0xff     ;1 [18]
    126e:	2f ef       	ldi	r18, 0xFF	; 255
    bst     x1, USBMINUS    ;1 [19]
    1270:	04 fb       	bst	r16, 4
    bld     shift, 0        ;1 [20]
    1272:	20 f9       	bld	r18, 0
    push    x3              ;2 [22]
    1274:	4f 93       	push	r20
    push    cnt             ;2 [24]
    1276:	3f 93       	push	r19
    
    in      x2, USBIN       ;1 [25] <--   1
    1278:	10 b3       	in	r17, 0x10	; 16
    ser     x3              ;1 [26] [  ]
    127a:	4f ef       	ldi	r20, 0xFF	; 255
    eor     x1, x2          ;1 [27]
    127c:	01 27       	eor	r16, r17
    bst     x1, USBMINUS    ;1 [28]
    127e:	04 fb       	bst	r16, 4
    bld     shift, 1        ;1 [29]
    1280:	21 f9       	bld	r18, 1
    ldi     cnt, USB_BUFSIZE;1 [30] [  ]
    1282:	3b e0       	ldi	r19, 0x0B	; 11
    rjmp    rxbit2          ;2 [32]
    1284:	31 c0       	rjmp	.+98     	; 0x12e8 <rxbit2>

00001286 <unstuff0>:
;----------------------------------------------------------------------------
;   (   -     )
;----------------------------------------------------------------------------

unstuff0:               ;1 ( )
    andi    x3, ~0x01   ;1 [15]
    1286:	4e 7f       	andi	r20, 0xFE	; 254
    mov     x1, x2      ;1 [16] x2    (stuffed) 
    1288:	01 2f       	mov	r16, r17
    in      x2, USBIN   ;1 [17] <--   1 
    128a:	10 b3       	in	r17, 0x10	; 16
    ori     shift, 0x01 ;1 [18]
    128c:	21 60       	ori	r18, 0x01	; 1
    rjmp    didUnstuff0 ;2 [20]
    128e:	28 c0       	rjmp	.+80     	; 0x12e0 <didUnstuff0>

00001290 <unstuff1>:

unstuff1:               ;1 ( )
    mov     x2, x1      ;1 [21] x1    (stuffed) 
    1290:	10 2f       	mov	r17, r16
    andi    x3, ~0x02   ;1 [22]
    1292:	4d 7f       	andi	r20, 0xFD	; 253
    ori     shift, 0x02 ;1 [23]
    1294:	22 60       	ori	r18, 0x02	; 2
    nop                 ;1 [24]
    1296:	00 00       	nop
    in      x1, USBIN   ;1 [25] <--   2 
    1298:	00 b3       	in	r16, 0x10	; 16
    rjmp    didUnstuff1 ;2 [27]
    129a:	29 c0       	rjmp	.+82     	; 0x12ee <didUnstuff1>

0000129c <unstuff2>:

unstuff2:               ;1 ( )
    andi    x3, ~0x04   ;1 [29]
    129c:	4b 7f       	andi	r20, 0xFB	; 251
    ori     shift, 0x04 ;1 [30]
    129e:	24 60       	ori	r18, 0x04	; 4
    mov     x1, x2      ;1 [31] x2    (stuffed) 
    12a0:	01 2f       	mov	r16, r17
    nop                 ;1 [32]
    12a2:	00 00       	nop
    in      x2, USBIN   ;1 [33] <--   3
    12a4:	10 b3       	in	r17, 0x10	; 16
    rjmp    didUnstuff2 ;2 [35]
    12a6:	2b c0       	rjmp	.+86     	; 0x12fe <didUnstuff2>

000012a8 <unstuff3>:

unstuff3:               ;1 ( )
    in      x2, USBIN   ;1 [34] <--  stuffed  3 [   ]
    12a8:	10 b3       	in	r17, 0x10	; 16
    andi    x3, ~0x08   ;1 [35]
    12aa:	47 7f       	andi	r20, 0xF7	; 247
    ori     shift, 0x08 ;1 [36]
    12ac:	28 60       	ori	r18, 0x08	; 8
    rjmp    didUnstuff3 ;2 [38]
    12ae:	2a c0       	rjmp	.+84     	; 0x1304 <didUnstuff3>

000012b0 <unstuff4>:

unstuff4:               ;1 ( )
    andi    x3, ~0x10   ;1 [40]
    12b0:	4f 7e       	andi	r20, 0xEF	; 239
    in      x1, USBIN   ;1 [41] <--    4
    12b2:	00 b3       	in	r16, 0x10	; 16
    ori     shift, 0x10 ;1 [42]
    12b4:	20 61       	ori	r18, 0x10	; 16
    rjmp    didUnstuff4 ;2 [44]
    12b6:	2c c0       	rjmp	.+88     	; 0x1310 <didUnstuff4>

000012b8 <unstuff5>:

unstuff5:               ;1 ( )
    andi    x3, ~0x20   ;1 [48]
    12b8:	4f 7d       	andi	r20, 0xDF	; 223
    in      x2, USBIN   ;1 [49] <--    5
    12ba:	10 b3       	in	r17, 0x10	; 16
    ori     shift, 0x20 ;1 [50]
    12bc:	20 62       	ori	r18, 0x20	; 32
    rjmp    didUnstuff5 ;2 [52]
    12be:	2f c0       	rjmp	.+94     	; 0x131e <didUnstuff5>

000012c0 <unstuff6>:

unstuff6:               ;1 ( )
    andi    x3, ~0x40   ;1 [56]
    12c0:	4f 7b       	andi	r20, 0xBF	; 191
    in      x1, USBIN   ;1 [57] <--    6
    12c2:	00 b3       	in	r16, 0x10	; 16
    ori     shift, 0x40 ;1 [58]
    12c4:	20 64       	ori	r18, 0x40	; 64
    rjmp    didUnstuff6 ;2 [60]
    12c6:	32 c0       	rjmp	.+100    	; 0x132c <didUnstuff6>

000012c8 <rxLoop>:
; bit 4:    
; bit 5:    
; bit 6:    
; bit 7:    , eor
rxLoop:
    eor     x3, shift   ;1 [0] : x3 0   ,   , 1  
    12c8:	42 27       	eor	r20, r18
    in      x1, USBIN   ;1 [1] <--   0
    12ca:	00 b3       	in	r16, 0x10	; 16
    st      y+, x3      ;2 [3]  
    12cc:	49 93       	st	Y+, r20
    ser     x3          ;1 [4]
    12ce:	4f ef       	ldi	r20, 0xFF	; 255
    nop                 ;1 [5]
    12d0:	00 00       	nop
    eor     x2, x1      ;1 [6]
    12d2:	10 27       	eor	r17, r16
    bst     x2, USBMINUS;1 [7]
    12d4:	14 fb       	bst	r17, 4
    bld     shift, 0    ;1 [8]
    12d6:	20 f9       	bld	r18, 0
    in      x2, USBIN   ;1 [9] <--   1 (  stuffed- 0)
    12d8:	10 b3       	in	r17, 0x10	; 16
    andi    x2, USBMASK ;1 [10]
    12da:	14 71       	andi	r17, 0x14	; 20
    breq    se0         ;1 [11] SE0    1
    12dc:	c9 f1       	breq	.+114    	; 0x1350 <se0>
    andi    shift, 0xf9 ;1 [12]
    12de:	29 7f       	andi	r18, 0xF9	; 249

000012e0 <didUnstuff0>:
didUnstuff0:
    breq    unstuff0    ;1 [13]
    12e0:	91 f2       	breq	.-92     	; 0x1286 <unstuff0>
    eor     x1, x2      ;1 [14]
    12e2:	01 27       	eor	r16, r17
    bst     x1, USBMINUS;1 [15]
    12e4:	04 fb       	bst	r16, 4
    bld     shift, 1    ;1 [16]
    12e6:	21 f9       	bld	r18, 1

000012e8 <rxbit2>:
rxbit2:
    in      x1, USBIN   ;1 [17] <--   2 (  stuffed- 1)
    12e8:	00 b3       	in	r16, 0x10	; 16
    andi    shift, 0xf3 ;1 [18]
    12ea:	23 7f       	andi	r18, 0xF3	; 243
    breq    unstuff1    ;1 [19] do remaining work for bit 1
    12ec:	89 f2       	breq	.-94     	; 0x1290 <unstuff1>

000012ee <didUnstuff1>:
didUnstuff1:
    subi    cnt, 1      ;1 [20]
    12ee:	31 50       	subi	r19, 0x01	; 1
    brcs    overflow    ;1 [21] loop control
    12f0:	58 f1       	brcs	.+86     	; 0x1348 <overflow>
    eor     x2, x1      ;1 [22]
    12f2:	10 27       	eor	r17, r16
    bst     x2, USBMINUS;1 [23]
    12f4:	14 fb       	bst	r17, 4
    bld     shift, 2    ;1 [24]
    12f6:	22 f9       	bld	r18, 2
    in      x2, USBIN   ;1 [25] <--   3 (  stuffed- 2)
    12f8:	10 b3       	in	r17, 0x10	; 16
    andi    shift, 0xe7 ;1 [26]
    12fa:	27 7e       	andi	r18, 0xE7	; 231
    breq    unstuff2    ;1 [27]
    12fc:	79 f2       	breq	.-98     	; 0x129c <unstuff2>

000012fe <didUnstuff2>:
didUnstuff2:
    eor     x1, x2      ;1 [28]
    12fe:	01 27       	eor	r16, r17
    bst     x1, USBMINUS;1 [29]
    1300:	04 fb       	bst	r16, 4
    bld     shift, 3    ;1 [30]
    1302:	23 f9       	bld	r18, 3

00001304 <didUnstuff3>:
didUnstuff3:
    andi    shift, 0xcf ;1 [31]
    1304:	2f 7c       	andi	r18, 0xCF	; 207
    breq    unstuff3    ;1 [32]
    1306:	81 f2       	breq	.-96     	; 0x12a8 <unstuff3>
    in      x1, USBIN   ;1 [33] <--   4
    1308:	00 b3       	in	r16, 0x10	; 16
    eor     x2, x1      ;1 [34]
    130a:	10 27       	eor	r17, r16
    bst     x2, USBMINUS;1 [35]
    130c:	14 fb       	bst	r17, 4
    bld     shift, 4    ;1 [36]
    130e:	24 f9       	bld	r18, 4

00001310 <didUnstuff4>:
didUnstuff4:
    andi    shift, 0x9f ;1 [37]
    1310:	2f 79       	andi	r18, 0x9F	; 159
    breq    unstuff4    ;1 [38]
    1312:	71 f2       	breq	.-100    	; 0x12b0 <unstuff4>
    nop2                ;2 [40]
    1314:	00 c0       	rjmp	.+0      	; 0x1316 <didUnstuff4+0x6>
    in      x2, USBIN   ;1 [41] <--   5
    1316:	10 b3       	in	r17, 0x10	; 16
    eor     x1, x2      ;1 [42]
    1318:	01 27       	eor	r16, r17
    bst     x1, USBMINUS;1 [43]
    131a:	04 fb       	bst	r16, 4
    bld     shift, 5    ;1 [44]
    131c:	25 f9       	bld	r18, 5

0000131e <didUnstuff5>:
didUnstuff5:
    andi    shift, 0x3f ;1 [45]
    131e:	2f 73       	andi	r18, 0x3F	; 63
    breq    unstuff5    ;1 [46]
    1320:	59 f2       	breq	.-106    	; 0x12b8 <unstuff5>
    nop2                ;2 [48]
    1322:	00 c0       	rjmp	.+0      	; 0x1324 <didUnstuff5+0x6>
    in      x1, USBIN   ;1 [49] <--   6
    1324:	00 b3       	in	r16, 0x10	; 16
    eor     x2, x1      ;1 [50]
    1326:	10 27       	eor	r17, r16
    bst     x2, USBMINUS;1 [51]
    1328:	14 fb       	bst	r17, 4
    bld     shift, 6    ;1 [52]
    132a:	26 f9       	bld	r18, 6

0000132c <didUnstuff6>:
didUnstuff6:
    cpi     shift, 0x02 ;1 [53]
    132c:	22 30       	cpi	r18, 0x02	; 2
    brlo    unstuff6    ;1 [54]
    132e:	40 f2       	brcs	.-112    	; 0x12c0 <unstuff6>
    nop2                ;2 [56]
    1330:	00 c0       	rjmp	.+0      	; 0x1332 <didUnstuff6+0x6>
    in      x2, USBIN   ;1 [57] <--   7
    1332:	10 b3       	in	r17, 0x10	; 16
    eor     x1, x2      ;1 [58]
    1334:	01 27       	eor	r16, r17
    bst     x1, USBMINUS;1 [59]
    1336:	04 fb       	bst	r16, 4
    bld     shift, 7    ;1 [60]
    1338:	27 f9       	bld	r18, 7

0000133a <didUnstuff7>:
didUnstuff7:
    cpi     shift, 0x04 ;1 [61]
    133a:	24 30       	cpi	r18, 0x04	; 4
    brsh    rxLoop      ;2 [63]  
    133c:	28 f6       	brcc	.-118    	; 0x12c8 <rxLoop>

0000133e <unstuff7>:
unstuff7:
    andi    x3, ~0x80   ;1 [63]
    133e:	4f 77       	andi	r20, 0x7F	; 127
    ori     shift, 0x80 ;1 [64]
    1340:	20 68       	ori	r18, 0x80	; 128
    in      x2, USBIN   ;1 [65] <--  stuffed- 7
    1342:	10 b3       	in	r17, 0x10	; 16
    nop                 ;1 [66]
    1344:	00 00       	nop
    rjmp    didUnstuff7 ;2 [68]
    1346:	f9 cf       	rjmp	.-14     	; 0x133a <didUnstuff7>

00001348 <overflow>:
*/

#define token   x1

overflow:
    ldi     x2, 1<<USB_INTR_PENDING_BIT
    1348:	10 e4       	ldi	r17, 0x40	; 64
    USB_STORE_PENDING(x2)       ;    
    134a:	1a bf       	out	0x3a, r17	; 58

0000134c <ignorePacket>:
ignorePacket:
    clr     token
    134c:	00 27       	eor	r16, r16
    rjmp    storeTokenAndReturn
    134e:	19 c0       	rjmp	.+50     	; 0x1382 <handleSetupOrOut>

00001350 <se0>:
;    (         SE0)
;----------------------------------------------------------------------------
;    non-error    .
;    CRC,      .
se0:
    subi    cnt, USB_BUFSIZE    ;[5]
    1350:	3b 50       	subi	r19, 0x0B	; 11
    neg     cnt                 ;[6]
    1352:	31 95       	neg	r19
    sub     YL, cnt             ;[7]
    1354:	c3 1b       	sub	r28, r19
    sbci    YH, 0               ;[8]
    1356:	d0 40       	sbci	r29, 0x00	; 0
    ldi     x2, 1<<USB_INTR_PENDING_BIT ;[9]
    1358:	10 e4       	ldi	r17, 0x40	; 64
    USB_STORE_PENDING(x2)       ;[10]       . SE0  .
    135a:	1a bf       	out	0x3a, r17	; 58

    ld      token, y            ;[11]
    135c:	08 81       	ld	r16, Y
    cpi     token, USBPID_DATA0 ;[13]
    135e:	03 3c       	cpi	r16, 0xC3	; 195
    breq    handleData          ;[14]
    1360:	f9 f0       	breq	.+62     	; 0x13a0 <handleData>
    cpi     token, USBPID_DATA1 ;[15]
    1362:	0b 34       	cpi	r16, 0x4B	; 75
    breq    handleData          ;[16]
    1364:	e9 f0       	breq	.+58     	; 0x13a0 <handleData>
    lds     shift, usbDeviceAddr;[17]
    1366:	20 91 cb 00 	lds	r18, 0x00CB
    ldd     x2, y+1             ;[19] ADDR  1     (endpoint)
    136a:	19 81       	ldd	r17, Y+1	; 0x01
    lsl     x2                  ;[21]  1  endpoint
    136c:	11 0f       	add	r17, r17
    cpse    x2, shift           ;[22]
    136e:	12 13       	cpse	r17, r18
    rjmp    ignorePacket        ;[23]
    1370:	ed cf       	rjmp	.-38     	; 0x134c <ignorePacket>
/*    endpoint  x3,    */
#if USB_CFG_HAVE_INTRIN_ENDPOINT || USB_CFG_IMPLEMENT_FN_WRITEOUT
    ldd     x3, y+2             ;[24]  endpoint + crc
    1372:	4a 81       	ldd	r20, Y+2	; 0x02
    rol     x3                  ;[26]    (LSB) endpoint
    1374:	44 1f       	adc	r20, r20
#endif
    cpi     token, USBPID_IN    ;[27]
    1376:	09 36       	cpi	r16, 0x69	; 105
    breq    handleIn            ;[28]
    1378:	41 f1       	breq	.+80     	; 0x13ca <handleIn>
    cpi     token, USBPID_SETUP ;[29]
    137a:	0d 32       	cpi	r16, 0x2D	; 45
    breq    handleSetupOrOut    ;[30]
    137c:	11 f0       	breq	.+4      	; 0x1382 <handleSetupOrOut>
    cpi     token, USBPID_OUT   ;[31]
    137e:	01 3e       	cpi	r16, 0xE1	; 225
    brne    ignorePacket        ;[32]   ack, nak   
    1380:	29 f7       	brne	.-54     	; 0x134c <ignorePacket>

00001382 <handleSetupOrOut>:
    andi    x3, 0xf             ;[32]
    breq    storeTokenAndReturn ;[33]
    mov     token, x3           ;[34] ,   endpoint x OUT
#endif
storeTokenAndReturn:
    sts     usbCurrentTok, token;[35]
    1382:	00 93 d2 00 	sts	0x00D2, r16

00001386 <doReturn>:
doReturn:
    POP_STANDARD                ;[37] 12...16 
    1386:	3f 91       	pop	r19
    1388:	4f 91       	pop	r20
    138a:	1f 91       	pop	r17
    138c:	0f 91       	pop	r16
    138e:	2f 91       	pop	r18
    1390:	df 91       	pop	r29
    USB_LOAD_PENDING(YL)        ;[49]
    1392:	ca b7       	in	r28, 0x3a	; 58
    sbrc    YL, USB_INTR_PENDING_BIT;[50] ,   
    1394:	c6 fd       	sbrc	r28, 6
    rjmp    waitForJ            ;[51]   pop  push --   
    1396:	50 cf       	rjmp	.-352    	; 0x1238 <waitForJ>

00001398 <sofError>:
sofError:
    POP_RETI                    ; 
    1398:	cf 91       	pop	r28
    139a:	cf bf       	out	0x3f, r28	; 63
    139c:	cf 91       	pop	r28
    reti
    139e:	18 95       	reti

000013a0 <handleData>:

handleData:
    lds     token, usbCurrentTok;[18]
    13a0:	00 91 d2 00 	lds	r16, 0x00D2
    tst     token               ;[20]
    13a4:	00 23       	and	r16, r16
    breq    doReturn            ;[21]
    13a6:	79 f3       	breq	.-34     	; 0x1386 <doReturn>
    lds     x2, usbRxLen        ;[22]
    13a8:	10 91 d0 00 	lds	r17, 0x00D0
    tst     x2                  ;[24]
    13ac:	11 23       	and	r17, r17
    brne    sendNakAndReti      ;[25]
    13ae:	a1 f5       	brne	.+104    	; 0x1418 <sendNakAndReti>
; 2006-03-11:  2     ,    ,
;  usbPoll()       4 ms.
    cpi     cnt, 4              ;[26]        --   ack
    13b0:	34 30       	cpi	r19, 0x04	; 4
    brmi    sendAckAndReti      ;[27]  rx   --     NAK   SETUP
    13b2:	a2 f1       	brmi	.+104    	; 0x141c <sendAckAndReti>
    sts     usbRxLen, cnt       ;[28]   ,  
    13b4:	30 93 d0 00 	sts	0x00D0, r19
    sts     usbRxToken, token   ;[30]
    13b8:	00 93 cc 00 	sts	0x00CC, r16
    lds     x2, usbInputBufOffset;[32]  
    13bc:	10 91 cd 00 	lds	r17, 0x00CD
    ldi     cnt, USB_BUFSIZE    ;[34]
    13c0:	3b e0       	ldi	r19, 0x0B	; 11
    sub     cnt, x2             ;[35]
    13c2:	31 1b       	sub	r19, r17
    sts     usbInputBufOffset, cnt;[36]   
    13c4:	30 93 cd 00 	sts	0x00CD, r19
    rjmp    sendAckAndReti      ;[38] 40 + 17 = 57   SOP
    13c8:	29 c0       	rjmp	.+82     	; 0x141c <sendAckAndReti>

000013ca <handleIn>:

handleIn:
;           C     
;     .       ,
;    tx   .
    lds     x1, usbRxLen        ;[30]
    13ca:	00 91 d0 00 	lds	r16, 0x00D0
    cpi     x1, 1               ;[32]      (flow control), 0  " "
    13ce:	01 30       	cpi	r16, 0x01	; 1
    brge    sendNakAndReti      ;[33]   ?
    13d0:	1c f5       	brge	.+70     	; 0x1418 <sendNakAndReti>
    ldi     x1, USBPID_NAK      ;[34]    usbTxLen
    13d2:	0a e5       	ldi	r16, 0x5A	; 90
#if USB_CFG_HAVE_INTRIN_ENDPOINT
    andi    x3, 0xf             ;[35] x3  endpoint
    13d4:	4f 70       	andi	r20, 0x0F	; 15
    brne    handleIn1           ;[36]
    13d6:	49 f4       	brne	.+18     	; 0x13ea <handleIn1>
#endif
    lds     cnt, usbTxLen       ;[37]
    13d8:	30 91 60 00 	lds	r19, 0x0060
    sbrc    cnt, 4              ;[39]   handshake    4 
    13dc:	34 fd       	sbrc	r19, 4
    rjmp    sendCntAndReti      ;[40] 42 + 16 = 58   SOP
    13de:	20 c0       	rjmp	.+64     	; 0x1420 <sendCntAndReti>
    sts     usbTxLen, x1        ;[41] x1 == USBPID_NAK   
    13e0:	00 93 60 00 	sts	0x0060, r16
    ldi     YL, lo8(usbTxBuf)   ;[43]
    13e4:	c4 eb       	ldi	r28, 0xB4	; 180
    ldi     YH, hi8(usbTxBuf)   ;[44]
    13e6:	d0 e0       	ldi	r29, 0x00	; 0
    rjmp    usbSendAndReti      ;[45] 57 + 12 = 59   SOP
    13e8:	1f c0       	rjmp	.+62     	; 0x1428 <usbSendAndReti>

000013ea <handleIn1>:
#if USB_CFG_HAVE_INTRIN_ENDPOINT3
; 2006-06-10   O.Tamura:   INTR IN / BULK IN endpoint
    cpi     x3, USB_CFG_EP3_NUMBER;[38]
    breq    handleIn3           ;[39]
#endif
    lds     cnt, usbTxLen1      ;[40]
    13ea:	30 91 bf 00 	lds	r19, 0x00BF
    sbrc    cnt, 4              ;[42]   handshake    4 
    13ee:	34 fd       	sbrc	r19, 4
    rjmp    sendCntAndReti      ;[43] 47 + 16 = 63   SOP
    13f0:	17 c0       	rjmp	.+46     	; 0x1420 <sendCntAndReti>
    sts     usbTxLen1, x1       ;[44] x1 == USBPID_NAK   
    13f2:	00 93 bf 00 	sts	0x00BF, r16
    ldi     YL, lo8(usbTxBuf1)  ;[46]
    13f6:	c0 ec       	ldi	r28, 0xC0	; 192
    ldi     YH, hi8(usbTxBuf1)  ;[47]
    13f8:	d0 e0       	ldi	r29, 0x00	; 0
    rjmp    usbSendAndReti      ;[48] 50 + 12 = 62   SOP
    13fa:	16 c0       	rjmp	.+44     	; 0x1428 <usbSendAndReti>

000013fc <bitstuff0>:
;----------------------------------------------------------------------------
;  
;----------------------------------------------------------------------------

bitstuff0:                  ;1 ( )
    eor     x1, x4          ;1
    13fc:	05 27       	eor	r16, r21
    ldi     x2, 0           ;1
    13fe:	10 e0       	ldi	r17, 0x00	; 0
    out     USBOUT, x1      ;1 <-- 
    1400:	02 bb       	out	0x12, r16	; 18
    rjmp    didStuff0       ;2    2  
    1402:	1f c0       	rjmp	.+62     	; 0x1442 <didStuff0>

00001404 <bitstuff1>:
bitstuff1:                  ;1 ( )
    eor     x1, x4          ;1
    1404:	05 27       	eor	r16, r21
    rjmp    didStuff1       ;2  ,  C  ,    ,   OUT   0 (ror)  x2
    1406:	22 c0       	rjmp	.+68     	; 0x144c <didStuff1>

00001408 <bitstuff2>:
bitstuff2:                  ;1 ( )
    eor     x1, x4          ;1
    1408:	05 27       	eor	r16, r21
    rjmp    didStuff2       ;2    4  ,     0  x2
    140a:	27 c0       	rjmp	.+78     	; 0x145a <didStuff2>

0000140c <bitstuff3>:
bitstuff3:                  ;1 ( )
    eor     x1, x4          ;1
    140c:	05 27       	eor	r16, r21
    rjmp    didStuff3       ;2     ror 0  x2
    140e:	2c c0       	rjmp	.+88     	; 0x1468 <didStuff3>

00001410 <bitstuff4>:
bitstuff4:                  ;1 ( )
    eor     x1, x4          ;1
    1410:	05 27       	eor	r16, r21
    ldi     x2, 0           ;1
    1412:	10 e0       	ldi	r17, 0x00	; 0
    out     USBOUT, x1      ;1 <-- 
    1414:	02 bb       	out	0x12, r16	; 18
    rjmp    didStuff4       ;2   2  
    1416:	33 c0       	rjmp	.+102    	; 0x147e <didStuff4>

00001418 <sendNakAndReti>:

sendNakAndReti:                 ;0 [-19] 19    SOP
    ldi     x3, USBPID_NAK      ;1 [-18]
    1418:	4a e5       	ldi	r20, 0x5A	; 90
    rjmp    usbSendX3           ;2 [-16]
    141a:	03 c0       	rjmp	.+6      	; 0x1422 <usbSendX3>

0000141c <sendAckAndReti>:
sendAckAndReti:                 ;0 [-19] 19    SOP
    ldi     x3, USBPID_ACK      ;1 [-18]
    141c:	42 ed       	ldi	r20, 0xD2	; 210
    rjmp    usbSendX3           ;2 [-16]
    141e:	01 c0       	rjmp	.+2      	; 0x1422 <usbSendX3>

00001420 <sendCntAndReti>:
sendCntAndReti:                 ;0 [-17] 17    SOP
    mov     x3, cnt             ;1 [-16]
    1420:	43 2f       	mov	r20, r19

00001422 <usbSendX3>:
usbSendX3:                      ;0 [-16]
    ldi     YL, 20              ;1 [-15] 'x3'   R20
    1422:	c4 e1       	ldi	r28, 0x14	; 20
    ldi     YH, 0               ;1 [-14]
    1424:	d0 e0       	ldi	r29, 0x00	; 0
    ldi     cnt, 2              ;1 [-13]
    1426:	32 e0       	ldi	r19, 0x02	; 2

00001428 <usbSendAndReti>:
;    'Y'
;   'cnt' --   sync
;: x1...x4, shift, cnt, Y
;       ,      (sync pattern) 
usbSendAndReti:             ;0 [-13] : 13     SOP
    in      x2, USBDDR      ;1 [-12]
    1428:	11 b3       	in	r17, 0x11	; 17
    ori     x2, USBMASK     ;1 [-11]
    142a:	14 61       	ori	r17, 0x14	; 20
    sbi     USBOUT, USBMINUS;2 [-9]    (idle); D+  D-    0 (   (pullups))
    142c:	94 9a       	sbi	0x12, 4	; 18
    in      x1, USBOUT      ;1 [-8]      (tx)
    142e:	02 b3       	in	r16, 0x12	; 18
    out     USBDDR, x2      ;1 [-7] <-  
    1430:	11 bb       	out	0x11, r17	; 17
;    x2 ( bitstuff (  )),  sync   0
    push    x4              ;2 [-5]
    1432:	5f 93       	push	r21
    ldi     x4, USBMASK     ;1 [-4]  exor ( )
    1434:	54 e1       	ldi	r21, 0x14	; 20
    ldi     shift, 0x80     ;1 [-3]  sync -    
    1436:	20 e8       	ldi	r18, 0x80	; 128

00001438 <txLoop>:
txLoop:                     ;       [62]
    sbrs    shift, 0        ;1 [-2] [62]
    1438:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [-1] [63]
    143a:	05 27       	eor	r16, r21
    out     USBOUT, x1      ;1 [0] <--   0
    143c:	02 bb       	out	0x12, r16	; 18
    ror     shift           ;1 [1]
    143e:	27 95       	ror	r18
    ror     x2              ;1 [2]
    1440:	17 95       	ror	r17

00001442 <didStuff0>:
didStuff0:
    cpi     x2, 0xfc        ;1 [3]
    1442:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff0       ;1 [4]
    1444:	d8 f6       	brcc	.-74     	; 0x13fc <bitstuff0>
    sbrs    shift, 0        ;1 [5]
    1446:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [6]
    1448:	05 27       	eor	r16, r21
    ror     shift           ;1 [7]
    144a:	27 95       	ror	r18

0000144c <didStuff1>:
didStuff1:
    out     USBOUT, x1      ;1 [8] <--   1
    144c:	02 bb       	out	0x12, r16	; 18
    ror     x2              ;1 [9]
    144e:	17 95       	ror	r17
    cpi     x2, 0xfc        ;1 [10]
    1450:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff1       ;1 [11]
    1452:	c0 f6       	brcc	.-80     	; 0x1404 <bitstuff1>
    sbrs    shift, 0        ;1 [12]
    1454:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [13]
    1456:	05 27       	eor	r16, r21
    ror     shift           ;1 [14]
    1458:	27 95       	ror	r18

0000145a <didStuff2>:
didStuff2:
    ror     x2              ;1 [15]
    145a:	17 95       	ror	r17
    out     USBOUT, x1      ;1 [16] <--   2
    145c:	02 bb       	out	0x12, r16	; 18
    cpi     x2, 0xfc        ;1 [17]
    145e:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff2       ;1 [18]
    1460:	98 f6       	brcc	.-90     	; 0x1408 <bitstuff2>
    sbrs    shift, 0        ;1 [19]
    1462:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [20]
    1464:	05 27       	eor	r16, r21
    ror     shift           ;1 [21]
    1466:	27 95       	ror	r18

00001468 <didStuff3>:
didStuff3:
    ror     x2              ;1 [22]
    1468:	17 95       	ror	r17
    cpi     x2, 0xfc        ;1 [23]
    146a:	1c 3f       	cpi	r17, 0xFC	; 252
    out     USBOUT, x1      ;1 [24] <--   3
    146c:	02 bb       	out	0x12, r16	; 18
    brsh    bitstuff3       ;1 [25]
    146e:	70 f6       	brcc	.-100    	; 0x140c <bitstuff3>
    nop2                    ;2 [27]
    1470:	00 c0       	rjmp	.+0      	; 0x1472 <didStuff3+0xa>
    ld      x3, y+          ;2 [29]
    1472:	49 91       	ld	r20, Y+
    sbrs    shift, 0        ;1 [30]
    1474:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [31]
    1476:	05 27       	eor	r16, r21
    out     USBOUT, x1      ;1 [32] <--   4
    1478:	02 bb       	out	0x12, r16	; 18
    ror     shift           ;1 [33]
    147a:	27 95       	ror	r18
    ror     x2              ;1 [34]
    147c:	17 95       	ror	r17

0000147e <didStuff4>:
didStuff4:
    cpi     x2, 0xfc        ;1 [35]
    147e:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff4       ;1 [36]
    1480:	38 f6       	brcc	.-114    	; 0x1410 <bitstuff4>
    sbrs    shift, 0        ;1 [37]
    1482:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [38]
    1484:	05 27       	eor	r16, r21
    ror     shift           ;1 [39]
    1486:	27 95       	ror	r18

00001488 <didStuff5>:
didStuff5:
    out     USBOUT, x1      ;1 [40] <--   5
    1488:	02 bb       	out	0x12, r16	; 18
    ror     x2              ;1 [41]
    148a:	17 95       	ror	r17
    cpi     x2, 0xfc        ;1 [42]
    148c:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff5       ;1 [43]
    148e:	38 f5       	brcc	.+78     	; 0x14de <bitstuff5>
    sbrs    shift, 0        ;1 [44]
    1490:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [45]
    1492:	05 27       	eor	r16, r21
    ror     shift           ;1 [46]
    1494:	27 95       	ror	r18

00001496 <didStuff6>:
didStuff6:
    ror     x2              ;1 [47]
    1496:	17 95       	ror	r17
    out     USBOUT, x1      ;1 [48] <--   6
    1498:	02 bb       	out	0x12, r16	; 18
    cpi     x2, 0xfc        ;1 [49]
    149a:	1c 3f       	cpi	r17, 0xFC	; 252
    brsh    bitstuff6       ;1 [50]
    149c:	10 f5       	brcc	.+68     	; 0x14e2 <bitstuff6>
    sbrs    shift, 0        ;1 [51]
    149e:	20 ff       	sbrs	r18, 0
    eor     x1, x4          ;1 [52]
    14a0:	05 27       	eor	r16, r21
    ror     shift           ;1 [53]
    14a2:	27 95       	ror	r18

000014a4 <didStuff7>:
didStuff7:
    ror     x2              ;1 [54]
    14a4:	17 95       	ror	r17
    cpi     x2, 0xfc        ;1 [55]
    14a6:	1c 3f       	cpi	r17, 0xFC	; 252
    out     USBOUT, x1      ;1 [56] <--   7
    14a8:	02 bb       	out	0x12, r16	; 18
    brsh    bitstuff7       ;1 [57]
    14aa:	e8 f4       	brcc	.+58     	; 0x14e6 <bitstuff7>
    mov     shift, x3       ;1 [58]
    14ac:	24 2f       	mov	r18, r20
    dec     cnt             ;1 [59]
    14ae:	3a 95       	dec	r19
    brne    txLoop          ;1/2 [60/61]
    14b0:	19 f6       	brne	.-122    	; 0x1438 <txLoop>
;make SE0:
    cbr     x1, USBMASK     ;1 [61]  SE0 [ ,  EOP    15  18 ]
    14b2:	0b 7e       	andi	r16, 0xEB	; 235
    pop     x4              ;2 [63]
    14b4:	5f 91       	pop	r21
;    -     SE0
    out     USBOUT, x1      ;1 [0] <--  SE0 --   2  = 16       (idle)
    14b6:	02 bb       	out	0x12, r16	; 18
;2006-03-06:      usbDeviceAddr   C  :
;    ,    ,    (handshake)
    lds     x2, usbNewDeviceAddr;2 [2]
    14b8:	10 91 d1 00 	lds	r17, 0x00D1
    lsl     x2;             ;1 [3]      
    14bc:	11 0f       	add	r17, r17
    subi    YL, 20 + 2      ;1 [4]      ,  ACK/NAK  x3
    14be:	c6 51       	subi	r28, 0x16	; 22
    sbci    YH, 0           ;1 [5]
    14c0:	d0 40       	sbci	r29, 0x00	; 0
    breq    skipAddrAssign  ;2 [7]
    14c2:	11 f0       	breq	.+4      	; 0x14c8 <skipAddrAssign>
    sts     usbDeviceAddr, x2;   : SE0    
    14c4:	10 93 cb 00 	sts	0x00CB, r17

000014c8 <skipAddrAssign>:
skipAddrAssign:
;  usbDeviceAddress
    ldi     x2, 1<<USB_INTR_PENDING_BIT;1 [8] int0    TX --    
    14c8:	10 e4       	ldi	r17, 0x40	; 64
    USB_STORE_PENDING(x2)   ;1 [9]
    14ca:	1a bf       	out	0x3a, r17	; 58
    ori     x1, USBIDLE     ;1 [10]
    14cc:	00 61       	ori	r16, 0x10	; 16
    in      x2, USBDDR      ;1 [11]
    14ce:	11 b3       	in	r17, 0x11	; 17
    cbr     x2, USBMASK     ;1 [12]     
    14d0:	1b 7e       	andi	r17, 0xEB	; 235
    mov     x3, x1          ;1 [13]
    14d2:	40 2f       	mov	r20, r16
    cbr     x3, USBMASK     ;1 [14]     (pullup)   
    14d4:	4b 7e       	andi	r20, 0xEB	; 235
    out     USBOUT, x1      ;1 [15] <--  J (idle) --  SE0 ( EOP)
    14d6:	02 bb       	out	0x12, r16	; 18
    out     USBDDR, x2      ;1 [16] <--   
    14d8:	11 bb       	out	0x11, r17	; 17
    out     USBOUT, x3      ;1 [17] <--   ,     (pull-up) 
    14da:	42 bb       	out	0x12, r20	; 18
    rjmp    doReturn
    14dc:	54 cf       	rjmp	.-344    	; 0x1386 <doReturn>

000014de <bitstuff5>:

bitstuff5:                  ;1 ( )
    eor     x1, x4          ;1
    14de:	05 27       	eor	r16, r21
    rjmp    didStuff5       ;2   ,    bitstuff1...
    14e0:	d3 cf       	rjmp	.-90     	; 0x1488 <didStuff5>

000014e2 <bitstuff6>:
bitstuff6:                  ;1 ( )
    eor     x1, x4          ;1
    14e2:	05 27       	eor	r16, r21
    rjmp    didStuff6       ;2   ,   ...
    14e4:	d8 cf       	rjmp	.-80     	; 0x1496 <didStuff6>

000014e6 <bitstuff7>:
bitstuff7:                  ;1 ( )
    eor     x1, x4          ;1
    14e6:	05 27       	eor	r16, r21
    rjmp    didStuff7       ;2   ,   ...
    14e8:	dd cf       	rjmp	.-70     	; 0x14a4 <didStuff7>

000014ea <usbFunctionRead>:
/*        */
static uchar    currentAddress;
static uchar    bytesRemaining;

uchar   usbFunctionRead(uchar *data, uchar len)
{
    14ea:	df 93       	push	r29
    14ec:	cf 93       	push	r28
    14ee:	00 d0       	rcall	.+0      	; 0x14f0 <usbFunctionRead+0x6>
    14f0:	0f 92       	push	r0
    14f2:	cd b7       	in	r28, 0x3d	; 61
    14f4:	de b7       	in	r29, 0x3e	; 62
    14f6:	9a 83       	std	Y+2, r25	; 0x02
    14f8:	89 83       	std	Y+1, r24	; 0x01
    14fa:	6b 83       	std	Y+3, r22	; 0x03
    if(len > bytesRemaining)
    14fc:	80 91 b2 00 	lds	r24, 0x00B2
    1500:	9b 81       	ldd	r25, Y+3	; 0x03
    1502:	89 17       	cp	r24, r25
    1504:	18 f4       	brcc	.+6      	; 0x150c <usbFunctionRead+0x22>
        len = bytesRemaining;
    1506:	80 91 b2 00 	lds	r24, 0x00B2
    150a:	8b 83       	std	Y+3, r24	; 0x03
    eeprom_read_block(data, (uchar *)0 + currentAddress, len);
    150c:	80 91 b1 00 	lds	r24, 0x00B1
    1510:	88 2f       	mov	r24, r24
    1512:	90 e0       	ldi	r25, 0x00	; 0
    1514:	ac 01       	movw	r20, r24
    1516:	8b 81       	ldd	r24, Y+3	; 0x03
    1518:	28 2f       	mov	r18, r24
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	9a 81       	ldd	r25, Y+2	; 0x02
    1520:	ba 01       	movw	r22, r20
    1522:	a9 01       	movw	r20, r18
    1524:	c2 d0       	rcall	.+388    	; 0x16aa <__eerd_block_m8>
    currentAddress += len;
    1526:	90 91 b1 00 	lds	r25, 0x00B1
    152a:	8b 81       	ldd	r24, Y+3	; 0x03
    152c:	89 0f       	add	r24, r25
    152e:	80 93 b1 00 	sts	0x00B1, r24
    bytesRemaining -= len;
    1532:	90 91 b2 00 	lds	r25, 0x00B2
    1536:	8b 81       	ldd	r24, Y+3	; 0x03
    1538:	29 2f       	mov	r18, r25
    153a:	28 1b       	sub	r18, r24
    153c:	82 2f       	mov	r24, r18
    153e:	80 93 b2 00 	sts	0x00B2, r24
    return len;
    1542:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1544:	0f 90       	pop	r0
    1546:	0f 90       	pop	r0
    1548:	0f 90       	pop	r0
    154a:	cf 91       	pop	r28
    154c:	df 91       	pop	r29
    154e:	08 95       	ret

00001550 <usbFunctionWrite>:

/* usbFunctionWrite() ,       .
 *     .   usbdrv/usbdrv.h.
 */
uchar   usbFunctionWrite(uchar *data, uchar len)
{
    1550:	df 93       	push	r29
    1552:	cf 93       	push	r28
    1554:	00 d0       	rcall	.+0      	; 0x1556 <usbFunctionWrite+0x6>
    1556:	0f 92       	push	r0
    1558:	cd b7       	in	r28, 0x3d	; 61
    155a:	de b7       	in	r29, 0x3e	; 62
    155c:	9a 83       	std	Y+2, r25	; 0x02
    155e:	89 83       	std	Y+1, r24	; 0x01
    1560:	6b 83       	std	Y+3, r22	; 0x03
    if(bytesRemaining == 0)
    1562:	80 91 b2 00 	lds	r24, 0x00B2
    1566:	88 23       	and	r24, r24
    1568:	11 f4       	brne	.+4      	; 0x156e <usbFunctionWrite+0x1e>
        return 1;               /*   */
    156a:	81 e0       	ldi	r24, 0x01	; 1
    156c:	29 c0       	rjmp	.+82     	; 0x15c0 <usbFunctionWrite+0x70>
    if(len > bytesRemaining)
    156e:	80 91 b2 00 	lds	r24, 0x00B2
    1572:	9b 81       	ldd	r25, Y+3	; 0x03
    1574:	89 17       	cp	r24, r25
    1576:	18 f4       	brcc	.+6      	; 0x157e <usbFunctionWrite+0x2e>
        len = bytesRemaining;
    1578:	80 91 b2 00 	lds	r24, 0x00B2
    157c:	8b 83       	std	Y+3, r24	; 0x03
    eeprom_write_block(data, (uchar *)0 + currentAddress, len);
    157e:	80 91 b1 00 	lds	r24, 0x00B1
    1582:	88 2f       	mov	r24, r24
    1584:	90 e0       	ldi	r25, 0x00	; 0
    1586:	ac 01       	movw	r20, r24
    1588:	8b 81       	ldd	r24, Y+3	; 0x03
    158a:	28 2f       	mov	r18, r24
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	89 81       	ldd	r24, Y+1	; 0x01
    1590:	9a 81       	ldd	r25, Y+2	; 0x02
    1592:	ba 01       	movw	r22, r20
    1594:	a9 01       	movw	r20, r18
    1596:	99 d0       	rcall	.+306    	; 0x16ca <__eewr_block_m8>
    currentAddress += len;
    1598:	90 91 b1 00 	lds	r25, 0x00B1
    159c:	8b 81       	ldd	r24, Y+3	; 0x03
    159e:	89 0f       	add	r24, r25
    15a0:	80 93 b1 00 	sts	0x00B1, r24
    bytesRemaining -= len;
    15a4:	90 91 b2 00 	lds	r25, 0x00B2
    15a8:	8b 81       	ldd	r24, Y+3	; 0x03
    15aa:	29 2f       	mov	r18, r25
    15ac:	28 1b       	sub	r18, r24
    15ae:	82 2f       	mov	r24, r18
    15b0:	80 93 b2 00 	sts	0x00B2, r24
    return bytesRemaining == 0; /*  1,      */
    15b4:	90 91 b2 00 	lds	r25, 0x00B2
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	99 23       	and	r25, r25
    15bc:	09 f0       	breq	.+2      	; 0x15c0 <usbFunctionWrite+0x70>
    15be:	80 e0       	ldi	r24, 0x00	; 0
}
    15c0:	0f 90       	pop	r0
    15c2:	0f 90       	pop	r0
    15c4:	0f 90       	pop	r0
    15c6:	cf 91       	pop	r28
    15c8:	df 91       	pop	r29
    15ca:	08 95       	ret

000015cc <usbFunctionSetup>:

/* ------------------------------------------------------------------------- */

usbMsgLen_t usbFunctionSetup(uchar data[8])
{
    15cc:	df 93       	push	r29
    15ce:	cf 93       	push	r28
    15d0:	00 d0       	rcall	.+0      	; 0x15d2 <usbFunctionSetup+0x6>
    15d2:	00 d0       	rcall	.+0      	; 0x15d4 <usbFunctionSetup+0x8>
    15d4:	cd b7       	in	r28, 0x3d	; 61
    15d6:	de b7       	in	r29, 0x3e	; 62
    15d8:	9c 83       	std	Y+4, r25	; 0x04
    15da:	8b 83       	std	Y+3, r24	; 0x03
usbRequest_t    *rq = (void *)data;
    15dc:	8b 81       	ldd	r24, Y+3	; 0x03
    15de:	9c 81       	ldd	r25, Y+4	; 0x04
    15e0:	9a 83       	std	Y+2, r25	; 0x02
    15e2:	89 83       	std	Y+1, r24	; 0x01

    if((rq->bmRequestType & USBRQ_TYPE_MASK) == USBRQ_TYPE_CLASS){    /*  HID class */
    15e4:	89 81       	ldd	r24, Y+1	; 0x01
    15e6:	9a 81       	ldd	r25, Y+2	; 0x02
    15e8:	fc 01       	movw	r30, r24
    15ea:	80 81       	ld	r24, Z
    15ec:	88 2f       	mov	r24, r24
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	80 76       	andi	r24, 0x60	; 96
    15f2:	90 70       	andi	r25, 0x00	; 0
    15f4:	80 32       	cpi	r24, 0x20	; 32
    15f6:	91 05       	cpc	r25, r1
    15f8:	d1 f4       	brne	.+52     	; 0x162e <usbFunctionSetup+0x62>
        if(rq->bRequest == USBRQ_HID_GET_REPORT){  /* wValue: ReportType (highbyte), ReportID (lowbyte) */
    15fa:	89 81       	ldd	r24, Y+1	; 0x01
    15fc:	9a 81       	ldd	r25, Y+2	; 0x02
    15fe:	fc 01       	movw	r30, r24
    1600:	81 81       	ldd	r24, Z+1	; 0x01
    1602:	81 30       	cpi	r24, 0x01	; 1
    1604:	39 f4       	brne	.+14     	; 0x1614 <usbFunctionSetup+0x48>
            /*       ,    -ID */
            bytesRemaining = 128;
    1606:	80 e8       	ldi	r24, 0x80	; 128
    1608:	80 93 b2 00 	sts	0x00B2, r24
            currentAddress = 0;
    160c:	10 92 b1 00 	sts	0x00B1, r1
            return USB_NO_MSG;  /*  usbFunctionRead()       */
    1610:	8f ef       	ldi	r24, 0xFF	; 255
    1612:	0e c0       	rjmp	.+28     	; 0x1630 <usbFunctionSetup+0x64>
        }else if(rq->bRequest == USBRQ_HID_SET_REPORT){
    1614:	89 81       	ldd	r24, Y+1	; 0x01
    1616:	9a 81       	ldd	r25, Y+2	; 0x02
    1618:	fc 01       	movw	r30, r24
    161a:	81 81       	ldd	r24, Z+1	; 0x01
    161c:	89 30       	cpi	r24, 0x09	; 9
    161e:	39 f4       	brne	.+14     	; 0x162e <usbFunctionSetup+0x62>
            /*       ,    -ID */
            bytesRemaining = 128;
    1620:	80 e8       	ldi	r24, 0x80	; 128
    1622:	80 93 b2 00 	sts	0x00B2, r24
            currentAddress = 0;
    1626:	10 92 b1 00 	sts	0x00B1, r1
            return USB_NO_MSG;  /* use usbFunctionWrite()       */
    162a:	8f ef       	ldi	r24, 0xFF	; 255
    162c:	01 c0       	rjmp	.+2      	; 0x1630 <usbFunctionSetup+0x64>
        }
    }else{
        /*    ,       */
    }
    return 0;
    162e:	80 e0       	ldi	r24, 0x00	; 0
}
    1630:	0f 90       	pop	r0
    1632:	0f 90       	pop	r0
    1634:	0f 90       	pop	r0
    1636:	0f 90       	pop	r0
    1638:	cf 91       	pop	r28
    163a:	df 91       	pop	r29
    163c:	08 95       	ret

0000163e <main>:

unsigned char transferData[] = {1,1,1,1,1,3,3,1};


 int main(void)
 {
    163e:	df 93       	push	r29
    1640:	cf 93       	push	r28
    1642:	cd b7       	in	r28, 0x3d	; 61
    1644:	de b7       	in	r29, 0x3e	; 62
     unsigned char ret;
	 timer1_init();
    1646:	00 d9       	rcall	.-3584   	; 0x848 <timer1_init>
	 twi_init();
    1648:	4a d5       	rcall	.+2708   	; 0x20de <__data_load_end+0x9da>
	 
	 ee24cxxx_write_bytes(0,sizeof(transferData),transferData)	 ;
    164a:	22 e6       	ldi	r18, 0x62	; 98
    164c:	30 e0       	ldi	r19, 0x00	; 0
    164e:	80 e0       	ldi	r24, 0x00	; 0
    1650:	90 e0       	ldi	r25, 0x00	; 0
    1652:	68 e0       	ldi	r22, 0x08	; 8
    1654:	70 e0       	ldi	r23, 0x00	; 0
    1656:	a9 01       	movw	r20, r18
    1658:	97 d6       	rcall	.+3374   	; 0x2388 <__data_load_end+0xc84>
	 for(;;);
    165a:	ff cf       	rjmp	.-2      	; 0x165a <main+0x1c>

0000165c <__divmodhi4>:
    165c:	97 fb       	bst	r25, 7
    165e:	09 2e       	mov	r0, r25
    1660:	07 26       	eor	r0, r23
    1662:	0a d0       	rcall	.+20     	; 0x1678 <__divmodhi4_neg1>
    1664:	77 fd       	sbrc	r23, 7
    1666:	04 d0       	rcall	.+8      	; 0x1670 <__divmodhi4_neg2>
    1668:	0c d0       	rcall	.+24     	; 0x1682 <__udivmodhi4>
    166a:	06 d0       	rcall	.+12     	; 0x1678 <__divmodhi4_neg1>
    166c:	00 20       	and	r0, r0
    166e:	1a f4       	brpl	.+6      	; 0x1676 <__divmodhi4_exit>

00001670 <__divmodhi4_neg2>:
    1670:	70 95       	com	r23
    1672:	61 95       	neg	r22
    1674:	7f 4f       	sbci	r23, 0xFF	; 255

00001676 <__divmodhi4_exit>:
    1676:	08 95       	ret

00001678 <__divmodhi4_neg1>:
    1678:	f6 f7       	brtc	.-4      	; 0x1676 <__divmodhi4_exit>
    167a:	90 95       	com	r25
    167c:	81 95       	neg	r24
    167e:	9f 4f       	sbci	r25, 0xFF	; 255
    1680:	08 95       	ret

00001682 <__udivmodhi4>:
    1682:	aa 1b       	sub	r26, r26
    1684:	bb 1b       	sub	r27, r27
    1686:	51 e1       	ldi	r21, 0x11	; 17
    1688:	07 c0       	rjmp	.+14     	; 0x1698 <__udivmodhi4_ep>

0000168a <__udivmodhi4_loop>:
    168a:	aa 1f       	adc	r26, r26
    168c:	bb 1f       	adc	r27, r27
    168e:	a6 17       	cp	r26, r22
    1690:	b7 07       	cpc	r27, r23
    1692:	10 f0       	brcs	.+4      	; 0x1698 <__udivmodhi4_ep>
    1694:	a6 1b       	sub	r26, r22
    1696:	b7 0b       	sbc	r27, r23

00001698 <__udivmodhi4_ep>:
    1698:	88 1f       	adc	r24, r24
    169a:	99 1f       	adc	r25, r25
    169c:	5a 95       	dec	r21
    169e:	a9 f7       	brne	.-22     	; 0x168a <__udivmodhi4_loop>
    16a0:	80 95       	com	r24
    16a2:	90 95       	com	r25
    16a4:	bc 01       	movw	r22, r24
    16a6:	cd 01       	movw	r24, r26
    16a8:	08 95       	ret

000016aa <__eerd_block_m8>:
    16aa:	dc 01       	movw	r26, r24
    16ac:	cb 01       	movw	r24, r22

000016ae <__eerd_blraw_m8>:
    16ae:	fc 01       	movw	r30, r24
    16b0:	e1 99       	sbic	0x1c, 1	; 28
    16b2:	fe cf       	rjmp	.-4      	; 0x16b0 <__eerd_blraw_m8+0x2>
    16b4:	06 c0       	rjmp	.+12     	; 0x16c2 <__eerd_blraw_m8+0x14>
    16b6:	ff bb       	out	0x1f, r31	; 31
    16b8:	ee bb       	out	0x1e, r30	; 30
    16ba:	e0 9a       	sbi	0x1c, 0	; 28
    16bc:	31 96       	adiw	r30, 0x01	; 1
    16be:	0d b2       	in	r0, 0x1d	; 29
    16c0:	0d 92       	st	X+, r0
    16c2:	41 50       	subi	r20, 0x01	; 1
    16c4:	50 40       	sbci	r21, 0x00	; 0
    16c6:	b8 f7       	brcc	.-18     	; 0x16b6 <__eerd_blraw_m8+0x8>
    16c8:	08 95       	ret

000016ca <__eewr_block_m8>:
    16ca:	dc 01       	movw	r26, r24
    16cc:	cb 01       	movw	r24, r22
    16ce:	02 c0       	rjmp	.+4      	; 0x16d4 <__eewr_block_m8+0xa>
    16d0:	2d 91       	ld	r18, X+
    16d2:	05 d0       	rcall	.+10     	; 0x16de <__eewr_r18_m8>
    16d4:	41 50       	subi	r20, 0x01	; 1
    16d6:	50 40       	sbci	r21, 0x00	; 0
    16d8:	d8 f7       	brcc	.-10     	; 0x16d0 <__eewr_block_m8+0x6>
    16da:	08 95       	ret

000016dc <__eewr_byte_m8>:
    16dc:	26 2f       	mov	r18, r22

000016de <__eewr_r18_m8>:
    16de:	e1 99       	sbic	0x1c, 1	; 28
    16e0:	fe cf       	rjmp	.-4      	; 0x16de <__eewr_r18_m8>
    16e2:	9f bb       	out	0x1f, r25	; 31
    16e4:	8e bb       	out	0x1e, r24	; 30
    16e6:	2d bb       	out	0x1d, r18	; 29
    16e8:	0f b6       	in	r0, 0x3f	; 63
    16ea:	f8 94       	cli
    16ec:	e2 9a       	sbi	0x1c, 2	; 28
    16ee:	e1 9a       	sbi	0x1c, 1	; 28
    16f0:	0f be       	out	0x3f, r0	; 63
    16f2:	01 96       	adiw	r24, 0x01	; 1
    16f4:	08 95       	ret

000016f6 <_exit>:
    16f6:	f8 94       	cli

000016f8 <__stop_program>:
    16f8:	ff cf       	rjmp	.-2      	; 0x16f8 <__stop_program>
