#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun  4 22:16:35 2023
# Process ID: 8948
# Current directory: C:/Users/86183/Desktop/f_adder/xljc
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16800 C:\Users\86183\Desktop\f_adder\xljc\xljc.xpr
# Log file: C:/Users/86183/Desktop/f_adder/xljc/vivado.log
# Journal file: C:/Users/86183/Desktop/f_adder/xljc\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86183/Desktop/f_adder/xljc/xljc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 840.805 ; gain = 152.531
update_compile_order -fileset sources_1
elaunch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ztjtest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ztjtest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/f_adder/xljc/xljc.srcs/sources_1/new/ztj.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ztj
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86183/Desktop/f_adder/xljc/xljc.srcs/sources_1/new/ztjtest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ztjtest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim'
"xelab -wto 63ad2107c14647029afddf472fffba92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ztjtest_behav xil_defaultlib.ztjtest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 63ad2107c14647029afddf472fffba92 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ztjtest_behav xil_defaultlib.ztjtest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ztj
Compiling module xil_defaultlib.ztjtest
Compiling module xil_defaultlib.glbl
Built simulation snapshot ztjtest_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim/xsim.dir/ztjtest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim/xsim.dir/ztjtest_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jun  4 22:17:45 2023. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jun  4 22:17:45 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 873.781 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86183/Desktop/f_adder/xljc/xljc.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ztjtest_behav -key {Behavioral:sim_1:Functional:ztjtest} -tclbatch {ztjtest.tcl} -view {C:/Users/86183/Desktop/f_adder/xljc/ztjtest_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
open_wave_config C:/Users/86183/Desktop/f_adder/xljc/ztjtest_behav.wcfg
source ztjtest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ztjtest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 906.328 ; gain = 32.547
The simulator has terminated in an unexpected manner with exit code -1073741510.  Please review the simulation log (xsim.log) for details.
