

================================================================
== Vivado HLS Report for 'generic_asin_double_s'
================================================================
* Date:           Tue May 14 06:37:24 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        met_test1
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.340|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  345|    1|  345|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  336|  336|         4|          4|          5|    84|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     146|    6622|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     149|
|Register         |        -|      -|    1713|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|    1859|    6771|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |         Memory        |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |cordic_apfixed_circ_U  |generic_asin_doubRg6  |        4|  0|   0|   128|  126|     1|        16128|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                  |                      |        4|  0|   0|   128|  126|     1|        16128|
    +-----------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+----+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+----+-----+------------+------------+
    |NZeros_fu_938_p2              |     +    |      0|   0|   39|          32|          32|
    |n_fu_598_p2                   |     +    |      0|   0|   15|           7|           1|
    |p_Val2_39_i_fu_779_p2         |     +    |      0|   0|   93|          86|          86|
    |p_Val2_41_i_fu_791_p2         |     +    |      0|   0|   93|          86|          86|
    |p_Val2_43_i_fu_833_p2         |     +    |      0|   0|   93|          86|          86|
    |sh_assign_fu_608_p2           |     +    |      0|   0|   15|           8|           2|
    |tmp_60_fu_407_p2              |     +    |      0|   0|   19|           8|          12|
    |tmp_76_fu_969_p2              |     +    |      0|   0|   39|           7|          32|
    |tmp_78_fu_982_p2              |     +    |      0|   0|   39|           2|          32|
    |tz_V_1_fu_714_p2              |     +    |      0|   0|   93|          86|          86|
    |F2_fu_395_p2                  |     -    |      0|   0|   19|          11|          12|
    |j_fu_948_p2                   |     -    |      0|   0|   39|           7|          32|
    |man_V_1_fu_375_p2             |     -    |      0|   0|   61|           1|          54|
    |p_Repl2_40_trunc_fu_1004_p2   |     -    |      0|   0|   18|          11|          11|
    |p_Val2_40_i_fu_787_p2         |     -    |      0|   0|   93|          86|          86|
    |p_Val2_76_fu_761_p2           |     -    |      0|   0|   93|          86|          86|
    |p_Val2_77_fu_767_p2           |     -    |      0|   0|   93|          86|          86|
    |p_Val2_i_fu_783_p2            |     -    |      0|   0|   93|          86|          86|
    |tmp_104_fu_1019_p2            |     -    |      0|   0|   15|           7|           7|
    |tmp_105_fu_1023_p2            |     -    |      0|   0|   15|           7|           7|
    |tmp_106_fu_1028_p2            |     -    |      0|   0|   15|           7|           7|
    |tmp_110_fu_1052_p2            |     -    |      0|   0|   15|           7|           7|
    |tmp_61_fu_413_p2              |     -    |      0|   0|   19|           7|          12|
    |tmp_70_fu_861_p2              |     -    |      0|   0|   93|           1|          86|
    |tmp_80_fu_1073_p2             |     -    |      0|   0|   39|           6|          32|
    |tmp_i_97_fu_622_p2            |     -    |      0|   0|   15|           1|           8|
    |tz_V_fu_708_p2                |     -    |      0|   0|   93|          86|          86|
    |p_Result_s_fu_1095_p2         |    and   |      0|   0|   87|          87|          87|
    |sel_tmp1_fu_518_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp3_fu_491_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp5_fu_534_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp8_fu_501_p2            |    and   |      0|   0|    2|           1|           1|
    |sel_tmp_fu_512_p2             |    and   |      0|   0|    2|           1|           1|
    |p_Val2_130_fu_827_p2          |   ashr   |      0|   0|  271|          86|          86|
    |p_Val2_74_fu_751_p2           |   ashr   |      0|   0|  271|          86|          86|
    |p_Val2_75_fu_756_p2           |   ashr   |      0|   0|  271|          86|          86|
    |tmp_100_i_fu_669_p2           |   ashr   |      0|   0|  271|          86|          86|
    |tmp_66_fu_460_p2              |   ashr   |      0|   0|  162|          54|          54|
    |tmp_98_i_fu_644_p2            |   ashr   |      0|   0|  271|          86|          86|
    |tmp_71_fu_898_p3              |   ctlz   |      0|  73|   71|          64|           0|
    |tmp_73_fu_926_p3              |   ctlz   |      0|  73|   71|          64|           0|
    |exitcond_i_fu_592_p2          |   icmp   |      0|   0|   11|           7|           7|
    |tmp_100_fu_987_p2             |   icmp   |      0|   0|   18|          32|          32|
    |tmp_103_i_fu_817_p2           |   icmp   |      0|   0|   11|           7|           6|
    |tmp_54_fu_296_p2              |   icmp   |      0|   0|   13|          11|          10|
    |tmp_55_fu_302_p2              |   icmp   |      0|   0|   13|          11|          10|
    |tmp_56_fu_316_p2              |   icmp   |      0|   0|   29|          52|           1|
    |tmp_58_fu_389_p2              |   icmp   |      0|   0|   29|          63|           1|
    |tmp_59_fu_401_p2              |   icmp   |      0|   0|   13|          12|           7|
    |tmp_62_fu_427_p2              |   icmp   |      0|   0|   13|          12|           7|
    |tmp_63_fu_451_p2              |   icmp   |      0|   0|   13|          12|           6|
    |tmp_64_fu_433_p2              |   icmp   |      0|   0|   13|          12|           7|
    |tmp_69_fu_847_p2              |   icmp   |      0|   0|   50|          86|           1|
    |tmp_72_fu_910_p2              |   icmp   |      0|   0|   29|          63|           1|
    |tmp_74_fu_958_p2              |   icmp   |      0|   0|   18|          32|           7|
    |tmp_75_fu_964_p2              |   icmp   |      0|   0|   18|          32|           6|
    |tmp_79_fu_1068_p2             |   icmp   |      0|   0|   18|          32|           6|
    |tmp_fu_284_p2                 |   icmp   |      0|   0|   13|          11|           2|
    |tmp_i_fu_720_p2               |   icmp   |      0|   0|   50|          86|          86|
    |tmp_s_fu_290_p2               |   icmp   |      0|   0|   13|          11|           1|
    |tmp_113_fu_1062_p2            |   lshr   |      0|   0|  275|          87|          87|
    |tmp_114_fu_1089_p2            |   lshr   |      0|   0|  275|           2|          87|
    |or_cond1_fu_564_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond2_fu_578_p2            |    or    |      0|   0|    2|           1|           1|
    |or_cond_fu_547_p2             |    or    |      0|   0|    2|           1|           1|
    |sel_tmp22_demorgan_fu_524_p2  |    or    |      0|   0|    2|           1|           1|
    |sel_tmp7_demorgan_fu_439_p2   |    or    |      0|   0|    2|           1|           1|
    |NZeros_i_1_i_fu_942_p3        |  select  |      0|   0|   32|           1|          32|
    |d_V_2_fu_740_p3               |  select  |      0|   0|    2|           1|           1|
    |man_V_2_fu_381_p3             |  select  |      0|   0|   54|           1|          54|
    |newSel1_fu_553_p3             |  select  |      0|   0|   54|           1|          54|
    |newSel2_fu_570_p3             |  select  |      0|   0|   86|           1|          86|
    |newSel_fu_539_p3              |  select  |      0|   0|   86|           1|          86|
    |out_1_fu_276_p3               |  select  |      0|   0|   64|           1|          64|
    |out_2_fu_1154_p3              |  select  |      0|   0|   64|           1|          64|
    |p_Val2_129_fu_656_p3          |  select  |      0|   0|   86|           1|          86|
    |p_Val2_73_fu_679_p3           |  select  |      0|   0|   86|           1|          86|
    |p_s_fu_322_p3                 |  select  |      0|   0|   63|           1|          62|
    |res_V_fu_1128_p3              |  select  |      0|   0|   64|           1|          64|
    |sh_amt_fu_419_p3              |  select  |      0|   0|   12|           1|          12|
    |sh_assign_2_fu_628_p3         |  select  |      0|   0|    8|           1|           8|
    |storemerge_cast_fu_469_p3     |  select  |      0|   0|    2|           1|           2|
    |storemerge_i_fu_802_p3        |  select  |      0|   0|   86|           1|          86|
    |t_V_1_i_fu_839_p3             |  select  |      0|   0|   86|           1|          86|
    |t_V_4_fu_584_p3               |  select  |      0|   0|   86|           1|          86|
    |tmp_107_fu_1032_p3            |  select  |      0|   0|    7|           1|           7|
    |tmp_108_fu_1039_p3            |  select  |      0|   0|   87|           1|          87|
    |tmp_109_fu_1046_p3            |  select  |      0|   0|    7|           1|           7|
    |tmp_468_call_ret_fu_867_p3    |  select  |      0|   0|   86|           1|          86|
    |tmp_77_fu_974_p3              |  select  |      0|   0|   32|           1|          32|
    |tmp_81_fu_1104_p3             |  select  |      0|   0|   32|           1|          32|
    |tz_V_2_fu_773_p3              |  select  |      0|   0|   86|           1|          86|
    |x_V_1_i_fu_795_p3             |  select  |      0|   0|   86|           1|          86|
    |man_V_fu_1114_p2              |    shl   |      0|   0|  158|          52|          52|
    |tmp_101_i_fu_674_p2           |    shl   |      0|   0|  271|          86|          86|
    |tmp_68_fu_480_p2              |    shl   |      0|   0|  271|          86|          86|
    |tmp_99_i_fu_650_p2            |    shl   |      0|   0|  271|          86|          86|
    |d_V_1_fu_734_p2               |    xor   |      0|   0|    2|           1|           2|
    |inabs_neg_fu_266_p2           |    xor   |      0|   0|   65|          64|          65|
    |out_neg_fu_1144_p2            |    xor   |      0|   0|   65|          64|          65|
    |sel_tmp2_fu_486_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp4_fu_528_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp7_fu_496_p2            |    xor   |      0|   0|    2|           1|           2|
    |sel_tmp9_fu_506_p2            |    xor   |      0|   0|    2|           1|           2|
    +------------------------------+----------+-------+----+-----+------------+------------+
    |Total                         |          |      0| 146| 6622|        2762|        4011|
    +------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  59|         14|    1|         14|
    |ap_phi_mux_out_5_phi_fu_220_p14  |   9|          2|   64|        128|
    |ap_return                        |   9|          2|   64|        128|
    |n_i_reg_203                      |   9|          2|    7|         14|
    |out_5_reg_215                    |  27|          5|   64|        320|
    |p_Val2_128_reg_157               |   9|          2|   86|        172|
    |p_Val2_132_reg_181               |   9|          2|   86|        172|
    |p_Val2_70_reg_169                |   9|          2|   86|        172|
    |p_Val2_72_reg_193                |   9|          2|   86|        172|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 149|         33|  544|       1292|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  13|   0|   13|          0|
    |ap_return_preg              |  64|   0|   64|          0|
    |d_V_2_reg_1296              |   1|   0|    1|          0|
    |isNeg_reg_1256              |   1|   0|    1|          0|
    |isneg_2_reg_1338            |   1|   0|    1|          0|
    |isneg_reg_1197              |   1|   0|    1|          0|
    |j_reg_1376                  |  32|   0|   32|          0|
    |man_V_2_reg_1202            |  54|   0|   54|          0|
    |n_i_reg_203                 |   7|   0|    7|          0|
    |n_reg_1250                  |   7|   0|    7|          0|
    |out_1_reg_1166              |  64|   0|   64|          0|
    |out_5_reg_215               |  64|   0|   64|          0|
    |p_Repl2_40_trunc_reg_1416   |  11|   0|   11|          0|
    |p_Result_55_reg_1161        |   1|   0|    1|          0|
    |p_Result_6_reg_1355         |  23|   0|   23|          0|
    |p_Val2_128_reg_157          |  86|   0|   86|          0|
    |p_Val2_129_reg_1267         |  86|   0|   86|          0|
    |p_Val2_132_reg_181          |  86|   0|   86|          0|
    |p_Val2_70_reg_169           |  86|   0|   86|          0|
    |p_Val2_72_reg_193           |  86|   0|   86|          0|
    |p_Val2_73_reg_1279          |  86|   0|   86|          0|
    |p_Val2_76_reg_1302          |  86|   0|   86|          0|
    |p_Val2_77_reg_1308          |  86|   0|   86|          0|
    |sel_tmp7_demorgan_reg_1236  |   1|   0|    1|          0|
    |sh_amt_reg_1220             |  12|   0|   12|          0|
    |tmp_100_reg_1395            |   1|   0|    1|          0|
    |tmp_101_reg_1402            |   7|   0|    7|          0|
    |tmp_102_reg_1410            |   7|   0|    7|          0|
    |tmp_110_reg_1422            |   7|   0|    7|          0|
    |tmp_113_reg_1427            |  87|   0|   87|          0|
    |tmp_44_reg_1349             |  63|   0|   63|          0|
    |tmp_468_call_ret_reg_1344   |  86|   0|   86|          0|
    |tmp_54_reg_1180             |   1|   0|    1|          0|
    |tmp_55_reg_1184             |   1|   0|    1|          0|
    |tmp_58_reg_1209             |   1|   0|    1|          0|
    |tmp_59_reg_1214             |   1|   0|    1|          0|
    |tmp_62_reg_1226             |   1|   0|    1|          0|
    |tmp_64_reg_1231             |   1|   0|    1|          0|
    |tmp_69_reg_1334             |   1|   0|    1|          0|
    |tmp_72_reg_1366             |   1|   0|    1|          0|
    |tmp_74_reg_1390             |   1|   0|    1|          0|
    |tmp_79_reg_1432             |   1|   0|    1|          0|
    |tmp_80_reg_1437             |  32|   0|   32|          0|
    |tmp_90_reg_1188             |   1|   0|    1|          0|
    |tmp_97_i_reg_1261           |  32|   0|   86|         54|
    |tmp_97_reg_1360             |  32|   0|   32|          0|
    |tmp_98_reg_1371             |  32|   0|   32|          0|
    |tmp_99_reg_1385             |  11|   0|   11|          0|
    |tmp_reg_1172                |   1|   0|    1|          0|
    |tmp_s_reg_1176              |   1|   0|    1|          0|
    |tz_V_1_reg_1291             |  86|   0|   86|          0|
    |tz_V_2_reg_1314             |  86|   0|   86|          0|
    |tz_V_reg_1286               |  86|   0|   86|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |1713|   0| 1767|         54|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_asin<double> | return value |
|ap_return  | out |   64| ap_ctrl_hs | generic_asin<double> | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

