// Seed: 1478307158
module module_0;
  assign id_1 = 1;
  wire id_2;
  assign module_2.type_0 = 0;
  wire id_3;
  assign module_3.type_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  reg id_3;
  xor primCall (id_1, id_3, id_4);
  reg id_4;
  module_0 modCall_1 ();
  always id_3 <= id_4;
endmodule
module module_2 (
    input tri1 id_0
);
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri id_7
);
  generate
    wire id_9, id_10;
  endgenerate
  module_0 modCall_1 ();
endmodule
