verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../../srcs/top/ipshared/4e49" --include "../../../../../srcs/top/ipshared/1312/inc" --include "../../../../../srcs/top/ipshared/ec67/hdl" --include "../../../../../srcs/top/ipshared/8cdf/hdl" \
"../../../bd/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0_clk_wiz.v" \
"../../../bd/top/ip/top_dpu_clk_wiz_0_1/top_dpu_clk_wiz_0.v" \
"../../../bd/top/ip/top_dpu_concat_irq_inner_0_1/sim/top_dpu_concat_irq_inner_0.v" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/xci/sfm/fp_exp/sim/fp_exp.v" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/xci/sfm/fp_convert/sim/fp_convert.v" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/xci/sfm/fp_div/sim/fp_div.v" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/xci/sfm/fp_acc/sim/fp_acc.v" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/xci/sfm/fp_add/sim/fp_add.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../../srcs/top/ipshared/4e49" --include "../../../../../srcs/top/ipshared/1312/inc" --include "../../../../../srcs/top/ipshared/ec67/hdl" --include "../../../../../srcs/top/ipshared/8cdf/hdl" \
"../../../bd/top/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_dpu.sv" \
"../../../bd/top/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_sfm.sv" \
"../../../bd/top/ipshared/1312/hdl/DPUCZDX8G_v4_0_0_vl_top.sv" \
"../../../bd/top/ip/top_DPUCZDX8G_0_1/sim/top_DPUCZDX8G_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../../srcs/top/ipshared/4e49" --include "../../../../../srcs/top/ipshared/1312/inc" --include "../../../../../srcs/top/ipshared/ec67/hdl" --include "../../../../../srcs/top/ipshared/8cdf/hdl" \
"../../../bd/top/ip/top_zynq_ultra_ps_e_0_1/sim/top_zynq_ultra_ps_e_0_vip_wrapper.v" \
"../../../bd/top/ip/top_dpu_concat_irq_0_1/sim/top_dpu_concat_irq_0.v" \
"../../../bd/top/ip/top_auto_cc_0_1/sim/top_auto_cc_0.v" \
"../../../bd/top/ip/top_auto_cc_1_1/sim/top_auto_cc_1.v" \
"../../../bd/top/ip/top_auto_cc_2_1/sim/top_auto_cc_2.v" \
"../../../bd/top/sim/top.v" \

verilog xil_defaultlib "glbl.v"

nosort
