#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_XCK]
#set_property IOSTANDARD LVCMOS18 [get_ports iic_0_scl_io]
#set_property IOSTANDARD LVCMOS18 [get_ports iic_0_sda_io]
#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_PIXCLK]
#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_LREF]
#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_FSYNC]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[0]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[8]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[9]}]
#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_PWDN]
#set_property IOSTANDARD LVCMOS18 [get_ports CMOS_Trigger0]

##emmc
#set_property PACKAGE_PIN M18 [get_ports CMOS_PWDN]
#set_property PACKAGE_PIN M17 [get_ports CMOS_Trigger0]
#set_property PACKAGE_PIN J20 [get_ports CMOS_XCK]
#set_property PACKAGE_PIN F20 [get_ports iic_0_scl_io]
#set_property PACKAGE_PIN H20 [get_ports iic_0_sda_io]
#set_property PACKAGE_PIN G20 [get_ports CMOS_PIXCLK]
#set_property PACKAGE_PIN L17 [get_ports CMOS_LREF]
#set_property PACKAGE_PIN J19 [get_ports CMOS_FSYNC]
#set_property PACKAGE_PIN K19 [get_ports {CMOS_DATA[0]}]
#set_property PACKAGE_PIN L19 [get_ports {CMOS_DATA[1]}]
#set_property PACKAGE_PIN L20 [get_ports {CMOS_DATA[2]}]
#set_property PACKAGE_PIN G19 [get_ports {CMOS_DATA[3]}]
#set_property PACKAGE_PIN K18 [get_ports {CMOS_DATA[4]}]
#set_property PACKAGE_PIN K17 [get_ports {CMOS_DATA[5]}]
#set_property PACKAGE_PIN M19 [get_ports {CMOS_DATA[6]}]
#set_property PACKAGE_PIN M20 [get_ports {CMOS_DATA[7]}]
#set_property PACKAGE_PIN L16 [get_ports {CMOS_DATA[8]}]
#set_property PACKAGE_PIN F19 [get_ports {CMOS_DATA[9]}]

set_property IOSTANDARD LVCMOS18 [get_ports CMOS_XCK]
set_property IOSTANDARD LVCMOS18 [get_ports iic_0_scl_io]
set_property IOSTANDARD LVCMOS18 [get_ports iic_0_sda_io]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_PIXCLK]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_LREF]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_FSYNC]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {CMOS_DATA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_PWDN]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_RESETB]
set_property IOSTANDARD LVCMOS18 [get_ports CMOS_Trigger0]

set_property PACKAGE_PIN F17 [get_ports CMOS_PWDN]
set_property PACKAGE_PIN F20 [get_ports CMOS_RESETB]
set_property PACKAGE_PIN M17 [get_ports CMOS_Trigger0]
set_property PACKAGE_PIN H18 [get_ports CMOS_XCK]
set_property PACKAGE_PIN J18 [get_ports iic_0_scl_io]
set_property PACKAGE_PIN F16 [get_ports iic_0_sda_io]
set_property PACKAGE_PIN L19 [get_ports CMOS_PIXCLK]
set_property PACKAGE_PIN F19 [get_ports CMOS_LREF]
set_property PACKAGE_PIN L16 [get_ports CMOS_FSYNC]
set_property PACKAGE_PIN M20 [get_ports {CMOS_DATA[0]}]
set_property PACKAGE_PIN M19 [get_ports {CMOS_DATA[1]}]
set_property PACKAGE_PIN K18 [get_ports {CMOS_DATA[2]}]
set_property PACKAGE_PIN K17 [get_ports {CMOS_DATA[3]}]
set_property PACKAGE_PIN L17 [get_ports {CMOS_DATA[4]}]
set_property PACKAGE_PIN J19 [get_ports {CMOS_DATA[5]}]
set_property PACKAGE_PIN K19 [get_ports {CMOS_DATA[6]}]
set_property PACKAGE_PIN L20 [get_ports {CMOS_DATA[7]}]
set_property PACKAGE_PIN G19 [get_ports {CMOS_DATA[8]}]
set_property PACKAGE_PIN G20 [get_ports {CMOS_DATA[9]}]
set_property PACKAGE_PIN J20 [get_ports {CMOS_DATA[10]}]
set_property PACKAGE_PIN H20 [get_ports {CMOS_DATA[11]}]




set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CMOS_FSYNC_IBUF]
set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets CMOS_PIXCLK_IBUF]


set_property PACKAGE_PIN M14 [get_ports E_OUT1]
set_property IOSTANDARD LVCMOS18 [get_ports E_OUT1]
set_property PACKAGE_PIN L15 [get_ports E_OUT2]
set_property IOSTANDARD LVCMOS18 [get_ports E_OUT2]
set_property PACKAGE_PIN L14 [get_ports E_IN1]
set_property IOSTANDARD LVCMOS18 [get_ports E_IN1]













create_clock -period 41.667 -name CMOS_PIXCLK -waveform {0.000 20.833} [get_ports CMOS_PIXCLK]
set_clock_groups -asynchronous -group [get_clocks clk_fpga_0] -group [get_clocks CMOS_PIXCLK]
set_clock_groups -asynchronous -group [get_clocks CMOS_PIXCLK] -group [get_clocks clk_fpga_0]




create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_wrapper_i/design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 12 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {cmos_sampling_i/data_in[0]} {cmos_sampling_i/data_in[1]} {cmos_sampling_i/data_in[2]} {cmos_sampling_i/data_in[3]} {cmos_sampling_i/data_in[4]} {cmos_sampling_i/data_in[5]} {cmos_sampling_i/data_in[6]} {cmos_sampling_i/data_in[7]} {cmos_sampling_i/data_in[8]} {cmos_sampling_i/data_in[9]} {cmos_sampling_i/data_in[10]} {cmos_sampling_i/data_in[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {cmos_sampling_i/data_out[0]} {cmos_sampling_i/data_out[1]} {cmos_sampling_i/data_out[2]} {cmos_sampling_i/data_out[3]} {cmos_sampling_i/data_out[4]} {cmos_sampling_i/data_out[5]} {cmos_sampling_i/data_out[6]} {cmos_sampling_i/data_out[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {axis_switch_i/m_1_axis_tdata[0]} {axis_switch_i/m_1_axis_tdata[1]} {axis_switch_i/m_1_axis_tdata[2]} {axis_switch_i/m_1_axis_tdata[3]} {axis_switch_i/m_1_axis_tdata[4]} {axis_switch_i/m_1_axis_tdata[5]} {axis_switch_i/m_1_axis_tdata[6]} {axis_switch_i/m_1_axis_tdata[7]} {axis_switch_i/m_1_axis_tdata[8]} {axis_switch_i/m_1_axis_tdata[9]} {axis_switch_i/m_1_axis_tdata[10]} {axis_switch_i/m_1_axis_tdata[11]} {axis_switch_i/m_1_axis_tdata[12]} {axis_switch_i/m_1_axis_tdata[13]} {axis_switch_i/m_1_axis_tdata[14]} {axis_switch_i/m_1_axis_tdata[15]} {axis_switch_i/m_1_axis_tdata[16]} {axis_switch_i/m_1_axis_tdata[17]} {axis_switch_i/m_1_axis_tdata[18]} {axis_switch_i/m_1_axis_tdata[19]} {axis_switch_i/m_1_axis_tdata[20]} {axis_switch_i/m_1_axis_tdata[21]} {axis_switch_i/m_1_axis_tdata[22]} {axis_switch_i/m_1_axis_tdata[23]} {axis_switch_i/m_1_axis_tdata[24]} {axis_switch_i/m_1_axis_tdata[25]} {axis_switch_i/m_1_axis_tdata[26]} {axis_switch_i/m_1_axis_tdata[27]} {axis_switch_i/m_1_axis_tdata[28]} {axis_switch_i/m_1_axis_tdata[29]} {axis_switch_i/m_1_axis_tdata[30]} {axis_switch_i/m_1_axis_tdata[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {isp_model_axis_i/U_bayer2rgb/matrix_data01[0]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[1]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[2]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[3]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[4]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[5]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[6]} {isp_model_axis_i/U_bayer2rgb/matrix_data01[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 8 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {isp_model_axis_i/U_bayer2rgb/matrix_data11[0]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[1]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[2]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[3]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[4]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[5]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[6]} {isp_model_axis_i/U_bayer2rgb/matrix_data11[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 4 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {isp_model_axis_i/U_bayer2rgb/debug_cmd[0]} {isp_model_axis_i/U_bayer2rgb/debug_cmd[1]} {isp_model_axis_i/U_bayer2rgb/debug_cmd[2]} {isp_model_axis_i/U_bayer2rgb/debug_cmd[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 24 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[0]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[1]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[2]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[3]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[4]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[5]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[6]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[7]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[8]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[9]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[10]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[11]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[12]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[13]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[14]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[15]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[16]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[17]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[18]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[19]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[20]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[21]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[22]} {isp_model_axis_i/U_bayer2rgb/m_axis_tdata[23]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {isp_model_axis_i/U_bayer2rgb/matrix_data21[0]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[1]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[2]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[3]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[4]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[5]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[6]} {isp_model_axis_i/U_bayer2rgb/matrix_data21[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list cmos_sampling_i/href]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list cmos_sampling_i/href_out]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list axis_switch_i/m_0_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list axis_switch_i/m_0_axis_tuser]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list axis_switch_i/m_0_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list axis_switch_i/m_1_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list axis_switch_i/m_1_axis_tready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list axis_switch_i/m_1_axis_tuser]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list axis_switch_i/m_1_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list isp_model_axis_i/U_bayer2rgb/m_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list isp_model_axis_i/U_bayer2rgb/m_axis_tuser]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list isp_model_axis_i/U_bayer2rgb/m_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list cmos_sampling_i/pixel_clk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list isp_model_axis_i/U_bayer2rgb/pixel_clk]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list isp_model_axis_i/U_bayer2rgb/s_axis_tlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list isp_model_axis_i/U_bayer2rgb/s_axis_tuser]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list isp_model_axis_i/U_bayer2rgb/s_axis_tvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list cmos_sampling_i/vsync]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 1 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list cmos_sampling_i/vsync_out]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets FCLK_CLK0]
