
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/omnetpp_17B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2500125 heartbeat IPC: 3.9998 cumulative IPC: 3.9998 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2500125 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 8205428 heartbeat IPC: 1.75276 cumulative IPC: 1.75276 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 14846865 heartbeat IPC: 1.5057 cumulative IPC: 1.61986 (Simulation time: 0 hr 2 min 5 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 21664685 heartbeat IPC: 1.46674 cumulative IPC: 1.56539 (Simulation time: 0 hr 3 min 2 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 27561772 heartbeat IPC: 1.69575 cumulative IPC: 1.59606 (Simulation time: 0 hr 3 min 42 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 33543633 heartbeat IPC: 1.67172 cumulative IPC: 1.61064 (Simulation time: 0 hr 4 min 25 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 40328712 heartbeat IPC: 1.47382 cumulative IPC: 1.5861 (Simulation time: 0 hr 5 min 27 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 47117362 heartbeat IPC: 1.47305 cumulative IPC: 1.5689 (Simulation time: 0 hr 6 min 31 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 53912342 heartbeat IPC: 1.47167 cumulative IPC: 1.55605 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 59260893 heartbeat IPC: 1.86967 cumulative IPC: 1.5856 (Simulation time: 0 hr 8 min 7 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 65931854 heartbeat IPC: 1.49903 cumulative IPC: 1.5765 (Simulation time: 0 hr 9 min 7 sec) 
Finished CPU 0 instructions: 100000004 cycles: 63431736 cumulative IPC: 1.5765 (Simulation time: 0 hr 9 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.5765 instructions: 100000004 cycles: 63431736
cpu0_DTLB TOTAL     ACCESS:   10142879  HIT:    9078007  MISS:    1064872
cpu0_DTLB LOAD      ACCESS:    8205467  HIT:    7142476  MISS:    1062991
cpu0_DTLB RFO       ACCESS:    1937412  HIT:    1935531  MISS:       1881
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 18.5625 cycles
cpu0_ITLB TOTAL     ACCESS:    8332743  HIT:    8330686  MISS:       2057
cpu0_ITLB LOAD      ACCESS:    8332743  HIT:    8330686  MISS:       2057
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 15.6519 cycles
cpu0_L1I TOTAL     ACCESS:    1054774  HIT:    1050436  MISS:       4338
cpu0_L1I LOAD      ACCESS:    1054774  HIT:    1050436  MISS:       4338
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 56.4163 cycles
cpu0_STLB TOTAL     ACCESS:    1066929  HIT:      12814  MISS:    1054115
cpu0_STLB LOAD      ACCESS:    1065048  HIT:      11450  MISS:    1053598
cpu0_STLB RFO       ACCESS:       1881  HIT:       1364  MISS:        517
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 9.24215 cycles
cpu0_L1D TOTAL     ACCESS:   10106704  HIT:    8352213  MISS:    1754491
cpu0_L1D LOAD      ACCESS:    6320817  HIT:    4580530  MISS:    1740287
cpu0_L1D RFO       ACCESS:    3337370  HIT:    3324311  MISS:      13059
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     448517  HIT:     447372  MISS:       1145
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 93.154 cycles
cpu0_L2C TOTAL     ACCESS:    1775638  HIT:      23358  MISS:    1752280
cpu0_L2C LOAD      ACCESS:    1744625  HIT:       5934  MISS:    1738691
cpu0_L2C RFO       ACCESS:      13059  HIT:        136  MISS:      12923
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      16809  HIT:      16805  MISS:          4
cpu0_L2C TRANSLATION ACCESS:       1145  HIT:        483  MISS:        662
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 81.6564 cycles
LLC TOTAL     ACCESS:    1768982  HIT:    1497044  MISS:     271938
LLC LOAD      ACCESS:    1738691  HIT:    1483067  MISS:     255624
LLC RFO       ACCESS:      12923  HIT:       2340  MISS:      10583
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      16706  HIT:      11165  MISS:       5541
LLC TRANSLATION ACCESS:        662  HIT:        472  MISS:        190
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 390.816 cycles
Insertion Distribution: 
	LOAD 16927 0 51337 263313 
	RFO 0 0 1893 9794 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 5655 
	 3 0 113 113 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       8194  ROW_BUFFER_MISS:     258137
 DBUS AVG_CONGESTED_CYCLE:    3.97756
 WQ ROW_BUFFER_HIT:       3002  ROW_BUFFER_MISS:       8937  FULL:          0


CPU 0 Branch Prediction Accuracy: 97.6159% MPKI: 7.87238 Average ROB Occupancy at Mispredict: 63.2542
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00032
BRANCH_INDIRECT: 0.08474
BRANCH_CONDITIONAL: 7.75802
BRANCH_DIRECT_CALL: 0.00068
BRANCH_INDIRECT_CALL: 0.00292
BRANCH_RETURN: 0.0257

