Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 12 15:40:21 2024
| Host         : LAPTOP-II713AN1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_module_control_sets_placed.rpt
| Design       : main_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              69 |           42 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |             660 |          344 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                | cd/p_0_in        |                1 |              4 |         4.00 |
|  clk_slow_BUFG | cp/FSM_onehot_state[8]_i_1_n_1 |                  |                4 |              9 |         2.25 |
|  clk_slow_BUFG | dp/ir1/opcode_reg[0]_0         |                  |                6 |             11 |         1.83 |
|  n_0_584_BUFG  |                                |                  |               23 |             32 |         1.39 |
|  clk_slow_BUFG | dp/ir1/E[0]                    |                  |               15 |             32 |         2.13 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_0[0]          |                  |               13 |             32 |         2.46 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_1[0]          |                  |               12 |             32 |         2.67 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_2[0]          |                  |               13 |             32 |         2.46 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_3[0]          |                  |               11 |             32 |         2.91 |
|  clk_slow_BUFG | dp/ir1/rd_reg[3]_2[0]          |                  |                9 |             32 |         3.56 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_4[0]          |                  |                8 |             32 |         4.00 |
|  clk_slow_BUFG | dp/ir1/rd_reg[3]_0[0]          |                  |               14 |             32 |         2.29 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_7[0]          |                  |               12 |             32 |         2.67 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_5[0]          |                  |               11 |             32 |         2.91 |
|  clk_slow_BUFG | dp/ir1/rd_reg[3]_3[0]          |                  |               14 |             32 |         2.29 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_8[0]          |                  |               12 |             32 |         2.67 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_6[0]          |                  |               17 |             32 |         1.88 |
|  clk_slow_BUFG | dp/ir1/rd_reg[3]_1[0]          |                  |               11 |             32 |         2.91 |
|  clk_slow_BUFG | dp/ir1/rd_reg[2]_9[0]          |                  |               15 |             32 |         2.13 |
|  clk_slow_BUFG | cp/cmask_reg[6]_0[0]           |                  |               31 |             32 |         1.03 |
|  clk_slow_BUFG | cp/Q[7]                        |                  |               32 |             32 |         1.00 |
|  clk_slow_BUFG | cp/E[0]                        |                  |               20 |             32 |         1.60 |
|  clk_slow_BUFG |                                |                  |               19 |             37 |         1.95 |
| ~clk_slow_BUFG | cp/Q[6]                        |                  |               64 |             64 |         1.00 |
+----------------+--------------------------------+------------------+------------------+----------------+--------------+


