verilog work ../../mmcm_mkid.v
verilog work ../example_design/mmcm_mkid_exdes.v
