// Seed: 3281161108
module module_0;
  tri1 id_2 = id_2 ? 1 : 1'b0 < 1;
  id_3(
      .id_0(id_2 < {id_1, 1}),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_2)
  );
  assign id_2 = 1'd0;
  wire id_4;
  initial assume (1'h0);
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    output supply0 id_2
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_5 = 0;
  always @(posedge 1) begin : LABEL_0
    deassign id_4;
  end
endmodule
