// Seed: 1489116063
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_6 = -1;
  supply0 [1 'b0 : -1] id_7;
  assign id_7 = id_7 || -1;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    input uwire _id_0,
    input uwire id_1,
    input tri   id_2,
    input wand  id_3
);
  logic [id_0 : 1] id_5;
  ;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
