// Seed: 1838875286
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    input wire id_7,
    input tri id_8,
    input wor id_9
    , id_12,
    input tri1 id_10
);
  assign id_2 = id_10;
  tri  id_13;
  wire id_14;
  assign id_13 = id_1 < 1;
  always id_13 = id_13;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input wand id_2,
    input supply0 id_3,
    input wire id_4,
    output uwire id_5,
    output supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    input tri0 id_10,
    input wor id_11,
    input tri id_12,
    output supply0 id_13
);
  assign id_13 = 1'o0;
  module_0(
      id_8, id_10, id_6, id_9, id_9, id_9, id_11, id_8, id_4, id_2, id_10
  );
  wire id_15;
endmodule
