CxlResult:/home/mike/Desktop/work/04_DeviceSpecific/3_questasim/Simlib//axis_interconnect_v1_1_24/.cxl.ver.ip.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = axis_interconnect_v1_1_24 ,
	SourcePath = /home/mike/SoftwareAndApps/Xilinx2024_2/Vivado/2024.2/data ,
	Simulator = questasim ,
	SimulatorVersion = 2023.3 ,
	CompiledLibrary = axis_interconnect_v1_1_24 ,
	CompiledPath = /home/mike/Desktop/work/04_DeviceSpecific/3_questasim/Simlib//axis_interconnect_v1_1_24 ,
	Timestamp = Fri Oct 17 13:57:29 2025 ,
	Time = 1760702249 ,
	Language = verilog ,
	XilinxVersion = 2024.2 ,
	LogFile = /home/mike/Desktop/work/04_DeviceSpecific/3_questasim/Simlib//axis_interconnect_v1_1_24/.cxl.ver.ip.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 0 ,
