vhdl xil_defaultlib  \
"../../../../System.srcs/sources_1/bd/System/ip/System_axi_dma_0_0/sim/System_axi_dma_0_0.vhd" \
"../../../../System.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/sim/System_rst_ps7_0_50M_0.vhd" \
"../../../../System.srcs/sources_1/bd/System/fpga/fpga.srcs/sources_1/bd/design_1/ip/design_1_xbip_dsp48_macro_0_0/sim/design_1_xbip_dsp48_macro_0_0.vhd" \
"../../../../System.srcs/sources_1/bd/System/ip/System_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_8800_psr_aclk_0.vhd" \

nosort
