--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 28043 paths analyzed, 1161 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.765ns.
--------------------------------------------------------------------------------
Slack:                  12.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_4 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.706ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_4 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.AQ       Tcko                  0.430   vga/M_ballspeed_q[7]
                                                       vga/M_ballspeed_q_4
    SLICE_X6Y31.B2       net (fanout=1)        1.114   vga/M_ballspeed_q[4]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.706ns (2.290ns logic, 5.416ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  12.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_3 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.603ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.723 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_3 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[3]
                                                       vga/stateCounter1/M_gameball_q_3
    SLICE_X6Y31.B3       net (fanout=2)        0.916   vga/stateCounter1/M_gameball_q[3]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.603ns (2.385ns logic, 5.218ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  12.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_15 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.612ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.331 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_15 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.DQ       Tcko                  0.430   vga/M_ballspeed_q[15]
                                                       vga/M_ballspeed_q_15
    SLICE_X6Y32.B5       net (fanout=1)        1.246   vga/M_ballspeed_q[15]
    SLICE_X6Y32.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<5>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.612ns (2.199ns logic, 5.413ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  12.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_0 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.578ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.331 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_0 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.AQ       Tcko                  0.430   vga/M_ballspeed_q[3]
                                                       vga/M_ballspeed_q_0
    SLICE_X6Y31.A1       net (fanout=1)        0.962   vga/M_ballspeed_q[0]
    SLICE_X6Y31.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<0>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.578ns (2.314ns logic, 5.264ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack:                  12.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_17 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.557ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.331 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_17 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y33.BQ       Tcko                  0.430   vga/M_ballspeed_q[19]
                                                       vga/M_ballspeed_q_17
    SLICE_X6Y32.B2       net (fanout=1)        1.191   vga/M_ballspeed_q[17]
    SLICE_X6Y32.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<5>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.557ns (2.199ns logic, 5.358ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_2 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.723 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_2 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.CQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[3]
                                                       vga/stateCounter1/M_gameball_q_2
    SLICE_X6Y31.A4       net (fanout=2)        0.811   vga/stateCounter1/M_gameball_q[2]
    SLICE_X6Y31.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<0>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (2.409ns logic, 5.113ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  12.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_6 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.449ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.723 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_6 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.CQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[7]
                                                       vga/stateCounter1/M_gameball_q_6
    SLICE_X6Y31.C4       net (fanout=2)        0.885   vga/stateCounter1/M_gameball_q[6]
    SLICE_X6Y31.COUT     Topcyc                0.325   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<2>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.449ns (2.262ns logic, 5.187ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  12.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_5 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.434ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.723 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_5 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[7]
                                                       vga/stateCounter1/M_gameball_q_5
    SLICE_X6Y31.B5       net (fanout=2)        0.747   vga/stateCounter1/M_gameball_q[5]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (2.385ns logic, 5.049ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  12.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_1 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.431ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.723 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_1 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.BQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[3]
                                                       vga/stateCounter1/M_gameball_q_1
    SLICE_X6Y31.A5       net (fanout=2)        0.720   vga/stateCounter1/M_gameball_q[1]
    SLICE_X6Y31.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<0>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.409ns logic, 5.022ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  12.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_6 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.420ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_6 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   vga/M_ballspeed_q[7]
                                                       vga/M_ballspeed_q_6
    SLICE_X6Y31.C2       net (fanout=1)        0.951   vga/M_ballspeed_q[6]
    SLICE_X6Y31.COUT     Topcyc                0.325   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<2>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.420ns (2.167ns logic, 5.253ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_16 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.409ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.331 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_16 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[19]
                                                       vga/stateCounter1/M_gameball_q_16
    SLICE_X6Y32.B4       net (fanout=2)        0.948   vga/stateCounter1/M_gameball_q[16]
    SLICE_X6Y32.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<5>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (2.294ns logic, 5.115ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  12.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_0 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.378ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.723 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_0 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[3]
                                                       vga/stateCounter1/M_gameball_q_0
    SLICE_X6Y31.A6       net (fanout=2)        0.667   vga/stateCounter1/M_gameball_q[0]
    SLICE_X6Y31.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<0>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.378ns (2.409ns logic, 4.969ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  12.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_17 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.331 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_17 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y33.BQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[19]
                                                       vga/stateCounter1/M_gameball_q_17
    SLICE_X6Y32.B3       net (fanout=2)        0.916   vga/stateCounter1/M_gameball_q[17]
    SLICE_X6Y32.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<5>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.294ns logic, 5.083ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_20 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.377ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_20 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[23]
                                                       vga/stateCounter1/M_gameball_q_20
    SLICE_X6Y32.C1       net (fanout=2)        1.039   vga/stateCounter1/M_gameball_q[20]
    SLICE_X6Y32.COUT     Topcyc                0.325   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<6>1
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.377ns (2.171ns logic, 5.206ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  12.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_3 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.360ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.331 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_3 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.DQ       Tcko                  0.430   vga/M_ballspeed_q[3]
                                                       vga/M_ballspeed_q_3
    SLICE_X6Y31.B1       net (fanout=1)        0.768   vga/M_ballspeed_q[3]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (2.290ns logic, 5.070ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_5 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.350ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_5 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.BQ       Tcko                  0.430   vga/M_ballspeed_q[7]
                                                       vga/M_ballspeed_q_5
    SLICE_X6Y31.B4       net (fanout=1)        0.758   vga/M_ballspeed_q[5]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.350ns (2.290ns logic, 5.060ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  12.598ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_4 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.344ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.723 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_4 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[7]
                                                       vga/stateCounter1/M_gameball_q_4
    SLICE_X6Y31.B6       net (fanout=2)        0.657   vga/stateCounter1/M_gameball_q[4]
    SLICE_X6Y31.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<1>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.344ns (2.385ns logic, 4.959ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  12.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_21 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.352ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_21 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.BQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[23]
                                                       vga/stateCounter1/M_gameball_q_21
    SLICE_X6Y32.D1       net (fanout=2)        1.049   vga/stateCounter1/M_gameball_q[21]
    SLICE_X6Y32.COUT     Topcyd                0.290   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<7>1
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.352ns (2.136ns logic, 5.216ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_22 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.351ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_22 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.CQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[23]
                                                       vga/stateCounter1/M_gameball_q_22
    SLICE_X6Y32.D2       net (fanout=2)        1.048   vga/stateCounter1/M_gameball_q[22]
    SLICE_X6Y32.COUT     Topcyd                0.290   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<7>1
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.351ns (2.136ns logic, 5.215ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  12.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_13 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.349ns (Levels of Logic = 6)
  Clock Path Skew:      -0.012ns (0.331 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_13 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y33.BQ       Tcko                  0.430   vga/M_ballspeed_q[15]
                                                       vga/M_ballspeed_q_13
    SLICE_X6Y32.A2       net (fanout=1)        0.959   vga/M_ballspeed_q[13]
    SLICE_X6Y32.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<4>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.349ns (2.223ns logic, 5.126ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  12.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_ballspeed_q_1 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.337ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.331 - 0.351)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_ballspeed_q_1 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y32.BQ       Tcko                  0.430   vga/M_ballspeed_q[3]
                                                       vga/M_ballspeed_q_1
    SLICE_X6Y31.A2       net (fanout=1)        0.721   vga/M_ballspeed_q[1]
    SLICE_X6Y31.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<0>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.337ns (2.314ns logic, 5.023ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  12.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_24 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.333ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.331 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_24 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y35.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[27]
                                                       vga/stateCounter1/M_gameball_q_24
    SLICE_X6Y33.A2       net (fanout=2)        0.997   vga/stateCounter1/M_gameball_q[24]
    SLICE_X6Y33.BMUX     Topab                 0.565   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_lut<8>1
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.333ns (2.172ns logic, 5.161ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  12.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_player1_q_6 (FF)
  Destination:          vga/M_ballDirX_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.297ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.321 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_player1_q_6 to vga/M_ballDirX_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.476   vga/M_player1_q[7]
                                                       vga/M_player1_q_6
    SLICE_X11Y41.B1      net (fanout=9)        1.936   vga/M_player1_q[6]
    SLICE_X11Y41.B       Tilo                  0.259   vga/n0329[6]
                                                       vga/Msub_GND_4_o_GND_4_o_sub_46_OUT_xor<6>11
    SLICE_X2Y41.D1       net (fanout=2)        1.655   vga/GND_4_o_GND_4_o_sub_46_OUT[6]
    SLICE_X2Y41.COUT     Topcyd                0.335   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[3]
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_lutdi3
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy<3>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[3]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[5]
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy<5>
    SLICE_X5Y40.B2       net (fanout=1)        1.198   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[5]
    SLICE_X5Y40.B        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/_n0443_inv1
    SLICE_X5Y40.A3       net (fanout=1)        0.564   vga/_n0443_inv
    SLICE_X5Y40.CLK      Tas                   0.373   vga/M_ballDirX_q_0
                                                       vga/M_ballDirX_q_0_glue_rst
                                                       vga/M_ballDirX_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.297ns (1.941ns logic, 5.356ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_13 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.315ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.331 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_13 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.BQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[15]
                                                       vga/stateCounter1/M_gameball_q_13
    SLICE_X6Y32.A1       net (fanout=2)        0.830   vga/stateCounter1/M_gameball_q[13]
    SLICE_X6Y32.COUT     Topcya                0.472   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<4>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.315ns (2.318ns logic, 4.997ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack:                  12.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_15 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.331 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_15 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y32.DQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[15]
                                                       vga/stateCounter1/M_gameball_q_15
    SLICE_X6Y32.B1       net (fanout=2)        0.841   vga/stateCounter1/M_gameball_q[15]
    SLICE_X6Y32.COUT     Topcyb                0.448   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<5>
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (2.294ns logic, 5.008ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  12.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_23 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.304ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.331 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_23 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y34.DQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[23]
                                                       vga/stateCounter1/M_gameball_q_23
    SLICE_X6Y32.D5       net (fanout=2)        1.001   vga/stateCounter1/M_gameball_q[23]
    SLICE_X6Y32.COUT     Topcyd                0.290   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_lut<7>1
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.304ns (2.136ns logic, 5.168ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  12.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_7 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.023ns (0.723 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_7 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.DQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[7]
                                                       vga/stateCounter1/M_gameball_q_7
    SLICE_X6Y31.C5       net (fanout=2)        0.719   vga/stateCounter1/M_gameball_q[7]
    SLICE_X6Y31.COUT     Topcyc                0.325   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<2>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.283ns (2.262ns logic, 5.021ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  12.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_11 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.273ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_11 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.DQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[11]
                                                       vga/stateCounter1/M_gameball_q_11
    SLICE_X6Y31.D4       net (fanout=2)        0.744   vga/stateCounter1/M_gameball_q[11]
    SLICE_X6Y31.COUT     Topcyd                0.290   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<3>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.273ns (2.227ns logic, 5.046ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  12.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/M_player1_q_6 (FF)
  Destination:          vga/M_ballDirX_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.036ns (0.321 - 0.357)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/M_player1_q_6 to vga/M_ballDirX_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y45.AQ       Tcko                  0.476   vga/M_player1_q[7]
                                                       vga/M_player1_q_6
    SLICE_X11Y41.B1      net (fanout=9)        1.936   vga/M_player1_q[6]
    SLICE_X11Y41.B       Tilo                  0.259   vga/n0329[6]
                                                       vga/Msub_GND_4_o_GND_4_o_sub_46_OUT_xor<6>11
    SLICE_X2Y41.D1       net (fanout=2)        1.655   vga/GND_4_o_GND_4_o_sub_46_OUT[6]
    SLICE_X2Y41.COUT     Topcyd                0.290   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[3]
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_lut<3>
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy<3>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[3]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[5]
                                                       vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy<5>
    SLICE_X5Y40.B2       net (fanout=1)        1.198   vga/Mcompar_GND_4_o_GND_4_o_LessThan_75_o_cy[5]
    SLICE_X5Y40.B        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/_n0443_inv1
    SLICE_X5Y40.A3       net (fanout=1)        0.564   vga/_n0443_inv
    SLICE_X5Y40.CLK      Tas                   0.373   vga/M_ballDirX_q_0
                                                       vga/M_ballDirX_q_0_glue_rst
                                                       vga/M_ballDirX_q_0
    -------------------------------------------------  ---------------------------
    Total                                      7.252ns (1.896ns logic, 5.356ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  12.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga/stateCounter1/M_gameball_q_8 (FF)
  Destination:          vga/M_ballX_q_4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.250ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.723 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga/stateCounter1/M_gameball_q_8 to vga/M_ballX_q_4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   vga/stateCounter1/M_gameball_q[11]
                                                       vga/stateCounter1/M_gameball_q_8
    SLICE_X6Y31.C3       net (fanout=2)        0.686   vga/stateCounter1/M_gameball_q[8]
    SLICE_X6Y31.COUT     Topcyc                0.325   vga/stateCounter1/Mcompar_updateball_cy[3]
                                                       vga/stateCounter1/Mcompar_updateball_lut<2>
                                                       vga/stateCounter1/Mcompar_updateball_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   vga/stateCounter1/Mcompar_updateball_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   vga/stateCounter1/Mcompar_updateball_cy[7]
                                                       vga/stateCounter1/Mcompar_updateball_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   vga/stateCounter1/Mcompar_updateball_cy[7]
    SLICE_X6Y33.BMUX     Tcinb                 0.239   vga/M_stateCounter1_updateball
                                                       vga/stateCounter1/Mcompar_updateball_cy<9>
    SLICE_X5Y40.C6       net (fanout=48)       1.191   vga/M_stateCounter1_updateball
    SLICE_X5Y40.C        Tilo                  0.259   vga/M_ballDirX_q_0
                                                       vga/Mcount_M_ballX_q1
    SLICE_X4Y36.AX       net (fanout=1)        0.951   vga/Mcount_M_ballX_q
    SLICE_X4Y36.COUT     Taxcy                 0.259   vga/Mcount_M_ballX_q_cy[3]
                                                       vga/Mcount_M_ballX_q_cy<3>
    SLICE_X4Y37.CIN      net (fanout=1)        0.003   vga/Mcount_M_ballX_q_cy[3]
    SLICE_X4Y37.AMUX     Tcina                 0.220   vga/Mcount_M_ballX_q_cy[7]
                                                       vga/Mcount_M_ballX_q_cy<7>
    SLICE_X5Y36.D1       net (fanout=1)        0.739   vga/Mcount_M_ballX_q5
    SLICE_X5Y36.D        Tilo                  0.259   vga/M_ballX_q[4]
                                                       vga/M_ballX_q_4_dpot
    SLICE_X4Y35.DX       net (fanout=1)        1.280   vga/M_ballX_q_4_dpot
    SLICE_X4Y35.CLK      Tdick                 0.085   vga/M_ballX_q_4_1
                                                       vga/M_ballX_q_4_1
    -------------------------------------------------  ---------------------------
    Total                                      7.250ns (2.262ns logic, 4.988ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[3]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_1/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[3]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_2/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[3]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_3/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[7]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_4/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[7]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_5/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[7]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_6/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[7]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_7/CK
  Location pin: SLICE_X4Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[11]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_8/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[11]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_9/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[11]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_10/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[11]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_11/CK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[15]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_12/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[15]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_13/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[15]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_14/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[15]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_15/CK
  Location pin: SLICE_X4Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_stateCounter1_q[16]/CLK
  Logical resource: vga/stateCounter1/M_stateCounter1_q_16/CK
  Location pin: SLICE_X4Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[3]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_0/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[3]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_1/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[3]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_2/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[3]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_3/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[7]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_4/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[7]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_5/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[7]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_6/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[7]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_7/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[11]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_8/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[11]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_9/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[11]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_10/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[11]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_11/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: vga/stateCounter1/M_gameball_q[15]/CLK
  Logical resource: vga/stateCounter1/M_gameball_q_12/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.765|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 28043 paths, 0 nets, and 1689 connections

Design statistics:
   Minimum period:   7.765ns{1}   (Maximum frequency: 128.783MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 07 08:27:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



