// Generated by CIRCT 42e53322a
module _$paramod5Cbsg_decode_with_v5Cnum_out_p3Ds322700000000000000000000000000100000(	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:2:3
  input  [4:0]  i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:2:103
  input         v_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:2:115
  output [31:0] o	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:2:130
);

  wire _01_ = i[0] | i[1];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:5:10, :6:10, :7:10
  wire _02_ = _01_ | i[2];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:7:10, :8:10, :9:10
  wire _03_ = _02_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:9:10, :10:10, :11:10
  wire _04_ = i[1] | ~(i[0]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:5:10, :6:10, :15:11, :16:11
  wire _05_ = _04_ | i[2];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :16:11, :17:11
  wire _06_ = _05_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :17:11, :18:11
  wire _07_ = i[0] | ~(i[1]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:5:10, :6:10, :22:11, :23:11
  wire _08_ = _07_ | i[2];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :23:11, :24:11
  wire _09_ = _08_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :24:11, :25:11
  wire _GEN = i[0] & i[1];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:5:10, :6:10, :29:11
  wire _11_ = ~_GEN | i[2];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :29:11, :30:11, :31:11
  wire _12_ = _11_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :31:11, :32:11
  wire _14_ = _01_ | ~(i[2]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:7:10, :8:10, :36:11, :37:11
  wire _15_ = _14_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :37:11, :38:11
  wire _16_ = _04_ | ~(i[2]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :16:11, :36:11, :43:11
  wire _17_ = _16_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :43:11, :44:11
  wire _18_ = _07_ | ~(i[2]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :23:11, :36:11, :49:11
  wire _19_ = _18_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :49:11, :50:11
  wire _20_ = ~_GEN | ~(i[2]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:8:10, :29:11, :30:11, :36:11, :56:11
  wire _21_ = _20_ | i[3];	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :56:11, :57:11
  wire _23_ = _02_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:9:10, :10:10, :61:11, :62:11
  wire _24_ = _05_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :17:11, :61:11, :67:11
  wire _25_ = _08_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :24:11, :61:11, :72:11
  wire _26_ = _11_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :31:11, :61:11, :77:11
  wire _27_ = _14_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :37:11, :61:11, :82:11
  wire _28_ = _16_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :43:11, :61:11, :87:11
  wire _29_ = _18_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :49:11, :61:11, :92:11
  wire _30_ = _20_ | ~(i[3]);	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:10:10, :56:11, :61:11, :97:11
  assign o =
    {i[4] & ~_30_,
     i[4] & ~_29_,
     i[4] & ~_28_,
     i[4] & ~_27_,
     i[4] & ~_26_,
     i[4] & ~_25_,
     i[4] & ~_24_,
     i[4] & ~_23_,
     i[4] & ~_21_,
     i[4] & ~_19_,
     i[4] & ~_17_,
     i[4] & ~_15_,
     i[4] & ~_12_,
     i[4] & ~_09_,
     i[4] & ~_06_,
     i[4] & ~_03_,
     ~(i[4]) & ~_30_,
     ~(i[4]) & ~_29_,
     ~(i[4]) & ~_28_,
     ~(i[4]) & ~_27_,
     ~(i[4]) & ~_26_,
     ~(i[4]) & ~_25_,
     ~(i[4]) & ~_24_,
     ~(i[4]) & ~_23_,
     ~(i[4]) & ~_21_,
     ~(i[4]) & ~_19_,
     ~(i[4]) & ~_17_,
     ~(i[4]) & ~_15_,
     ~(i[4]) & ~_12_,
     ~(i[4]) & ~_09_,
     ~(i[4]) & ~_06_,
     ~(i[4]) & ~_03_} & {32{v_i}};	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:4:10, :11:10, :12:10, :13:10, :14:11, :18:11, :19:11, :21:11, :25:11, :26:11, :28:11, :32:11, :33:11, :35:11, :38:11, :39:11, :41:11, :44:11, :45:11, :47:11, :50:11, :51:11, :53:11, :57:11, :58:11, :60:11, :62:11, :63:11, :65:11, :67:11, :68:11, :70:11, :72:11, :73:11, :75:11, :77:11, :78:11, :80:11, :82:11, :83:11, :85:11, :87:11, :88:11, :90:11, :92:11, :93:11, :95:11, :97:11, :98:11, :100:11, :102:11, :104:12, :106:12, :108:12, :110:12, :112:12, :114:12, :116:12, :118:12, :120:12, :122:12, :124:12, :126:12, :128:12, :130:12, :132:12, :133:12, :134:12, :135:12, :136:5
endmodule

module bsg_1_to_n_tagged(	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:3
  input         clk_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:35
                reset_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:51
                v_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:69
  input  [4:0]  tag_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:83
  input  [31:0] ready_i,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:99
  output        yumi_o,	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:119
  output [31:0] v_o	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:138:136
);

  _$paramod5Cbsg_decode_with_v5Cnum_out_p3Ds322700000000000000000000000000100000 many_bdv (	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:208:19
    .i   (tag_i),
    .v_i (v_i),
    .o   (v_o)
  );	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:208:19
  assign yumi_o =
    (tag_i[4]
       ? (tag_i[3]
            ? (tag_i[2]
                 ? (tag_i[1]
                      ? (tag_i[0] ? ready_i[31] : ready_i[30])
                      : tag_i[0] ? ready_i[29] : ready_i[28])
                 : tag_i[1]
                     ? (tag_i[0] ? ready_i[27] : ready_i[26])
                     : tag_i[0] ? ready_i[25] : ready_i[24])
            : tag_i[2]
                ? (tag_i[1]
                     ? (tag_i[0] ? ready_i[23] : ready_i[22])
                     : tag_i[0] ? ready_i[21] : ready_i[20])
                : tag_i[1]
                    ? (tag_i[0] ? ready_i[19] : ready_i[18])
                    : tag_i[0] ? ready_i[17] : ready_i[16])
       : tag_i[3]
           ? (tag_i[2]
                ? (tag_i[1]
                     ? (tag_i[0] ? ready_i[15] : ready_i[14])
                     : tag_i[0] ? ready_i[13] : ready_i[12])
                : tag_i[1]
                    ? (tag_i[0] ? ready_i[11] : ready_i[10])
                    : tag_i[0] ? ready_i[9] : ready_i[8])
           : tag_i[2]
               ? (tag_i[1]
                    ? (tag_i[0] ? ready_i[7] : ready_i[6])
                    : tag_i[0] ? ready_i[5] : ready_i[4])
               : tag_i[1]
                   ? (tag_i[0] ? ready_i[3] : ready_i[2])
                   : tag_i[0] ? ready_i[1] : ready_i[0]) & v_i;	// /tmp/tmp.P0lXywiPku/21384_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_1_to_n_tagged.json_dut.cleaned.mlir:139:10, :140:10, :141:10, :142:10, :143:10, :144:10, :145:10, :146:10, :147:10, :148:10, :149:11, :150:11, :151:11, :152:11, :153:11, :154:11, :155:11, :156:11, :157:11, :158:11, :159:11, :160:11, :161:11, :162:11, :163:11, :164:11, :165:11, :166:11, :167:11, :168:11, :169:11, :170:11, :171:11, :172:11, :173:11, :174:11, :175:11, :176:11, :177:11, :178:11, :179:11, :180:11, :181:11, :182:11, :183:11, :184:11, :185:11, :186:11, :187:11, :188:11, :189:11, :190:11, :191:11, :192:11, :193:11, :194:11, :195:11, :196:11, :197:11, :198:11, :199:11, :200:11, :201:11, :202:11, :203:11, :204:11, :205:11, :206:11, :207:11, :209:5
endmodule

