A_ELMER0_INT_ENABLE,VAR_0
ELMER0_GP_BIT1,VAR_1
SUNI1x10GEXP_REG_EFLX_FIFO_OVERFLOW_ERROR_ENABLE,VAR_2
SUNI1x10GEXP_REG_GLOBAL_INTERRUPT_ENABLE,VAR_3
SUNI1x10GEXP_REG_IFLX_FIFO_OVERFLOW_ENABLE,VAR_4
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_0,VAR_5
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_1,VAR_6
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_2,VAR_7
SUNI1x10GEXP_REG_MSTAT_INTERRUPT_MASK_3,VAR_8
SUNI1x10GEXP_REG_PL4IDU_INTERRUPT_MASK,VAR_9
SUNI1x10GEXP_REG_PL4IO_LOCK_DETECT_MASK,VAR_10
SUNI1x10GEXP_REG_PL4ODP_INTERRUPT_MASK,VAR_11
SUNI1x10GEXP_REG_RXOAM_INTERRUPT_ENABLE,VAR_12
SUNI1x10GEXP_REG_RXXG_CONFIG_3,VAR_13
SUNI1x10GEXP_REG_SERDES_3125_INTERRUPT_ENABLE,VAR_14
SUNI1x10GEXP_REG_TXOAM_INTERRUPT_ENABLE,VAR_15
SUNI1x10GEXP_REG_TXXG_CONFIG_3,VAR_16
SUNI1x10GEXP_REG_XRF_DIAG_INTERRUPT_ENABLE,VAR_17
SUNI1x10GEXP_REG_XRF_INTERRUPT_ENABLE,VAR_18
SUNI1x10GEXP_REG_XTEF_INTERRUPT_ENABLE,VAR_19
pmwrite,FUNC_0
t1_tpi_read,FUNC_1
t1_tpi_write,FUNC_2
pm3393_interrupt_disable,FUNC_3
cmac,VAR_20
elmer,VAR_21
