Classic Timing Analyzer report for PC
Sat Dec 15 20:00:36 2018
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From       ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.234 ns                                       ; LDPC       ; address[7] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.867 ns                                       ; address[4] ; PC_out[4]  ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.301 ns                                      ; PC_in[1]   ; address[1] ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[7] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;            ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 1.082 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.949 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.941 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[5] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.934 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.912 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.909 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[3] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.841 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[3] ; address[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[4] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[4] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[5] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.806 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.801 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.800 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.795 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[3] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.743 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[3] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.740 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[6] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.736 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[4] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.704 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.667 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.663 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.608 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.608 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.600 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[0] ; address[0] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[1] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[3] ; address[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[4] ; address[4] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[6] ; address[6] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[7] ; address[7] ; CLK        ; CLK      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[1] ; address[2] ; CLK        ; CLK      ; None                        ; None                      ; 0.459 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[2] ; address[3] ; CLK        ; CLK      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; address[5] ; address[5] ; CLK        ; CLK      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------+
; tsu                                                                  ;
+-------+--------------+------------+----------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To         ; To Clock ;
+-------+--------------+------------+----------+------------+----------+
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[0] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[1] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[2] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[3] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[4] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[5] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[6] ; CLK      ;
; N/A   ; None         ; 4.234 ns   ; LDPC     ; address[7] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[0] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[1] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[2] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[3] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[4] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[5] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[6] ; CLK      ;
; N/A   ; None         ; 3.865 ns   ; INPC     ; address[7] ; CLK      ;
; N/A   ; None         ; 3.554 ns   ; PC_in[0] ; address[0] ; CLK      ;
; N/A   ; None         ; 3.331 ns   ; PC_in[6] ; address[6] ; CLK      ;
; N/A   ; None         ; 2.863 ns   ; PC_in[3] ; address[3] ; CLK      ;
; N/A   ; None         ; 2.761 ns   ; PC_in[7] ; address[7] ; CLK      ;
; N/A   ; None         ; 2.642 ns   ; PC_in[5] ; address[5] ; CLK      ;
; N/A   ; None         ; 2.544 ns   ; PC_in[2] ; address[2] ; CLK      ;
; N/A   ; None         ; 2.542 ns   ; PC_in[4] ; address[4] ; CLK      ;
; N/A   ; None         ; 2.540 ns   ; PC_in[1] ; address[1] ; CLK      ;
+-------+--------------+------------+----------+------------+----------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To        ; From Clock ;
+-------+--------------+------------+------------+-----------+------------+
; N/A   ; None         ; 6.867 ns   ; address[4] ; PC_out[4] ; CLK        ;
; N/A   ; None         ; 6.227 ns   ; address[7] ; PC_out[7] ; CLK        ;
; N/A   ; None         ; 6.208 ns   ; address[3] ; PC_out[3] ; CLK        ;
; N/A   ; None         ; 5.896 ns   ; address[5] ; PC_out[5] ; CLK        ;
; N/A   ; None         ; 5.867 ns   ; address[2] ; PC_out[2] ; CLK        ;
; N/A   ; None         ; 5.574 ns   ; address[0] ; PC_out[0] ; CLK        ;
; N/A   ; None         ; 5.459 ns   ; address[1] ; PC_out[1] ; CLK        ;
; N/A   ; None         ; 5.421 ns   ; address[6] ; PC_out[6] ; CLK        ;
+-------+--------------+------------+------------+-----------+------------+


+----------------------------------------------------------------------------+
; th                                                                         ;
+---------------+-------------+-----------+----------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To         ; To Clock ;
+---------------+-------------+-----------+----------+------------+----------+
; N/A           ; None        ; -2.301 ns ; PC_in[1] ; address[1] ; CLK      ;
; N/A           ; None        ; -2.303 ns ; PC_in[4] ; address[4] ; CLK      ;
; N/A           ; None        ; -2.305 ns ; PC_in[2] ; address[2] ; CLK      ;
; N/A           ; None        ; -2.403 ns ; PC_in[5] ; address[5] ; CLK      ;
; N/A           ; None        ; -2.522 ns ; PC_in[7] ; address[7] ; CLK      ;
; N/A           ; None        ; -2.624 ns ; PC_in[3] ; address[3] ; CLK      ;
; N/A           ; None        ; -3.092 ns ; PC_in[6] ; address[6] ; CLK      ;
; N/A           ; None        ; -3.315 ns ; PC_in[0] ; address[0] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[0] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[1] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[2] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[3] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[4] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[5] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[6] ; CLK      ;
; N/A           ; None        ; -3.375 ns ; INPC     ; address[7] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[0] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[1] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[2] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[3] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[4] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[5] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[6] ; CLK      ;
; N/A           ; None        ; -3.795 ns ; LDPC     ; address[7] ; CLK      ;
+---------------+-------------+-----------+----------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Dec 15 20:00:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PC -c PC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 500.0 MHz between source register "address[1]" and destination register "address[7]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.082 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N5; Fanout = 7; REG Node = 'address[1]'
            Info: 2: + IC(0.298 ns) + CELL(0.346 ns) = 0.644 ns; Loc. = LCCOMB_X29_Y4_N20; Fanout = 2; COMB Node = 'C~3'
            Info: 3: + IC(0.230 ns) + CELL(0.053 ns) = 0.927 ns; Loc. = LCCOMB_X29_Y4_N24; Fanout = 1; COMB Node = 'address~7'
            Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.082 ns; Loc. = LCFF_X29_Y4_N25; Fanout = 2; REG Node = 'address[7]'
            Info: Total cell delay = 0.554 ns ( 51.20 % )
            Info: Total interconnect delay = 0.528 ns ( 48.80 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N25; Fanout = 2; REG Node = 'address[7]'
                Info: Total cell delay = 1.472 ns ( 59.38 % )
                Info: Total interconnect delay = 1.007 ns ( 40.62 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.479 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N5; Fanout = 7; REG Node = 'address[1]'
                Info: Total cell delay = 1.472 ns ( 59.38 % )
                Info: Total interconnect delay = 1.007 ns ( 40.62 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "address[0]" (data pin = "LDPC", clock pin = "CLK") is 4.234 ns
    Info: + Longest pin to register delay is 6.623 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A8; Fanout = 2; PIN Node = 'LDPC'
        Info: 2: + IC(4.475 ns) + CELL(0.053 ns) = 5.385 ns; Loc. = LCCOMB_X29_Y4_N28; Fanout = 8; COMB Node = 'address[0]~24'
        Info: 3: + IC(0.492 ns) + CELL(0.746 ns) = 6.623 ns; Loc. = LCFF_X29_Y4_N19; Fanout = 8; REG Node = 'address[0]'
        Info: Total cell delay = 1.656 ns ( 25.00 % )
        Info: Total interconnect delay = 4.967 ns ( 75.00 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N19; Fanout = 8; REG Node = 'address[0]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
Info: tco from clock "CLK" to destination pin "PC_out[4]" through register "address[4]" is 6.867 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 5; REG Node = 'address[4]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y4_N17; Fanout = 5; REG Node = 'address[4]'
        Info: 2: + IC(2.312 ns) + CELL(1.982 ns) = 4.294 ns; Loc. = PIN_A6; Fanout = 0; PIN Node = 'PC_out[4]'
        Info: Total cell delay = 1.982 ns ( 46.16 % )
        Info: Total interconnect delay = 2.312 ns ( 53.84 % )
Info: th for register "address[1]" (data pin = "PC_in[1]", clock pin = "CLK") is -2.301 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X29_Y4_N5; Fanout = 7; REG Node = 'address[1]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB7; Fanout = 1; PIN Node = 'PC_in[1]'
        Info: 2: + IC(3.763 ns) + CELL(0.309 ns) = 4.929 ns; Loc. = LCFF_X29_Y4_N5; Fanout = 7; REG Node = 'address[1]'
        Info: Total cell delay = 1.166 ns ( 23.66 % )
        Info: Total interconnect delay = 3.763 ns ( 76.34 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sat Dec 15 20:00:36 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


