; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_poi_fused_bmm_transpose_15(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #2, !dbg !10
  %7 = shl i32 %6, 4, !dbg !11
  %8 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %9 = lshr i32 %8, 4, !dbg !12
  %10 = and i32 %9, 7, !dbg !12
  %11 = shl i32 %8, 1, !dbg !12
  %12 = and i32 %11, 14, !dbg !12
  %13 = or disjoint i32 %7, %10, !dbg !13
  %14 = or disjoint i32 %13, 8, !dbg !13
  %15 = or disjoint i32 %7, %12, !dbg !13
  %16 = icmp slt i32 %13, 16, !dbg !14
  %17 = icmp slt i32 %14, 16, !dbg !14
  %18 = icmp slt i32 %15, 16, !dbg !14
  %19 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #2, !dbg !15
  %20 = shl i32 %19, 4, !dbg !16
  %21 = and i32 %8, 15, !dbg !17
  %22 = lshr i32 %8, 3, !dbg !17
  %23 = and i32 %22, 15, !dbg !17
  %24 = or disjoint i32 %20, %21, !dbg !18
  %25 = or disjoint i32 %20, %23, !dbg !18
  %26 = icmp slt i32 %24, 257, !dbg !19
  %27 = icmp slt i32 %25, 257, !dbg !19
  %.frozen = freeze i32 %13, !dbg !20
  %28 = sdiv i32 %.frozen, 4, !dbg !20
  %29 = mul i32 %28, 4, !dbg !21
  %.decomposed = sub i32 %.frozen, %29, !dbg !21
  %30 = mul nsw i32 %.decomposed, 257, !dbg !22
  %31 = add i32 %30, %24, !dbg !23
  %32 = sdiv i32 %14, 4, !dbg !20
  %33 = mul i32 %28, 1056, !dbg !24
  %34 = mul i32 %32, 1056, !dbg !24
  %35 = add i32 %31, %33, !dbg !25
  %36 = add i32 %34, %30, !dbg !23
  %37 = add i32 %36, %24, !dbg !25
  %38 = sext i32 %35 to i64, !dbg !26
  %39 = getelementptr float, ptr addrspace(1) %0, i64 %38, !dbg !26
  %40 = sext i32 %37 to i64, !dbg !26
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !26
  %42 = and i1 %16, %26, !dbg !27
  %43 = and i1 %17, %26, !dbg !27
  %44 = and i1 %18, %27, !dbg !27
  %45 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %39, i1 %42) #2, !dbg !28
  %46 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %41, i1 %43) #2, !dbg !28
  %47 = mul i32 %13, 257, !dbg !29
  %48 = mul i32 %14, 257, !dbg !29
  %49 = add i32 %24, %47, !dbg !30
  %50 = add i32 %24, %48, !dbg !30
  %51 = sext i32 %49 to i64, !dbg !31
  %52 = getelementptr float, ptr addrspace(1) %1, i64 %51, !dbg !31
  %53 = sext i32 %50 to i64, !dbg !31
  %54 = getelementptr float, ptr addrspace(1) %1, i64 %53, !dbg !31
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %45, ptr addrspace(1) %52, i1 %42) #2, !dbg !32
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %46, ptr addrspace(1) %54, i1 %43) #2, !dbg !32
  %55 = shl i32 %25, 4, !dbg !33
  %56 = add i32 %55, %15, !dbg !34
  %57 = sext i32 %56 to i64, !dbg !35
  %58 = getelementptr float, ptr addrspace(1) %2, i64 %57, !dbg !35
  %59 = shl i32 %8, 4, !dbg !36
  %60 = and i32 %59, 240, !dbg !36
  %61 = or disjoint i32 %60, %10, !dbg !36
  %62 = and i32 %11, 254, !dbg !36
  %63 = lshr exact i32 %60, 1, !dbg !36
  %64 = getelementptr i8, ptr addrspace(3) @global_smem, i32 %63, !dbg !36
  %65 = getelementptr float, ptr addrspace(3) %64, i32 %61, !dbg !36
  %66 = insertelement <1 x i32> poison, i32 %45, i64 0, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %65, <1 x i32> %66, i1 true) #2, !dbg !36
  %67 = or disjoint i32 %61, 8, !dbg !36
  %68 = getelementptr float, ptr addrspace(3) %64, i32 %67, !dbg !36
  %69 = insertelement <1 x i32> poison, i32 %46, i64 0, !dbg !36
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %68, <1 x i32> %69, i1 true) #2, !dbg !36
  tail call void @llvm.nvvm.barrier0(), !dbg !36
  %70 = lshr i32 %11, 3, !dbg !36
  %71 = and i32 %70, 30, !dbg !36
  %72 = getelementptr inbounds float, ptr addrspace(3) @global_smem, i32 %71, !dbg !36
  %73 = getelementptr inbounds float, ptr addrspace(3) %72, i32 %62, !dbg !36
  %.extract = load i32, ptr addrspace(3) %73, align 8, !dbg !36
  %74 = getelementptr inbounds i8, ptr addrspace(3) %73, i32 4, !dbg !36
  %.extract6 = load i32, ptr addrspace(3) %74, align 4, !dbg !36
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %.extract, i32 %.extract6, ptr addrspace(1) %58, i1 %44) #2, !dbg !36
  ret void, !dbg !37
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #1

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ccvt67h5quhc75btpnuqvlckqdwk6tmvlsuke6vvvn4ggzufkltc.py", directory: "inductor_cache/cv")
!4 = !{ptr @triton_poi_fused_bmm_transpose_15, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_bmm_transpose_15, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_bmm_transpose_15", linkageName: "triton_poi_fused_bmm_transpose_15", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 22, column: 33, scope: !7)
!12 = !DILocation(line: 23, column: 44, scope: !7)
!13 = !DILocation(line: 23, column: 23, scope: !7)
!14 = !DILocation(line: 24, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 28, scope: !7)
!16 = !DILocation(line: 25, column: 33, scope: !7)
!17 = !DILocation(line: 26, column: 44, scope: !7)
!18 = !DILocation(line: 26, column: 23, scope: !7)
!19 = !DILocation(line: 27, column: 21, scope: !7)
!20 = !DILocation(line: 30, column: 64, scope: !7)
!21 = !DILocation(line: 30, column: 46, scope: !7)
!22 = !DILocation(line: 30, column: 41, scope: !7)
!23 = !DILocation(line: 30, column: 35, scope: !7)
!24 = !DILocation(line: 30, column: 58, scope: !7)
!25 = !DILocation(line: 30, column: 52, scope: !7)
!26 = !DILocation(line: 30, column: 30, scope: !7)
!27 = !DILocation(line: 30, column: 77, scope: !7)
!28 = !DILocation(line: 30, column: 69, scope: !7)
!29 = !DILocation(line: 31, column: 34, scope: !7)
!30 = !DILocation(line: 31, column: 30, scope: !7)
!31 = !DILocation(line: 31, column: 25, scope: !7)
!32 = !DILocation(line: 31, column: 45, scope: !7)
!33 = !DILocation(line: 32, column: 33, scope: !7)
!34 = !DILocation(line: 32, column: 30, scope: !7)
!35 = !DILocation(line: 32, column: 25, scope: !7)
!36 = !DILocation(line: 32, column: 44, scope: !7)
!37 = !DILocation(line: 32, column: 4, scope: !7)
