// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition"

// DATE "11/28/2016 17:24:21"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SuperUltraMegaMoonAdventureRescueMission (
	SW,
	KEY,
	CLOCK_50,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B);
input 	[3:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;

// Design Ports Information
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \VGA|controller|xCounter[8]~DUPLICATE_q ;
wire \VGA|controller|Add0~30 ;
wire \VGA|controller|Add0~25_sumout ;
wire \VGA|controller|Equal0~0_combout ;
wire \VGA|controller|xCounter[5]~DUPLICATE_q ;
wire \VGA|controller|Equal0~1_combout ;
wire \VGA|controller|xCounter[7]~DUPLICATE_q ;
wire \VGA|controller|Equal0~2_combout ;
wire \VGA|controller|Add0~38 ;
wire \VGA|controller|Add0~1_sumout ;
wire \VGA|controller|Add0~2 ;
wire \VGA|controller|Add0~5_sumout ;
wire \VGA|controller|Add0~6 ;
wire \VGA|controller|Add0~9_sumout ;
wire \VGA|controller|Add0~10 ;
wire \VGA|controller|Add0~13_sumout ;
wire \VGA|controller|Add0~14 ;
wire \VGA|controller|Add0~17_sumout ;
wire \VGA|controller|Add0~18 ;
wire \VGA|controller|Add0~21_sumout ;
wire \VGA|controller|Add0~22 ;
wire \VGA|controller|Add0~33_sumout ;
wire \VGA|controller|Add0~34 ;
wire \VGA|controller|Add0~29_sumout ;
wire \VGA|controller|VGA_HS1~0_combout ;
wire \VGA|controller|VGA_HS1~1_combout ;
wire \VGA|controller|VGA_HS1~q ;
wire \VGA|controller|VGA_HS~feeder_combout ;
wire \VGA|controller|VGA_HS~q ;
wire \VGA|controller|Add1~9_sumout ;
wire \VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \VGA|controller|always1~2_combout ;
wire \VGA|controller|always1~1_combout ;
wire \VGA|controller|always1~3_combout ;
wire \VGA|controller|Add1~10 ;
wire \VGA|controller|Add1~1_sumout ;
wire \VGA|controller|Add1~2 ;
wire \VGA|controller|Add1~37_sumout ;
wire \VGA|controller|Add1~38 ;
wire \VGA|controller|Add1~33_sumout ;
wire \VGA|controller|Add1~34 ;
wire \VGA|controller|Add1~29_sumout ;
wire \VGA|controller|Add1~30 ;
wire \VGA|controller|Add1~21_sumout ;
wire \VGA|controller|Add1~22 ;
wire \VGA|controller|Add1~13_sumout ;
wire \VGA|controller|Add1~14 ;
wire \VGA|controller|Add1~25_sumout ;
wire \VGA|controller|Add1~26 ;
wire \VGA|controller|Add1~17_sumout ;
wire \VGA|controller|Add1~18 ;
wire \VGA|controller|Add1~5_sumout ;
wire \VGA|controller|LessThan5~0_combout ;
wire \VGA|controller|always1~0_combout ;
wire \VGA|controller|VGA_VS1~0_combout ;
wire \VGA|controller|VGA_VS1~q ;
wire \VGA|controller|VGA_VS~feeder_combout ;
wire \VGA|controller|VGA_VS~q ;
wire \VGA|controller|VGA_BLANK1~0_combout ;
wire \VGA|controller|VGA_BLANK1~q ;
wire \VGA|controller|VGA_BLANK~feeder_combout ;
wire \VGA|controller|VGA_BLANK~q ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[2]~input_o ;
wire \yDirection|Add1~93_sumout ;
wire \yDirection|Add1~78 ;
wire \yDirection|Add1~81_sumout ;
wire \yDirection|Add1~82 ;
wire \yDirection|Add1~21_sumout ;
wire \yDirection|Add1~22 ;
wire \yDirection|Add1~25_sumout ;
wire \yDirection|Add1~26 ;
wire \yDirection|Add1~29_sumout ;
wire \yDirection|Add1~30 ;
wire \yDirection|Add1~1_sumout ;
wire \yDirection|Add1~2 ;
wire \yDirection|Add1~85_sumout ;
wire \yDirection|Add1~86 ;
wire \yDirection|Add1~89_sumout ;
wire \yDirection|Add1~90 ;
wire \yDirection|Add1~97_sumout ;
wire \yDirection|Add1~98 ;
wire \yDirection|Add1~101_sumout ;
wire \yDirection|Equal1~4_combout ;
wire \yDirection|Add1~102 ;
wire \yDirection|Add1~33_sumout ;
wire \yDirection|Add1~34 ;
wire \yDirection|Add1~37_sumout ;
wire \yDirection|Add1~38 ;
wire \yDirection|Add1~41_sumout ;
wire \yDirection|Add1~42 ;
wire \yDirection|Add1~45_sumout ;
wire \yDirection|Add1~46 ;
wire \yDirection|Add1~49_sumout ;
wire \yDirection|Add1~50 ;
wire \yDirection|Add1~5_sumout ;
wire \yDirection|Add1~6 ;
wire \yDirection|Add1~53_sumout ;
wire \yDirection|Add1~54 ;
wire \yDirection|Add1~9_sumout ;
wire \yDirection|Add1~10 ;
wire \yDirection|Add1~13_sumout ;
wire \yDirection|Add1~14 ;
wire \yDirection|Add1~17_sumout ;
wire \yDirection|Equal1~1_combout ;
wire \yDirection|Equal1~2_combout ;
wire \yDirection|Equal1~0_combout ;
wire \yDirection|Equal1~5_combout ;
wire \yDirection|Add1~94 ;
wire \yDirection|Add1~77_sumout ;
wire \yDirection|Add1~18 ;
wire \yDirection|Add1~73_sumout ;
wire \yDirection|Add1~74 ;
wire \yDirection|Add1~69_sumout ;
wire \yDirection|Add1~70 ;
wire \yDirection|Add1~57_sumout ;
wire \yDirection|Add1~58 ;
wire \yDirection|Add1~65_sumout ;
wire \yDirection|Add1~66 ;
wire \yDirection|Add1~61_sumout ;
wire \yDirection|Equal1~3_combout ;
wire \yDirection|accelerateDown~0_combout ;
wire \yDirection|accelerateDown~q ;
wire \yDirection|Add0~85_sumout ;
wire \yDirection|Equal0~0_combout ;
wire \yDirection|Equal0~3_combout ;
wire \yDirection|Equal0~1_combout ;
wire \yDirection|Add0~50 ;
wire \yDirection|Add0~45_sumout ;
wire \yDirection|Add0~46 ;
wire \yDirection|Add0~41_sumout ;
wire \yDirection|Add0~42 ;
wire \yDirection|Add0~37_sumout ;
wire \yDirection|Add0~38 ;
wire \yDirection|Add0~33_sumout ;
wire \yDirection|Add0~34 ;
wire \yDirection|Add0~101_sumout ;
wire \yDirection|Add0~102 ;
wire \yDirection|Add0~97_sumout ;
wire \yDirection|Equal0~4_combout ;
wire \yDirection|Equal0~5_combout ;
wire \yDirection|Add0~86 ;
wire \yDirection|Add0~81_sumout ;
wire \yDirection|Add0~82 ;
wire \yDirection|Add0~5_sumout ;
wire \yDirection|Add0~6 ;
wire \yDirection|Add0~93_sumout ;
wire \yDirection|Add0~94 ;
wire \yDirection|Add0~89_sumout ;
wire \yDirection|Add0~90 ;
wire \yDirection|Add0~77_sumout ;
wire \yDirection|Add0~78 ;
wire \yDirection|Add0~73_sumout ;
wire \yDirection|Add0~74 ;
wire \yDirection|Add0~69_sumout ;
wire \yDirection|Add0~70 ;
wire \yDirection|Add0~61_sumout ;
wire \yDirection|Add0~62 ;
wire \yDirection|Add0~57_sumout ;
wire \yDirection|Add0~58 ;
wire \yDirection|Add0~65_sumout ;
wire \yDirection|Add0~66 ;
wire \yDirection|Add0~1_sumout ;
wire \yDirection|Add0~2 ;
wire \yDirection|Add0~29_sumout ;
wire \yDirection|Add0~30 ;
wire \yDirection|Add0~25_sumout ;
wire \yDirection|Add0~26 ;
wire \yDirection|Add0~21_sumout ;
wire \yDirection|Add0~22 ;
wire \yDirection|Add0~17_sumout ;
wire \yDirection|Add0~18 ;
wire \yDirection|Add0~13_sumout ;
wire \yDirection|Add0~14 ;
wire \yDirection|Add0~9_sumout ;
wire \yDirection|Add0~10 ;
wire \yDirection|Add0~53_sumout ;
wire \yDirection|Add0~54 ;
wire \yDirection|Add0~49_sumout ;
wire \yDirection|Equal0~2_combout ;
wire \yDirection|accelerateUp~0_combout ;
wire \yDirection|accelerateUp~q ;
wire \yDirection|speedYOut~56_combout ;
wire \yDirection|Add2~9_sumout ;
wire \yDirection|speedYOut~2_combout ;
wire \yDirection|Equal7~11_combout ;
wire \yDirection|speedYOut[8]~DUPLICATE_q ;
wire \yDirection|Add2~49_sumout ;
wire \yDirection|speedYOut~42_combout ;
wire \yDirection|Add5~61_sumout ;
wire \yDirection|speedYOut~51_combout ;
wire \yDirection|speedYOut[6]~DUPLICATE_q ;
wire \yDirection|Add2~50 ;
wire \yDirection|Add2~45_sumout ;
wire \yDirection|speedYOut~11_combout ;
wire \yDirection|speedYOut~57_combout ;
wire \yDirection|Add5~62 ;
wire \yDirection|Add5~57_sumout ;
wire \yDirection|speedYOut~50_combout ;
wire \yDirection|speedYOut[7]~DUPLICATE_q ;
wire \yDirection|Add2~46 ;
wire \yDirection|Add2~78 ;
wire \yDirection|Add2~74 ;
wire \yDirection|Add2~41_sumout ;
wire \yDirection|speedYOut~10_combout ;
wire \yDirection|Add5~58 ;
wire \yDirection|Add5~54 ;
wire \yDirection|Add5~50 ;
wire \yDirection|Add5~45_sumout ;
wire \yDirection|speedYOut~47_combout ;
wire \yDirection|Add2~42 ;
wire \yDirection|Add2~70 ;
wire \yDirection|Add2~26 ;
wire \yDirection|Add2~22 ;
wire \yDirection|Add2~66 ;
wire \yDirection|Add2~38 ;
wire \yDirection|Add2~17_sumout ;
wire \yDirection|speedYOut~4_combout ;
wire \yDirection|Add5~26 ;
wire \yDirection|Add5~69_sumout ;
wire \yDirection|speedYOut~53_combout ;
wire \changeYPosition|Equal0~0_combout ;
wire \yDirection|Add2~18 ;
wire \yDirection|Add2~33_sumout ;
wire \yDirection|speedYOut~8_combout ;
wire \yDirection|Add5~70 ;
wire \yDirection|Add5~65_sumout ;
wire \yDirection|speedYOut~52_combout ;
wire \yDirection|speedYOut[17]~DUPLICATE_q ;
wire \changeYPosition|Equal0~1_combout ;
wire \yDirection|Equal4~1_combout ;
wire \yDirection|Add2~73_sumout ;
wire \yDirection|speedYOut~19_combout ;
wire \yDirection|Add5~49_sumout ;
wire \yDirection|speedYOut~48_combout ;
wire \yDirection|Equal2~0_combout ;
wire \changeYPosition|Equal0~4_combout ;
wire \yDirection|speedYOut~22_combout ;
wire \yDirection|speedYOut~41_combout ;
wire \yDirection|Add2~34 ;
wire \yDirection|Add2~62 ;
wire \yDirection|Add2~57_sumout ;
wire \yDirection|speedYOut~40_combout ;
wire \yDirection|Equal7~9_combout ;
wire \yDirection|Add2~65_sumout ;
wire \yDirection|Equal7~12_combout ;
wire \yDirection|Add2~61_sumout ;
wire \yDirection|speedYOut~16_combout ;
wire \yDirection|speedYOut~39_combout ;
wire \yDirection|Equal7~8_combout ;
wire \yDirection|speedYOut~38_combout ;
wire \yDirection|speedYOut~37_combout ;
wire \yDirection|Equal7~7_combout ;
wire \yDirection|Equal7~10_combout ;
wire \yDirection|Add5~46 ;
wire \yDirection|Add5~41_sumout ;
wire \yDirection|speedYOut~46_combout ;
wire \yDirection|Add2~69_sumout ;
wire \yDirection|speedYOut~18_combout ;
wire \yDirection|Add5~42 ;
wire \yDirection|Add5~38 ;
wire \yDirection|Add5~33_sumout ;
wire \yDirection|speedYOut~44_combout ;
wire \yDirection|Add2~21_sumout ;
wire \yDirection|speedYOut~5_combout ;
wire \yDirection|Equal7~0_combout ;
wire \yDirection|Add5~34 ;
wire \yDirection|Add5~29_sumout ;
wire \yDirection|speedYOut~43_combout ;
wire \yDirection|speedYOut~17_combout ;
wire \yDirection|Add5~30 ;
wire \yDirection|Add5~25_sumout ;
wire \yDirection|speedYOut~36_combout ;
wire \yDirection|speedYOut[15]~DUPLICATE_q ;
wire \yDirection|Add2~37_sumout ;
wire \yDirection|speedYOut~9_combout ;
wire \yDirection|Equal7~1_combout ;
wire \yDirection|speedYOut[24]~29_combout ;
wire \yDirection|speedYOut[24]~30_combout ;
wire \yDirection|Equal4~0_combout ;
wire \changeYPosition|Equal0~2_combout ;
wire \yDirection|speedYOut~12_combout ;
wire \yDirection|speedYOut~15_combout ;
wire \yDirection|Add5~66 ;
wire \yDirection|Add5~78 ;
wire \yDirection|Add5~73_sumout ;
wire \yDirection|speedYOut~54_combout ;
wire \yDirection|Add2~58 ;
wire \yDirection|Add2~13_sumout ;
wire \yDirection|speedYOut~3_combout ;
wire \yDirection|Add5~74 ;
wire \yDirection|Add5~21_sumout ;
wire \yDirection|speedYOut~35_combout ;
wire \yDirection|Add2~14 ;
wire \yDirection|Add2~10 ;
wire \yDirection|Add2~53_sumout ;
wire \yDirection|speedYOut~14_combout ;
wire \yDirection|Add5~22 ;
wire \yDirection|Add5~18 ;
wire \yDirection|Add5~13_sumout ;
wire \yDirection|speedYOut~33_combout ;
wire \yDirection|Add2~54 ;
wire \yDirection|Add2~29_sumout ;
wire \yDirection|speedYOut~7_combout ;
wire \yDirection|Add5~14 ;
wire \yDirection|Add5~9_sumout ;
wire \yDirection|speedYOut~32_combout ;
wire \yDirection|Add2~30 ;
wire \yDirection|Add2~5_sumout ;
wire \yDirection|speedYOut~1_combout ;
wire \yDirection|Add5~10 ;
wire \yDirection|Add5~5_sumout ;
wire \yDirection|speedYOut~31_combout ;
wire \yDirection|Add2~6 ;
wire \yDirection|Add2~1_sumout ;
wire \yDirection|speedYOut~0_combout ;
wire \yDirection|Add5~6 ;
wire \yDirection|Add5~1_sumout ;
wire \yDirection|speedYOut~28_combout ;
wire \yDirection|Add5~37_sumout ;
wire \yDirection|speedYOut~45_combout ;
wire \yDirection|Add2~25_sumout ;
wire \yDirection|speedYOut~6_combout ;
wire \yDirection|Equal7~5_combout ;
wire \yDirection|speedYOut~24_combout ;
wire \yDirection|speedYOut~23_combout ;
wire \yDirection|Equal7~4_combout ;
wire \yDirection|Equal7~3_combout ;
wire \yDirection|Equal7~6_combout ;
wire \yDirection|Add5~53_sumout ;
wire \yDirection|speedYOut~49_combout ;
wire \changeYPosition|Equal0~3_combout ;
wire \yDirection|Add2~77_sumout ;
wire \yDirection|speedYOut~20_combout ;
wire \yDirection|speedYOut[24]~26_combout ;
wire \yDirection|speedYOut[24]~25_combout ;
wire \yDirection|speedYOut[24]~27_combout ;
wire \yDirection|Add5~17_sumout ;
wire \yDirection|speedYOut~34_combout ;
wire \yDirection|speedYOut[21]~DUPLICATE_q ;
wire \yDirection|Equal2~1_combout ;
wire \yDirection|Equal2~2_combout ;
wire \yDirection|speedYOut~13_combout ;
wire \yDirection|Equal7~2_combout ;
wire \yDirection|speedYOut[24]~21_combout ;
wire \yDirection|Add5~77_sumout ;
wire \yDirection|speedYOut~55_combout ;
wire \yDirection|speedYOut[18]~DUPLICATE_q ;
wire \changeXPosition|Add0~97_sumout ;
wire \xDirection|Add0~73_sumout ;
wire \xDirection|Equal0~1_combout ;
wire \xDirection|Equal0~0_combout ;
wire \xDirection|Equal0~7_combout ;
wire \KEY[1]~input_o ;
wire \KEY[3]~input_o ;
wire \xDirection|accelerateRight~1_combout ;
wire \xDirection|Add0~74 ;
wire \xDirection|Add0~93_sumout ;
wire \xDirection|Add0~94 ;
wire \xDirection|Add0~89_sumout ;
wire \xDirection|Add0~90 ;
wire \xDirection|Add0~57_sumout ;
wire \xDirection|Add0~58 ;
wire \xDirection|Add0~85_sumout ;
wire \xDirection|Add0~86 ;
wire \xDirection|Add0~81_sumout ;
wire \xDirection|Add0~82 ;
wire \xDirection|Add0~77_sumout ;
wire \xDirection|Add0~78 ;
wire \xDirection|Add0~69_sumout ;
wire \xDirection|Add0~70 ;
wire \xDirection|Add0~5_sumout ;
wire \xDirection|Add0~6 ;
wire \xDirection|Add0~1_sumout ;
wire \xDirection|Add0~2 ;
wire \xDirection|Add0~29_sumout ;
wire \xDirection|Add0~30 ;
wire \xDirection|Add0~25_sumout ;
wire \xDirection|Add0~26 ;
wire \xDirection|Add0~21_sumout ;
wire \xDirection|Add0~22 ;
wire \xDirection|Add0~17_sumout ;
wire \xDirection|Add0~18 ;
wire \xDirection|Add0~13_sumout ;
wire \xDirection|Add0~14 ;
wire \xDirection|Add0~9_sumout ;
wire \xDirection|Add0~10 ;
wire \xDirection|Add0~37_sumout ;
wire \xDirection|Add0~38 ;
wire \xDirection|Add0~33_sumout ;
wire \xDirection|Add0~34 ;
wire \xDirection|Add0~53_sumout ;
wire \xDirection|Add0~54 ;
wire \xDirection|Add0~49_sumout ;
wire \xDirection|Add0~50 ;
wire \xDirection|Add0~45_sumout ;
wire \xDirection|Add0~46 ;
wire \xDirection|Add0~41_sumout ;
wire \xDirection|Equal0~2_combout ;
wire \xDirection|Add0~42 ;
wire \xDirection|Add0~65_sumout ;
wire \xDirection|Add0~66 ;
wire \xDirection|Add0~61_sumout ;
wire \xDirection|Equal0~3_combout ;
wire \xDirection|Add0~62 ;
wire \xDirection|Add0~101_sumout ;
wire \xDirection|Add0~102 ;
wire \xDirection|Add0~97_sumout ;
wire \xDirection|Equal0~4_combout ;
wire \xDirection|Equal0~5_combout ;
wire \xDirection|Equal0~6_combout ;
wire \xDirection|accelerateRight~0_combout ;
wire \xDirection|accelerateRight~q ;
wire \xDirection|speedXOut~52_combout ;
wire \xDirection|Add1~17_sumout ;
wire \xDirection|Add1~10 ;
wire \xDirection|Add1~37_sumout ;
wire \xDirection|accelerationCounter2[8]~0_combout ;
wire \xDirection|Add1~38 ;
wire \xDirection|Add1~33_sumout ;
wire \xDirection|Add1~34 ;
wire \xDirection|Add1~53_sumout ;
wire \xDirection|Add1~54 ;
wire \xDirection|Add1~49_sumout ;
wire \xDirection|Add1~50 ;
wire \xDirection|Add1~45_sumout ;
wire \xDirection|Add1~46 ;
wire \xDirection|Add1~41_sumout ;
wire \xDirection|Add1~42 ;
wire \xDirection|Add1~65_sumout ;
wire \xDirection|Add1~66 ;
wire \xDirection|Add1~69_sumout ;
wire \xDirection|Equal1~3_combout ;
wire \xDirection|Add1~70 ;
wire \xDirection|Add1~101_sumout ;
wire \xDirection|Equal1~4_combout ;
wire \xDirection|Equal1~5_combout ;
wire \xDirection|Equal1~2_combout ;
wire \xDirection|Equal1~6_combout ;
wire \xDirection|Equal1~0_combout ;
wire \xDirection|Equal1~7_combout ;
wire \xDirection|Add1~18 ;
wire \xDirection|Add1~97_sumout ;
wire \xDirection|Add1~98 ;
wire \xDirection|Add1~93_sumout ;
wire \xDirection|Add1~94 ;
wire \xDirection|Add1~89_sumout ;
wire \xDirection|Add1~90 ;
wire \xDirection|Add1~57_sumout ;
wire \xDirection|Add1~58 ;
wire \xDirection|Add1~85_sumout ;
wire \xDirection|Add1~86 ;
wire \xDirection|Add1~81_sumout ;
wire \xDirection|Add1~82 ;
wire \xDirection|Add1~77_sumout ;
wire \xDirection|Add1~78 ;
wire \xDirection|Add1~73_sumout ;
wire \xDirection|Add1~74 ;
wire \xDirection|Add1~5_sumout ;
wire \xDirection|Add1~6 ;
wire \xDirection|Add1~1_sumout ;
wire \xDirection|Add1~2 ;
wire \xDirection|Add1~29_sumout ;
wire \xDirection|Add1~30 ;
wire \xDirection|Add1~25_sumout ;
wire \xDirection|Add1~26 ;
wire \xDirection|Add1~21_sumout ;
wire \xDirection|Add1~22 ;
wire \xDirection|Add1~61_sumout ;
wire \xDirection|Add1~62 ;
wire \xDirection|Add1~13_sumout ;
wire \xDirection|Add1~14 ;
wire \xDirection|Add1~9_sumout ;
wire \xDirection|Equal1~1_combout ;
wire \xDirection|accelerateLeft~0_combout ;
wire \xDirection|accelerateLeft~q ;
wire \xDirection|Add5~46 ;
wire \xDirection|Add5~50 ;
wire \xDirection|Add5~53_sumout ;
wire \xDirection|speedXOut~45_combout ;
wire \xDirection|speedXOut[14]~DUPLICATE_q ;
wire \xDirection|Add2~50 ;
wire \xDirection|Add2~70 ;
wire \xDirection|Add2~74 ;
wire \xDirection|Add2~33_sumout ;
wire \xDirection|speedXOut~8_combout ;
wire \xDirection|Add5~54 ;
wire \xDirection|Add5~9_sumout ;
wire \xDirection|speedXOut~30_combout ;
wire \xDirection|Add2~34 ;
wire \xDirection|Add2~17_sumout ;
wire \xDirection|speedXOut~4_combout ;
wire \xDirection|Add5~10 ;
wire \xDirection|Add5~29_sumout ;
wire \xDirection|speedXOut~53_combout ;
wire \xDirection|Add2~29_sumout ;
wire \xDirection|speedXOut~7_combout ;
wire \xDirection|speedXOut~54_combout ;
wire \xDirection|Add5~69_sumout ;
wire \xDirection|speedXOut~49_combout ;
wire \xDirection|Add5~70 ;
wire \xDirection|Add5~25_sumout ;
wire \xDirection|speedXOut~38_combout ;
wire \xDirection|Add2~30 ;
wire \xDirection|Add2~25_sumout ;
wire \xDirection|speedXOut~6_combout ;
wire \xDirection|Add5~26 ;
wire \xDirection|Add5~2 ;
wire \xDirection|Add5~5_sumout ;
wire \xDirection|speedXOut~29_combout ;
wire \xDirection|Add5~1_sumout ;
wire \xDirection|speedXOut~24_combout ;
wire \xDirection|Add2~26 ;
wire \xDirection|Add2~2 ;
wire \xDirection|Add2~77_sumout ;
wire \xDirection|speedXOut~20_combout ;
wire \xDirection|speedXOut[14]~21_combout ;
wire \xDirection|Add2~9_sumout ;
wire \xDirection|speedXOut~2_combout ;
wire \xDirection|Add2~78 ;
wire \xDirection|Add2~21_sumout ;
wire \xDirection|speedXOut~5_combout ;
wire \xDirection|Equal7~0_combout ;
wire \xDirection|Add5~62 ;
wire \xDirection|Add5~37_sumout ;
wire \xDirection|speedXOut~41_combout ;
wire \xDirection|speedXOut[17]~DUPLICATE_q ;
wire \xDirection|Add2~18 ;
wire \xDirection|Add2~66 ;
wire \xDirection|Add2~14 ;
wire \xDirection|Add2~46 ;
wire \xDirection|Add2~42 ;
wire \xDirection|Add2~62 ;
wire \xDirection|Add2~53_sumout ;
wire \xDirection|speedXOut~25_combout ;
wire \xDirection|Add5~38 ;
wire \xDirection|Add5~33_sumout ;
wire \xDirection|speedXOut~40_combout ;
wire \xDirection|speedXOut~14_combout ;
wire \xDirection|Equal2~1_combout ;
wire \rocket|Equal8~0_combout ;
wire \xDirection|Equal2~0_combout ;
wire \xDirection|speedXOut~13_combout ;
wire \xDirection|speedXOut~15_combout ;
wire \xDirection|Equal7~2_combout ;
wire \xDirection|Add2~54 ;
wire \xDirection|Add2~37_sumout ;
wire \xDirection|speedXOut~9_combout ;
wire \xDirection|speedXOut[14]~22_combout ;
wire \xDirection|speedXOut[14]~23_combout ;
wire \xDirection|speedXOut~39_combout ;
wire \xDirection|Add2~65_sumout ;
wire \xDirection|speedXOut~17_combout ;
wire \xDirection|Add5~30 ;
wire \xDirection|Add5~13_sumout ;
wire \xDirection|speedXOut~32_combout ;
wire \xDirection|Add2~13_sumout ;
wire \xDirection|speedXOut~3_combout ;
wire \xDirection|Add5~14 ;
wire \xDirection|Add5~65_sumout ;
wire \xDirection|speedXOut~48_combout ;
wire \xDirection|speedXOut[18]~DUPLICATE_q ;
wire \xDirection|Add2~45_sumout ;
wire \xDirection|speedXOut~11_combout ;
wire \xDirection|Add5~66 ;
wire \xDirection|Add5~61_sumout ;
wire \xDirection|speedXOut~47_combout ;
wire \xDirection|speedXOut[19]~DUPLICATE_q ;
wire \xDirection|Add2~41_sumout ;
wire \xDirection|speedXOut~10_combout ;
wire \xDirection|speedXOut~36_combout ;
wire \xDirection|Equal7~8_combout ;
wire \xDirection|speedXOut~35_combout ;
wire \xDirection|speedXOut~34_combout ;
wire \xDirection|Equal7~7_combout ;
wire \xDirection|Equal7~9_combout ;
wire \xDirection|Equal7~10_combout ;
wire \xDirection|Add5~6 ;
wire \xDirection|Add5~21_sumout ;
wire \xDirection|speedXOut~37_combout ;
wire \xDirection|Add2~22 ;
wire \xDirection|Add2~49_sumout ;
wire \xDirection|speedXOut~12_combout ;
wire \xDirection|Add5~22 ;
wire \xDirection|Add5~74 ;
wire \xDirection|Add5~45_sumout ;
wire \xDirection|speedXOut~43_combout ;
wire \xDirection|Add2~69_sumout ;
wire \xDirection|speedXOut~18_combout ;
wire \xDirection|Equal7~3_combout ;
wire \xDirection|Equal7~1_combout ;
wire \xDirection|Equal7~4_combout ;
wire \xDirection|Equal7~5_combout ;
wire \xDirection|Add5~49_sumout ;
wire \xDirection|speedXOut~44_combout ;
wire \xDirection|Add2~73_sumout ;
wire \xDirection|speedXOut~19_combout ;
wire \xDirection|speedXOut[14]~27_combout ;
wire \xDirection|speedXOut[14]~28_combout ;
wire \xDirection|speedXOut[22]~DUPLICATE_q ;
wire \xDirection|Add2~38 ;
wire \xDirection|Add2~10 ;
wire \xDirection|Add2~57_sumout ;
wire \xDirection|speedXOut~26_combout ;
wire \xDirection|Add5~34 ;
wire \xDirection|Add5~58 ;
wire \xDirection|Add5~18 ;
wire \xDirection|Add5~41_sumout ;
wire \xDirection|speedXOut~42_combout ;
wire \xDirection|speedXOut[24]~DUPLICATE_q ;
wire \xDirection|Add2~58 ;
wire \xDirection|Add2~5_sumout ;
wire \xDirection|speedXOut~1_combout ;
wire \xDirection|Add5~42 ;
wire \xDirection|Add5~77_sumout ;
wire \xDirection|speedXOut~51_combout ;
wire \rocket|Equal8~1_combout ;
wire \xDirection|Equal4~1_combout ;
wire \xDirection|Add2~1_sumout ;
wire \xDirection|speedXOut~0_combout ;
wire \xDirection|Equal7~11_combout ;
wire \xDirection|Add5~73_sumout ;
wire \xDirection|speedXOut~50_combout ;
wire \xDirection|Equal4~0_combout ;
wire \xDirection|Equal2~2_combout ;
wire \xDirection|Add2~61_sumout ;
wire \xDirection|speedXOut~16_combout ;
wire \xDirection|Equal7~6_combout ;
wire \xDirection|speedXOut[14]~31_combout ;
wire \xDirection|Add5~57_sumout ;
wire \xDirection|speedXOut~46_combout ;
wire \rocket|Equal8~2_combout ;
wire \changeXPosition|Equal0~0_combout ;
wire \xDirection|Add5~17_sumout ;
wire \xDirection|speedXOut~33_combout ;
wire \xDirection|speedXOut[23]~DUPLICATE_q ;
wire \changeXPosition|Add0~10 ;
wire \changeXPosition|Add0~5_sumout ;
wire \rocketPosition|Add0~29_sumout ;
wire \changeYPosition|Add0~97_sumout ;
wire \changeYPosition|Add0~98 ;
wire \changeYPosition|Add0~93_sumout ;
wire \changeYPosition|Add0~94 ;
wire \changeYPosition|Add0~89_sumout ;
wire \changeYPosition|Add0~90 ;
wire \changeYPosition|Add0~85_sumout ;
wire \changeYPosition|Add0~86 ;
wire \changeYPosition|Add0~81_sumout ;
wire \changeYPosition|Add0~82 ;
wire \changeYPosition|Add0~77_sumout ;
wire \changeYPosition|Add0~78 ;
wire \changeYPosition|Add0~57_sumout ;
wire \changeYPosition|Add0~58 ;
wire \changeYPosition|Add0~53_sumout ;
wire \changeYPosition|Add0~54 ;
wire \changeYPosition|Add0~49_sumout ;
wire \changeYPosition|Add0~50 ;
wire \changeYPosition|Add0~45_sumout ;
wire \changeYPosition|Add0~46 ;
wire \changeYPosition|Add0~41_sumout ;
wire \changeYPosition|speedCounter[10]~DUPLICATE_q ;
wire \changeYPosition|Add0~42 ;
wire \changeYPosition|Add0~37_sumout ;
wire \changeYPosition|Add0~38 ;
wire \changeYPosition|Add0~33_sumout ;
wire \changeYPosition|Add0~34 ;
wire \changeYPosition|Add0~29_sumout ;
wire \changeYPosition|Add0~30 ;
wire \changeYPosition|Add0~25_sumout ;
wire \changeYPosition|Add0~26 ;
wire \changeYPosition|Add0~21_sumout ;
wire \changeYPosition|Add0~22 ;
wire \changeYPosition|Add0~65_sumout ;
wire \changeYPosition|Add0~66 ;
wire \changeYPosition|Add0~61_sumout ;
wire \changeYPosition|Add0~62 ;
wire \changeYPosition|Add0~74 ;
wire \changeYPosition|Add0~69_sumout ;
wire \changeYPosition|Add0~70 ;
wire \changeYPosition|Add0~17_sumout ;
wire \changeYPosition|Add0~18 ;
wire \changeYPosition|Add0~13_sumout ;
wire \changeYPosition|Add0~14 ;
wire \changeYPosition|Add0~9_sumout ;
wire \changeYPosition|Add0~10 ;
wire \changeYPosition|Add0~6 ;
wire \changeYPosition|Add0~1_sumout ;
wire \changeYPosition|moveNegative~0_combout ;
wire \changeYPosition|moveNegative~1_combout ;
wire \changeYPosition|moveNegative~q ;
wire \rocketPosition|Add1~29_sumout ;
wire \rocketPosition|rocketLocation~13_combout ;
wire \changeXPosition|Add0~6 ;
wire \changeXPosition|Add0~1_sumout ;
wire \changeXPosition|movePositive~q ;
wire \changeXPosition|movePositive~0_combout ;
wire \changeXPosition|movePositive~1_combout ;
wire \changeXPosition|movePositive~DUPLICATE_q ;
wire \rocketPosition|Add3~65_sumout ;
wire \rocket|Equal9~0_combout ;
wire \rocket|Equal2~1_combout ;
wire \rocket|Equal0~0_combout ;
wire \rocket|Equal0~1_combout ;
wire \rocketPosition|Add0~22 ;
wire \rocketPosition|Add0~25_sumout ;
wire \rocketPosition|Add1~30 ;
wire \rocketPosition|Add1~42 ;
wire \rocketPosition|Add1~34 ;
wire \rocketPosition|Add1~38 ;
wire \rocketPosition|Add1~14 ;
wire \rocketPosition|Add1~6 ;
wire \rocketPosition|Add1~18 ;
wire \rocketPosition|Add1~2 ;
wire \rocketPosition|Add1~10 ;
wire \rocketPosition|Add1~22 ;
wire \rocketPosition|Add1~25_sumout ;
wire \rocketPosition|rocketLocation~12_combout ;
wire \rocketPosition|Add1~21_sumout ;
wire \rocketPosition|rocketLocation~11_combout ;
wire \rocketPosition|Add1~9_sumout ;
wire \rocketPosition|rocketLocation~8_combout ;
wire \rocketPosition|Add0~1_sumout ;
wire \rocketPosition|Add1~1_sumout ;
wire \rocketPosition|rocketLocation~6_combout ;
wire \rocketPosition|Add0~17_sumout ;
wire \rocketPosition|Add1~17_sumout ;
wire \rocketPosition|rocketLocation~10_combout ;
wire \rocketPosition|Add1~5_sumout ;
wire \rocketPosition|rocketLocation~7_combout ;
wire \rocketPosition|Add1~13_sumout ;
wire \rocketPosition|rocketLocation~9_combout ;
wire \rocketPosition|Add1~37_sumout ;
wire \rocketPosition|rocketLocation~15_combout ;
wire \rocketPosition|Add1~33_sumout ;
wire \rocketPosition|rocketLocation~14_combout ;
wire \rocketPosition|Add1~41_sumout ;
wire \rocketPosition|rocketLocation~16_combout ;
wire \rocketPosition|Add3~42 ;
wire \rocketPosition|Add3~58 ;
wire \rocketPosition|Add3~50 ;
wire \rocketPosition|Add3~54 ;
wire \rocketPosition|Add3~22 ;
wire \rocketPosition|Add3~14 ;
wire \rocketPosition|Add3~26 ;
wire \rocketPosition|Add3~2 ;
wire \rocketPosition|Add3~18 ;
wire \rocketPosition|Add3~34 ;
wire \rocketPosition|Add3~37_sumout ;
wire \rocket|Equal0~2_combout ;
wire \rocket|Equal0~3_combout ;
wire \rocket|Equal2~0_combout ;
wire \rocket|crashed~0_combout ;
wire \rocket|always0~0_combout ;
wire \rocket|always0~1_combout ;
wire \rocket|always0~2_combout ;
wire \rocket|Equal9~2_combout ;
wire \rocket|Equal9~1_combout ;
wire \rocket|crashed~1_combout ;
wire \rocket|crashed~2_combout ;
wire \edgeFSM|Add0~14 ;
wire \edgeFSM|Add0~10 ;
wire \edgeFSM|Add0~6 ;
wire \edgeFSM|Add0~1_sumout ;
wire \rocketPosition|rocketLocation[2]~0_combout ;
wire \rocketPosition|Add3~66 ;
wire \rocketPosition|Add3~61_sumout ;
wire \rocketPosition|Add3~62 ;
wire \rocketPosition|Add3~5_sumout ;
wire \rocketPosition|rocketLocation~1_combout ;
wire \rocketPosition|Add3~6 ;
wire \rocketPosition|Add3~9_sumout ;
wire \rocketPosition|rocketLocation~2_combout ;
wire \rocketPosition|Add3~10 ;
wire \rocketPosition|Add3~45_sumout ;
wire \rocketPosition|rocketLocation~5_combout ;
wire \rocketPosition|Add3~46 ;
wire \rocketPosition|Add3~29_sumout ;
wire \rocketPosition|Add3~30 ;
wire \rocketPosition|Add3~41_sumout ;
wire \rocketPosition|Add0~30 ;
wire \rocketPosition|Add0~41_sumout ;
wire \rocketPosition|Add3~57_sumout ;
wire \rocketPosition|Add0~42 ;
wire \rocketPosition|Add0~33_sumout ;
wire \rocketPosition|Add3~49_sumout ;
wire \rocketPosition|Add0~34 ;
wire \rocketPosition|Add0~37_sumout ;
wire \rocketPosition|Add3~53_sumout ;
wire \rocketPosition|Add0~38 ;
wire \rocketPosition|Add0~13_sumout ;
wire \rocketPosition|Add3~21_sumout ;
wire \rocketPosition|rocketLocation~3_combout ;
wire \rocketPosition|Add0~14 ;
wire \rocketPosition|Add0~5_sumout ;
wire \rocketPosition|Add3~13_sumout ;
wire \rocketPosition|Add0~6 ;
wire \rocketPosition|Add0~18 ;
wire \rocketPosition|Add0~2 ;
wire \rocketPosition|Add0~9_sumout ;
wire \rocketPosition|Add3~17_sumout ;
wire \rocketPosition|Add0~10 ;
wire \rocketPosition|Add0~21_sumout ;
wire \rocketPosition|Add3~33_sumout ;
wire \edgeFSM|Add0~5_sumout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \edgeFSM|Add0~9_sumout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_12~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_12~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_12~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_12~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_13~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_13~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_13~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_13~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_14~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_14~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_14~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_14~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_15~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_15~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_15~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder_combout ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_15~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_16~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_16~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_16~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_16~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_17~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder_combout ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_17~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_17~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_17~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_18~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_18~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_18~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder_combout ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_18~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_19~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_19~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_19~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_19~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_20~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_20~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_20~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_20~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_21~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder_combout ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_21~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_21~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_21~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_22~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_22~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_22~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_22~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_23~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_23~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_23~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_23~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_24~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_24~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_24~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_24~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_25~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_25~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_25~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_25~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_26~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_26~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_26~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_26~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_27~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_27~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_27~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_27~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_28~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder_combout ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_28~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_28~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_28~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_1~0_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_1~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_1~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_1~0_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_1~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_1~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_2~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_2~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_2~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_2~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_3~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_3~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_3~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_3~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_4~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_4~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_4~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_4~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_5~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_5~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_5~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_5~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_6~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_6~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_6~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder_combout ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_6~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_7~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_7~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_7~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_7~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_8~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_8~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_8~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_8~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_9~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_9~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_9~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_9~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_10~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_10~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder_combout ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_10~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_10~q ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder_combout ;
wire \edgeFSM|EVC|nextState.READ_ADDRESS_11~q ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder_combout ;
wire \edgeFSM|EVC|currentState.READ_ADDRESS_11~q ;
wire \edgeFSM|EVC|nextState.EDGE_VALUE_11~q ;
wire \edgeFSM|EVC|currentState.EDGE_VALUE_11~q ;
wire \edgeFSM|EVC|WideOr1~0_combout ;
wire \edgeFSM|EVC|WideOr1~2_combout ;
wire \edgeFSM|EVC|WideOr1~1_combout ;
wire \edgeFSM|EVC|WideOr1~3_combout ;
wire \edgeFSM|EVC|WideOr3~0_combout ;
wire \edgeFSM|EVC|WideOr1~4_combout ;
wire \edgeFSM|EVC|WideOr2~0_combout ;
wire \edgeFSM|EVC|WideOr3~combout ;
wire \edgeFSM|Add0~17_sumout ;
wire \edgeFSM|EVC|WideOr1~5_combout ;
wire \edgeFSM|EVC|WideOr2~combout ;
wire \edgeFSM|Add0~18 ;
wire \edgeFSM|Add0~21_sumout ;
wire \edgeFSM|EVC|WideOr1~combout ;
wire \edgeFSM|Add0~22 ;
wire \edgeFSM|Add0~25_sumout ;
wire \edgeFSM|Add0~26 ;
wire \edgeFSM|Add0~29_sumout ;
wire \edgeFSM|Add0~30 ;
wire \edgeFSM|Add0~33_sumout ;
wire \edgeFSM|Add0~34 ;
wire \edgeFSM|Add0~37_sumout ;
wire \edgeFSM|Add0~38 ;
wire \edgeFSM|Add0~41_sumout ;
wire \edgeFSM|Add0~42 ;
wire \edgeFSM|Add0~45_sumout ;
wire \edgeFSM|Add0~46 ;
wire \edgeFSM|Add0~49_sumout ;
wire \edgeFSM|Add0~50 ;
wire \edgeFSM|Add0~53_sumout ;
wire \edgeFSM|Add0~54 ;
wire \edgeFSM|Add0~57_sumout ;
wire \edgeFSM|Add0~58 ;
wire \edgeFSM|Add0~61_sumout ;
wire \edgeFSM|Add0~62 ;
wire \edgeFSM|Add0~65_sumout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ;
wire \rocket|Equal8~3_combout ;
wire \changeXPosition|speedCounter[24]~0_combout ;
wire \changeXPosition|LessThan0~0_combout ;
wire \changeXPosition|LessThan0~14_combout ;
wire \changeXPosition|Add0~98 ;
wire \changeXPosition|Add0~93_sumout ;
wire \changeXPosition|Add0~94 ;
wire \changeXPosition|Add0~89_sumout ;
wire \changeXPosition|Add0~90 ;
wire \changeXPosition|Add0~85_sumout ;
wire \changeXPosition|Add0~86 ;
wire \changeXPosition|Add0~81_sumout ;
wire \changeXPosition|Add0~82 ;
wire \changeXPosition|Add0~77_sumout ;
wire \changeXPosition|Add0~78 ;
wire \changeXPosition|Add0~57_sumout ;
wire \changeXPosition|Add0~58 ;
wire \changeXPosition|Add0~53_sumout ;
wire \changeXPosition|Add0~54 ;
wire \changeXPosition|Add0~49_sumout ;
wire \changeXPosition|Add0~50 ;
wire \changeXPosition|Add0~45_sumout ;
wire \changeXPosition|Add0~46 ;
wire \changeXPosition|Add0~41_sumout ;
wire \changeXPosition|Add0~42 ;
wire \changeXPosition|Add0~37_sumout ;
wire \changeXPosition|Add0~38 ;
wire \changeXPosition|Add0~33_sumout ;
wire \changeXPosition|Add0~34 ;
wire \changeXPosition|Add0~29_sumout ;
wire \changeXPosition|Add0~30 ;
wire \changeXPosition|Add0~25_sumout ;
wire \changeXPosition|Add0~26 ;
wire \changeXPosition|Add0~21_sumout ;
wire \changeXPosition|Add0~22 ;
wire \changeXPosition|Add0~65_sumout ;
wire \changeXPosition|Add0~66 ;
wire \changeXPosition|Add0~61_sumout ;
wire \changeXPosition|Add0~62 ;
wire \changeXPosition|Add0~73_sumout ;
wire \changeXPosition|Add0~74 ;
wire \changeXPosition|Add0~69_sumout ;
wire \changeXPosition|Add0~70 ;
wire \changeXPosition|Add0~17_sumout ;
wire \changeXPosition|Add0~18 ;
wire \changeXPosition|Add0~13_sumout ;
wire \changeXPosition|Add0~14 ;
wire \changeXPosition|Add0~9_sumout ;
wire \changeXPosition|LessThan0~1_combout ;
wire \changeXPosition|LessThan0~7_combout ;
wire \changeXPosition|speedCounter[11]~DUPLICATE_q ;
wire \changeXPosition|LessThan0~2_combout ;
wire \changeXPosition|LessThan0~3_combout ;
wire \changeXPosition|LessThan0~4_combout ;
wire \changeXPosition|LessThan0~5_combout ;
wire \changeXPosition|speedCounter[13]~DUPLICATE_q ;
wire \changeXPosition|LessThan0~6_combout ;
wire \changeXPosition|LessThan0~8_combout ;
wire \changeXPosition|LessThan0~9_combout ;
wire \changeXPosition|LessThan0~10_combout ;
wire \changeXPosition|LessThan0~11_combout ;
wire \changeXPosition|LessThan0~12_combout ;
wire \changeXPosition|speedCounter[21]~DUPLICATE_q ;
wire \changeXPosition|LessThan0~13_combout ;
wire \changeXPosition|moveNegative~0_combout ;
wire \changeXPosition|moveNegative~1_combout ;
wire \changeXPosition|moveNegative~q ;
wire \rocketPosition|Add3~25_sumout ;
wire \rocketPosition|rocketLocation~4_combout ;
wire \edgeFSM|Add0~66 ;
wire \edgeFSM|Add0~13_sumout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ;
wire \changeYPosition|speedCounter[24]~0_combout ;
wire \changeYPosition|Add0~5_sumout ;
wire \changeYPosition|speedCounter[23]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~0_combout ;
wire \changeYPosition|LessThan0~14_combout ;
wire \changeYPosition|Add0~73_sumout ;
wire \changeYPosition|speedCounter[18]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~11_combout ;
wire \changeYPosition|speedCounter[17]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~9_combout ;
wire \changeYPosition|speedCounter[14]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~2_combout ;
wire \changeYPosition|speedCounter[11]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~3_combout ;
wire \changeYPosition|LessThan0~4_combout ;
wire \changeYPosition|LessThan0~5_combout ;
wire \changeYPosition|LessThan0~6_combout ;
wire \changeYPosition|LessThan0~7_combout ;
wire \changeYPosition|LessThan0~8_combout ;
wire \changeYPosition|LessThan0~10_combout ;
wire \changeYPosition|LessThan0~12_combout ;
wire \changeYPosition|speedCounter[21]~DUPLICATE_q ;
wire \changeYPosition|LessThan0~1_combout ;
wire \changeYPosition|LessThan0~13_combout ;
wire \changeYPosition|movePositive~0_combout ;
wire \changeYPosition|movePositive~1_combout ;
wire \changeYPosition|movePositive~q ;
wire \rocketPosition|Add3~1_sumout ;
wire \inputToVGA[13]~feeder_combout ;
wire \DRC|nextState.DRAW_BG_RIGHT_6~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_6~feeder_combout ;
wire \DRC|currentState.DRAW_BG_RIGHT_6~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_7~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_7~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_8~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_8~q ;
wire \DRC|queueRight~0_combout ;
wire \DRC|queueRight~q ;
wire \DRC|nextState~109_combout ;
wire \DRC|nextState.DRAW_BG_DOWN_1~q ;
wire \DRC|currentState.DRAW_BG_DOWN_1~q ;
wire \DRC|nextState.DRAW_BG_DOWN_2~feeder_combout ;
wire \DRC|nextState.DRAW_BG_DOWN_2~q ;
wire \DRC|currentState.DRAW_BG_DOWN_2~feeder_combout ;
wire \DRC|currentState.DRAW_BG_DOWN_2~q ;
wire \DRC|nextState.DRAW_BG_DOWN_3~feeder_combout ;
wire \DRC|nextState.DRAW_BG_DOWN_3~q ;
wire \DRC|currentState.DRAW_BG_DOWN_3~q ;
wire \DRC|nextState.DRAW_BG_DOWN_4~q ;
wire \DRC|currentState.DRAW_BG_DOWN_4~q ;
wire \DRC|nextState.DRAW_BG_DOWN_5~feeder_combout ;
wire \DRC|nextState.DRAW_BG_DOWN_5~q ;
wire \DRC|currentState.DRAW_BG_DOWN_5~q ;
wire \DRC|nextState.DRAW_BG_DOWN_6~q ;
wire \DRC|currentState.DRAW_BG_DOWN_6~q ;
wire \DRC|nextState.DRAW_BG_DOWN_7~q ;
wire \DRC|currentState.DRAW_BG_DOWN_7~q ;
wire \DRC|nextState.DRAW_BG_DOWN_8~feeder_combout ;
wire \DRC|nextState.DRAW_BG_DOWN_8~q ;
wire \DRC|currentState.DRAW_BG_DOWN_8~feeder_combout ;
wire \DRC|currentState.DRAW_BG_DOWN_8~q ;
wire \DRC|queueDown~0_combout ;
wire \DRC|queueDown~q ;
wire \DRC|nextState~110_combout ;
wire \DRC|nextState.DRAW_BG_LEFT_1~q ;
wire \DRC|currentState.DRAW_BG_LEFT_1~q ;
wire \DRC|nextState.DRAW_BG_LEFT_2~q ;
wire \DRC|currentState.DRAW_BG_LEFT_2~q ;
wire \DRC|nextState.DRAW_BG_LEFT_3~feeder_combout ;
wire \DRC|nextState.DRAW_BG_LEFT_3~q ;
wire \DRC|currentState.DRAW_BG_LEFT_3~q ;
wire \DRC|nextState.DRAW_BG_LEFT_4~q ;
wire \DRC|currentState.DRAW_BG_LEFT_4~q ;
wire \DRC|nextState.DRAW_BG_LEFT_5~feeder_combout ;
wire \DRC|nextState.DRAW_BG_LEFT_5~q ;
wire \DRC|currentState.DRAW_BG_LEFT_5~feeder_combout ;
wire \DRC|currentState.DRAW_BG_LEFT_5~q ;
wire \DRC|nextState.DRAW_BG_LEFT_6~q ;
wire \DRC|currentState.DRAW_BG_LEFT_6~q ;
wire \DRC|nextState.DRAW_BG_LEFT_7~q ;
wire \DRC|currentState.DRAW_BG_LEFT_7~feeder_combout ;
wire \DRC|currentState.DRAW_BG_LEFT_7~q ;
wire \DRC|nextState.DRAW_BG_LEFT_8~q ;
wire \DRC|currentState.DRAW_BG_LEFT_8~q ;
wire \DRC|queueLeft~0_combout ;
wire \DRC|queueLeft~q ;
wire \DRC|queueUp~0_combout ;
wire \DRC|queueUp~q ;
wire \DRC|nextState~108_combout ;
wire \DRC|nextState.DRAW_BG_UP_1~q ;
wire \DRC|currentState.DRAW_BG_UP_1~feeder_combout ;
wire \DRC|currentState.DRAW_BG_UP_1~q ;
wire \DRC|nextState.DRAW_BG_UP_2~q ;
wire \DRC|currentState.DRAW_BG_UP_2~q ;
wire \DRC|nextState.DRAW_BG_UP_3~q ;
wire \DRC|currentState.DRAW_BG_UP_3~q ;
wire \DRC|nextState.DRAW_BG_UP_4~feeder_combout ;
wire \DRC|nextState.DRAW_BG_UP_4~q ;
wire \DRC|currentState.DRAW_BG_UP_4~q ;
wire \DRC|nextState.DRAW_BG_UP_5~feeder_combout ;
wire \DRC|nextState.DRAW_BG_UP_5~q ;
wire \DRC|currentState.DRAW_BG_UP_5~feeder_combout ;
wire \DRC|currentState.DRAW_BG_UP_5~q ;
wire \DRC|nextState.DRAW_BG_UP_6~q ;
wire \DRC|currentState.DRAW_BG_UP_6~q ;
wire \DRC|nextState.DRAW_BG_UP_7~feeder_combout ;
wire \DRC|nextState.DRAW_BG_UP_7~q ;
wire \DRC|currentState.DRAW_BG_UP_7~q ;
wire \DRC|nextState.DRAW_BG_UP_8~q ;
wire \DRC|currentState.DRAW_BG_UP_8~feeder_combout ;
wire \DRC|currentState.DRAW_BG_UP_8~q ;
wire \DRC|WideOr1~combout ;
wire \DRC|nextState.DRAW_ROCKET_1~q ;
wire \DRC|currentState.DRAW_ROCKET_1~q ;
wire \DRC|nextState.DRAW_ROCKET_2~q ;
wire \DRC|currentState.DRAW_ROCKET_2~q ;
wire \DRC|nextState.DRAW_ROCKET_3~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_3~q ;
wire \DRC|currentState.DRAW_ROCKET_3~q ;
wire \DRC|nextState.DRAW_ROCKET_4~q ;
wire \DRC|currentState.DRAW_ROCKET_4~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_4~q ;
wire \DRC|nextState.DRAW_ROCKET_5~q ;
wire \DRC|currentState.DRAW_ROCKET_5~q ;
wire \DRC|nextState.DRAW_ROCKET_6~q ;
wire \DRC|currentState.DRAW_ROCKET_6~q ;
wire \DRC|nextState.DRAW_ROCKET_7~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_7~q ;
wire \DRC|currentState.DRAW_ROCKET_7~q ;
wire \DRC|nextState.DRAW_ROCKET_8~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_8~q ;
wire \DRC|currentState.DRAW_ROCKET_8~q ;
wire \DRC|nextState.DRAW_ROCKET_9~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_9~q ;
wire \DRC|currentState.DRAW_ROCKET_9~q ;
wire \DRC|nextState.DRAW_ROCKET_10~q ;
wire \DRC|currentState.DRAW_ROCKET_10~q ;
wire \DRC|nextState.DRAW_ROCKET_11~q ;
wire \DRC|currentState.DRAW_ROCKET_11~q ;
wire \DRC|nextState.DRAW_ROCKET_12~q ;
wire \DRC|currentState.DRAW_ROCKET_12~q ;
wire \DRC|nextState.DRAW_ROCKET_13~q ;
wire \DRC|currentState.DRAW_ROCKET_13~q ;
wire \DRC|nextState.DRAW_ROCKET_14~q ;
wire \DRC|currentState.DRAW_ROCKET_14~q ;
wire \DRC|nextState.DRAW_ROCKET_15~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_15~q ;
wire \DRC|currentState.DRAW_ROCKET_15~q ;
wire \DRC|nextState.DRAW_ROCKET_16~q ;
wire \DRC|currentState.DRAW_ROCKET_16~q ;
wire \DRC|nextState.DRAW_ROCKET_17~q ;
wire \DRC|currentState.DRAW_ROCKET_17~q ;
wire \DRC|nextState.DRAW_ROCKET_18~q ;
wire \DRC|currentState.DRAW_ROCKET_18~q ;
wire \DRC|nextState.DRAW_ROCKET_19~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_19~q ;
wire \DRC|currentState.DRAW_ROCKET_19~q ;
wire \DRC|nextState.DRAW_ROCKET_20~q ;
wire \DRC|currentState.DRAW_ROCKET_20~q ;
wire \DRC|nextState.DRAW_ROCKET_21~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_21~q ;
wire \DRC|currentState.DRAW_ROCKET_21~q ;
wire \DRC|nextState.DRAW_ROCKET_22~q ;
wire \DRC|currentState.DRAW_ROCKET_22~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_22~q ;
wire \DRC|nextState.DRAW_ROCKET_23~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_23~q ;
wire \DRC|currentState.DRAW_ROCKET_23~q ;
wire \DRC|nextState.DRAW_ROCKET_24~q ;
wire \DRC|currentState.DRAW_ROCKET_24~q ;
wire \DRC|nextState.DRAW_ROCKET_25~q ;
wire \DRC|currentState.DRAW_ROCKET_25~q ;
wire \DRC|nextState.DRAW_ROCKET_26~q ;
wire \DRC|currentState.DRAW_ROCKET_26~q ;
wire \DRC|nextState.DRAW_ROCKET_27~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_27~q ;
wire \DRC|currentState.DRAW_ROCKET_27~q ;
wire \DRC|nextState.DRAW_ROCKET_28~q ;
wire \DRC|currentState.DRAW_ROCKET_28~q ;
wire \DRC|nextState.DRAW_ROCKET_29~q ;
wire \DRC|currentState.DRAW_ROCKET_29~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_29~q ;
wire \DRC|nextState.DRAW_ROCKET_30~q ;
wire \DRC|currentState.DRAW_ROCKET_30~q ;
wire \DRC|nextState.DRAW_ROCKET_31~q ;
wire \DRC|currentState.DRAW_ROCKET_31~q ;
wire \DRC|nextState.DRAW_ROCKET_32~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_32~q ;
wire \DRC|currentState.DRAW_ROCKET_32~q ;
wire \DRC|nextState.DRAW_ROCKET_33~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_33~q ;
wire \DRC|currentState.DRAW_ROCKET_33~q ;
wire \DRC|nextState.DRAW_ROCKET_34~q ;
wire \DRC|currentState.DRAW_ROCKET_34~q ;
wire \DRC|nextState.DRAW_ROCKET_35~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_35~q ;
wire \DRC|currentState.DRAW_ROCKET_35~q ;
wire \DRC|nextState.DRAW_ROCKET_36~q ;
wire \DRC|currentState.DRAW_ROCKET_36~q ;
wire \DRC|nextState.DRAW_ROCKET_37~q ;
wire \DRC|currentState.DRAW_ROCKET_37~q ;
wire \DRC|nextState.DRAW_ROCKET_38~q ;
wire \DRC|currentState.DRAW_ROCKET_38~q ;
wire \DRC|nextState.DRAW_ROCKET_39~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_39~q ;
wire \DRC|currentState.DRAW_ROCKET_39~q ;
wire \DRC|nextState.DRAW_ROCKET_40~q ;
wire \DRC|currentState.DRAW_ROCKET_40~q ;
wire \DRC|nextState.DRAW_ROCKET_41~q ;
wire \DRC|currentState.DRAW_ROCKET_41~q ;
wire \DRC|nextState.DRAW_ROCKET_42~q ;
wire \DRC|currentState.DRAW_ROCKET_42~q ;
wire \DRC|nextState.DRAW_ROCKET_43~q ;
wire \DRC|currentState.DRAW_ROCKET_43~q ;
wire \DRC|nextState.DRAW_ROCKET_44~q ;
wire \DRC|currentState.DRAW_ROCKET_44~q ;
wire \DRC|nextState.DRAW_ROCKET_45~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_45~q ;
wire \DRC|currentState.DRAW_ROCKET_45~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_45~q ;
wire \DRC|nextState.DRAW_ROCKET_46~q ;
wire \DRC|currentState.DRAW_ROCKET_46~q ;
wire \DRC|nextState.DRAW_ROCKET_47~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_47~q ;
wire \DRC|currentState.DRAW_ROCKET_47~q ;
wire \DRC|nextState.DRAW_ROCKET_48~q ;
wire \DRC|currentState.DRAW_ROCKET_48~q ;
wire \DRC|nextState.DRAW_ROCKET_49~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_49~q ;
wire \DRC|currentState.DRAW_ROCKET_49~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_49~q ;
wire \DRC|nextState.DRAW_ROCKET_50~q ;
wire \DRC|currentState.DRAW_ROCKET_50~q ;
wire \DRC|nextState.DRAW_ROCKET_51~q ;
wire \DRC|currentState.DRAW_ROCKET_51~q ;
wire \DRC|nextState.DRAW_ROCKET_52~q ;
wire \DRC|currentState.DRAW_ROCKET_52~q ;
wire \DRC|nextState.DRAW_ROCKET_53~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_53~q ;
wire \DRC|currentState.DRAW_ROCKET_53~q ;
wire \DRC|nextState.DRAW_ROCKET_54~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_54~q ;
wire \DRC|currentState.DRAW_ROCKET_54~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_54~q ;
wire \DRC|nextState.DRAW_ROCKET_55~q ;
wire \DRC|currentState.DRAW_ROCKET_55~q ;
wire \DRC|nextState.DRAW_ROCKET_56~q ;
wire \DRC|currentState.DRAW_ROCKET_56~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_56~q ;
wire \DRC|nextState.DRAW_ROCKET_57~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_57~q ;
wire \DRC|currentState.DRAW_ROCKET_57~q ;
wire \DRC|nextState.DRAW_ROCKET_58~q ;
wire \DRC|currentState.DRAW_ROCKET_58~q ;
wire \DRC|nextState.DRAW_ROCKET_59~q ;
wire \DRC|currentState.DRAW_ROCKET_59~q ;
wire \DRC|nextState.DRAW_ROCKET_60~q ;
wire \DRC|currentState.DRAW_ROCKET_60~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_60~q ;
wire \DRC|nextState.DRAW_ROCKET_61~q ;
wire \DRC|currentState.DRAW_ROCKET_61~feeder_combout ;
wire \DRC|currentState.DRAW_ROCKET_61~q ;
wire \DRC|nextState.DRAW_ROCKET_62~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_62~q ;
wire \DRC|currentState.DRAW_ROCKET_62~q ;
wire \DRC|nextState.DRAW_ROCKET_63~q ;
wire \DRC|currentState.DRAW_ROCKET_63~q ;
wire \DRC|nextState.DRAW_ROCKET_64~feeder_combout ;
wire \DRC|nextState.DRAW_ROCKET_64~q ;
wire \DRC|currentState.DRAW_ROCKET_64~q ;
wire \DRC|Selector0~0_combout ;
wire \DRC|nextState.READY_TO_DRAW~q ;
wire \DRC|currentState.READY_TO_DRAW~feeder_combout ;
wire \DRC|currentState.READY_TO_DRAW~q ;
wire \DRC|nextState~107_combout ;
wire \DRC|nextState.DRAW_BG_RIGHT_1~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_1~feeder_combout ;
wire \DRC|currentState.DRAW_BG_RIGHT_1~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_2~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_2~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_3~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_3~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_4~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_4~q ;
wire \DRC|nextState.DRAW_BG_RIGHT_5~feeder_combout ;
wire \DRC|nextState.DRAW_BG_RIGHT_5~q ;
wire \DRC|currentState.DRAW_BG_RIGHT_5~q ;
wire \DRC|WideOr6~0_combout ;
wire \DRC|WideOr2~0_combout ;
wire \DRC|WideOr7~0_combout ;
wire \DRC|WideOr7~1_combout ;
wire \DRC|WideOr6~1_combout ;
wire \DRC|WideOr8~0_combout ;
wire \DRC|WideOr11~0_combout ;
wire \DRC|WideOr9~2_combout ;
wire \DRC|WideOr6~4_combout ;
wire \DRC|WideOr9~1_combout ;
wire \DRC|WideOr9~3_combout ;
wire \DRC|WideOr9~4_combout ;
wire \DRC|WideOr6~6_combout ;
wire \DRC|WideOr9~0_combout ;
wire \DRC|WideOr9~5_combout ;
wire \DRC|WideOr9~6_combout ;
wire \DRC|WideOr9~combout ;
wire \DRC|WideOr10~2_combout ;
wire \DRC|WideOr10~0_combout ;
wire \DRC|WideOr10~3_combout ;
wire \DRC|WideOr6~5_combout ;
wire \DRC|WideOr10~1_combout ;
wire \DRC|WideOr10~combout ;
wire \DRC|WideOr6~2_combout ;
wire \DRC|WideOr5~0_combout ;
wire \DRC|WideOr4~1_combout ;
wire \DRC|WideOr4~0_combout ;
wire \DRC|WideOr6~3_combout ;
wire \DRC|WideOr11~1_combout ;
wire \DRC|WideOr11~2_combout ;
wire \DRC|WideOr11~combout ;
wire \Add9~0_combout ;
wire \Add9~1_combout ;
wire \Add10~46_cout ;
wire \Add10~42 ;
wire \Add10~2 ;
wire \Add10~38 ;
wire \Add10~34 ;
wire \Add10~30 ;
wire \Add10~6 ;
wire \Add10~26 ;
wire \Add10~21_sumout ;
wire \Add10~25_sumout ;
wire \Add10~5_sumout ;
wire \Add10~29_sumout ;
wire \Add10~33_sumout ;
wire \Add10~37_sumout ;
wire \Add10~1_sumout ;
wire \Add10~41_sumout ;
wire \DRC|WideOr3~0_combout ;
wire \DRC|WideOr3~1_combout ;
wire \DRC|WideOr4~7_combout ;
wire \DRC|WideOr4~6_combout ;
wire \DRC|WideOr4~8_combout ;
wire \DRC|WideOr4~2_combout ;
wire \DRC|WideOr4~3_combout ;
wire \DRC|WideOr4~4_combout ;
wire \DRC|WideOr4~5_combout ;
wire \DRC|WideOr4~combout ;
wire \DRC|WideOr5~2_combout ;
wire \DRC|WideOr5~1_combout ;
wire \DRC|WideOr5~3_combout ;
wire \DRC|WideOr5~combout ;
wire \DRC|WideOr6~7_combout ;
wire \DRC|WideOr6~8_combout ;
wire \DRC|WideOr6~combout ;
wire \Add5~70_cout ;
wire \Add5~46 ;
wire \Add5~50 ;
wire \Add5~54 ;
wire \Add5~58 ;
wire \Add5~62 ;
wire \Add5~66 ;
wire \Add5~42 ;
wire \Add5~2 ;
wire \Add5~38 ;
wire \Add5~34 ;
wire \Add5~30 ;
wire \Add5~6 ;
wire \Add5~26 ;
wire \Add5~21_sumout ;
wire \Add0~57_sumout ;
wire \Add0~66 ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~5_sumout ;
wire \Equal0~0_combout ;
wire \Add0~6 ;
wire \Add0~37_sumout ;
wire \Add0~38 ;
wire \Add0~33_sumout ;
wire \Add0~34 ;
wire \Add0~53_sumout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \Equal0~1_combout ;
wire \backgroundCounter[9]~0_combout ;
wire \Add0~58 ;
wire \Add0~61_sumout ;
wire \Add0~62 ;
wire \Add0~65_sumout ;
wire \Equal0~2_combout ;
wire \queuereset~0_combout ;
wire \queuereset~q ;
wire \inputToVGA[16]~feeder_combout ;
wire \Add10~22 ;
wire \Add10~18 ;
wire \Add10~14 ;
wire \Add10~9_sumout ;
wire \Add10~13_sumout ;
wire \Add10~17_sumout ;
wire \Add5~22 ;
wire \Add5~18 ;
wire \Add5~14 ;
wire \Add5~9_sumout ;
wire \inputToVGA[15]~feeder_combout ;
wire \Add5~13_sumout ;
wire \inputToVGA[14]~feeder_combout ;
wire \Add5~17_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout ;
wire \inputToVGA[12]~feeder_combout ;
wire \Add5~25_sumout ;
wire \inputToVGA[12]~DUPLICATE_q ;
wire \inputToVGA[11]~feeder_combout ;
wire \Add5~5_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ;
wire \inputToVGA[10]~feeder_combout ;
wire \Add5~29_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ;
wire \inputToVGA[11]~DUPLICATE_q ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ;
wire \inputToVGA[9]~feeder_combout ;
wire \Add5~33_sumout ;
wire \inputToVGA[8]~feeder_combout ;
wire \Add5~37_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout ;
wire \inputToVGA[7]~feeder_combout ;
wire \Add5~1_sumout ;
wire \inputToVGA[6]~feeder_combout ;
wire \Add5~41_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ;
wire \inputToVGA[5]~feeder_combout ;
wire \Add5~65_sumout ;
wire \inputToVGA[4]~feeder_combout ;
wire \Add5~61_sumout ;
wire \inputToVGA[3]~feeder_combout ;
wire \Add5~57_sumout ;
wire \inputToVGA[2]~feeder_combout ;
wire \Add5~53_sumout ;
wire \inputToVGA[1]~feeder_combout ;
wire \Add5~49_sumout ;
wire \inputToVGA[1]~DUPLICATE_q ;
wire \inputToVGA[0]~feeder_combout ;
wire \Add5~45_sumout ;
wire \Add2~38_cout ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~26 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~10 ;
wire \Add2~6 ;
wire \Add2~1_sumout ;
wire \x[8]~feeder_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6_combout ;
wire \Add2~5_sumout ;
wire \x[7]~feeder_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ;
wire \Add4~34_cout ;
wire \Add4~22 ;
wire \Add4~26 ;
wire \Add4~30 ;
wire \Add4~18 ;
wire \Add4~10 ;
wire \Add4~2 ;
wire \Add4~13_sumout ;
wire \Add4~1_sumout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ;
wire \Add4~14 ;
wire \Add4~5_sumout ;
wire \Add4~9_sumout ;
wire \VGA|LessThan3~0_combout ;
wire \DRC|load~q ;
wire \Add2~9_sumout ;
wire \x[6]~feeder_combout ;
wire \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8_combout ;
wire \VGA|writeEn~0_combout ;
wire \y[5]~DUPLICATE_q ;
wire \Add4~17_sumout ;
wire \Add4~29_sumout ;
wire \Add4~25_sumout ;
wire \Add4~21_sumout ;
wire \VGA|user_input_translator|Add1~18 ;
wire \VGA|user_input_translator|Add1~19 ;
wire \VGA|user_input_translator|Add1~22 ;
wire \VGA|user_input_translator|Add1~23 ;
wire \VGA|user_input_translator|Add1~26 ;
wire \VGA|user_input_translator|Add1~27 ;
wire \VGA|user_input_translator|Add1~30 ;
wire \VGA|user_input_translator|Add1~31 ;
wire \VGA|user_input_translator|Add1~34 ;
wire \VGA|user_input_translator|Add1~35 ;
wire \VGA|user_input_translator|Add1~38 ;
wire \VGA|user_input_translator|Add1~39 ;
wire \VGA|user_input_translator|Add1~42 ;
wire \VGA|user_input_translator|Add1~43 ;
wire \VGA|user_input_translator|Add1~2 ;
wire \VGA|user_input_translator|Add1~3 ;
wire \VGA|user_input_translator|Add1~10 ;
wire \VGA|user_input_translator|Add1~11 ;
wire \VGA|user_input_translator|Add1~14 ;
wire \VGA|user_input_translator|Add1~15 ;
wire \VGA|user_input_translator|Add1~5_sumout ;
wire \VGA|user_input_translator|Add1~9_sumout ;
wire \VGA|user_input_translator|Add1~1_sumout ;
wire \VGA|user_input_translator|Add1~13_sumout ;
wire \VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~18 ;
wire \VGA|controller|controller_translator|Add1~19 ;
wire \VGA|controller|controller_translator|Add1~22 ;
wire \VGA|controller|controller_translator|Add1~23 ;
wire \VGA|controller|controller_translator|Add1~26 ;
wire \VGA|controller|controller_translator|Add1~27 ;
wire \VGA|controller|controller_translator|Add1~30 ;
wire \VGA|controller|controller_translator|Add1~31 ;
wire \VGA|controller|controller_translator|Add1~34 ;
wire \VGA|controller|controller_translator|Add1~35 ;
wire \VGA|controller|controller_translator|Add1~38 ;
wire \VGA|controller|controller_translator|Add1~39 ;
wire \VGA|controller|controller_translator|Add1~42 ;
wire \VGA|controller|controller_translator|Add1~43 ;
wire \VGA|controller|controller_translator|Add1~2 ;
wire \VGA|controller|controller_translator|Add1~3 ;
wire \VGA|controller|controller_translator|Add1~10 ;
wire \VGA|controller|controller_translator|Add1~11 ;
wire \VGA|controller|controller_translator|Add1~14 ;
wire \VGA|controller|controller_translator|Add1~15 ;
wire \VGA|controller|controller_translator|Add1~5_sumout ;
wire \VGA|controller|controller_translator|Add1~1_sumout ;
wire \VGA|controller|controller_translator|Add1~9_sumout ;
wire \VGA|controller|controller_translator|Add1~13_sumout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder_combout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder_combout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder_combout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \DRC|nextState.DRAW_BG_FULL~q ;
wire \DRC|currentState.DRAW_BG_FULL~q ;
wire \DRC|WideOr12~combout ;
wire \DRC|readRocket~q ;
wire \backgroundMapAddress[1]~DUPLICATE_q ;
wire \backgroundMapAddress[10]~DUPLICATE_q ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a29 ;
wire \colour~2_combout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \colour~1_combout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \colour~0_combout ;
wire \colour~3_combout ;
wire \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ;
wire \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \rocket|crashed~3_combout ;
wire \colour~4_combout ;
wire \Add2~13_sumout ;
wire \x[0]~feeder_combout ;
wire \Add2~17_sumout ;
wire \x[1]~feeder_combout ;
wire \Add2~21_sumout ;
wire \x[2]~feeder_combout ;
wire \Add2~25_sumout ;
wire \x[3]~feeder_combout ;
wire \Add2~29_sumout ;
wire \x[4]~feeder_combout ;
wire \Add2~33_sumout ;
wire \x[5]~feeder_combout ;
wire \VGA|user_input_translator|Add1~17_sumout ;
wire \VGA|user_input_translator|Add1~21_sumout ;
wire \VGA|user_input_translator|Add1~25_sumout ;
wire \VGA|user_input_translator|Add1~29_sumout ;
wire \VGA|user_input_translator|Add1~33_sumout ;
wire \VGA|user_input_translator|Add1~37_sumout ;
wire \VGA|user_input_translator|Add1~41_sumout ;
wire \VGA|controller|xCounter[1]~DUPLICATE_q ;
wire \VGA|controller|controller_translator|Add1~17_sumout ;
wire \VGA|controller|controller_translator|Add1~21_sumout ;
wire \VGA|controller|controller_translator|Add1~25_sumout ;
wire \VGA|controller|controller_translator|Add1~29_sumout ;
wire \VGA|controller|controller_translator|Add1~33_sumout ;
wire \VGA|controller|controller_translator|Add1~37_sumout ;
wire \VGA|controller|controller_translator|Add1~41_sumout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \colour~6_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \colour~7_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \colour~5_combout ;
wire \colour~8_combout ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \colour~9_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a29 ;
wire \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ;
wire \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \colour~11_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \colour~12_combout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \colour~10_combout ;
wire \colour~13_combout ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ;
wire \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout ;
wire \colour~14_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ;
wire [8:0] x;
wire [3:0] \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode363w ;
wire [9:0] \VGA|controller|xCounter ;
wire [7:0] y;
wire [16:0] \edgeFSM|address ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode373w ;
wire [9:0] \VGA|controller|yCounter ;
wire [16:0] inputToVGA;
wire [25:0] \xDirection|speedXOut ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode403w ;
wire [16:0] \rocketPosition|rocketLocation ;
wire [25:0] \xDirection|accelerationCounter2 ;
wire [16:0] backgroundCounter;
wire [25:0] \xDirection|accelerationCounter1 ;
wire [25:0] \yDirection|speedYOut ;
wire [24:0] \changeYPosition|speedCounter ;
wire [4:0] \DRC|relativeX ;
wire [24:0] \changeXPosition|speedCounter ;
wire [25:0] \yDirection|accelerationCounterUp ;
wire [25:0] \yDirection|accelerationCounterDown ;
wire [3:0] \VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w ;
wire [2:0] colour;
wire [3:0] \VGA|VideoMemory|auto_generated|address_reg_b ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode326w ;
wire [3:0] \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode343w ;
wire [2:0] \explosion|altsyncram_component|auto_generated|q_a ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode353w ;
wire [3:0] \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode383w ;
wire [3:0] \VGA|VideoMemory|auto_generated|decode2|w_anode393w ;
wire [3:0] \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \BGcolours|altsyncram_component|auto_generated|address_reg_a ;
wire [16:0] backgroundMapAddress;
wire [4:0] \DRC|relativeY ;
wire [2:0] \rocketColours|altsyncram_component|auto_generated|q_a ;
wire [3:0] \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w ;
wire [3:0] \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w ;
wire [3:0] \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [3:0] \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w ;
wire [5:0] \edgeFSM|EVC|relativePositionValue ;
wire [5:0] \VGA|mypll|altpll_component|auto_generated|clk ;

wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [1:0] \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [1:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [1:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [1:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \BGcolours|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ;
wire [0:0] \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ;

assign \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \VGA|VideoMemory|auto_generated|ram_block1a29  = \VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];

assign \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  = \VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];
assign \BGcolours|altsyncram_component|auto_generated|ram_block1a29  = \BGcolours|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [1];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \BGcolours|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

assign \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

assign \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

assign \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus [0];

assign \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout  = \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N53
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N0
cyclonev_lcell_comb \VGA|controller|Add0~37 (
// Equation(s):
// \VGA|controller|Add0~37_sumout  = SUM(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add0~38  = CARRY(( \VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~37_sumout ),
	.cout(\VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~37 .extended_lut = "off";
defparam \VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X12_Y51_N25
dffeas \VGA|controller|xCounter[8]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N24
cyclonev_lcell_comb \VGA|controller|Add0~29 (
// Equation(s):
// \VGA|controller|Add0~29_sumout  = SUM(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))
// \VGA|controller|Add0~30  = CARRY(( \VGA|controller|xCounter [8] ) + ( GND ) + ( \VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~29_sumout ),
	.cout(\VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~29 .extended_lut = "off";
defparam \VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N27
cyclonev_lcell_comb \VGA|controller|Add0~25 (
// Equation(s):
// \VGA|controller|Add0~25_sumout  = SUM(( \VGA|controller|xCounter [9] ) + ( GND ) + ( \VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~25 .extended_lut = "off";
defparam \VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N28
dffeas \VGA|controller|xCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N57
cyclonev_lcell_comb \VGA|controller|Equal0~0 (
// Equation(s):
// \VGA|controller|Equal0~0_combout  = ( \VGA|controller|xCounter [9] & ( (\VGA|controller|xCounter [4] & (\VGA|controller|xCounter [3] & (\VGA|controller|xCounter[8]~DUPLICATE_q  & \VGA|controller|xCounter [2]))) ) )

	.dataa(!\VGA|controller|xCounter [4]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~0 .extended_lut = "off";
defparam \VGA|controller|Equal0~0 .lut_mask = 64'h0000000000010001;
defparam \VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N16
dffeas \VGA|controller|xCounter[5]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N36
cyclonev_lcell_comb \VGA|controller|Equal0~1 (
// Equation(s):
// \VGA|controller|Equal0~1_combout  = ( \VGA|controller|xCounter [0] & ( (!\VGA|controller|xCounter[5]~DUPLICATE_q  & (\VGA|controller|xCounter [1] & !\VGA|controller|xCounter [6])) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[5]~DUPLICATE_q ),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~1 .extended_lut = "off";
defparam \VGA|controller|Equal0~1 .lut_mask = 64'h000000000C000C00;
defparam \VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N22
dffeas \VGA|controller|xCounter[7]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N51
cyclonev_lcell_comb \VGA|controller|Equal0~2 (
// Equation(s):
// \VGA|controller|Equal0~2_combout  = ( !\VGA|controller|xCounter[7]~DUPLICATE_q  & ( (\VGA|controller|Equal0~0_combout  & \VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|Equal0~0_combout ),
	.datad(!\VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Equal0~2 .extended_lut = "off";
defparam \VGA|controller|Equal0~2 .lut_mask = 64'h000F000F00000000;
defparam \VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N1
dffeas \VGA|controller|xCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N3
cyclonev_lcell_comb \VGA|controller|Add0~1 (
// Equation(s):
// \VGA|controller|Add0~1_sumout  = SUM(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))
// \VGA|controller|Add0~2  = CARRY(( \VGA|controller|xCounter [1] ) + ( GND ) + ( \VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~1_sumout ),
	.cout(\VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~1 .extended_lut = "off";
defparam \VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N5
dffeas \VGA|controller|xCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N6
cyclonev_lcell_comb \VGA|controller|Add0~5 (
// Equation(s):
// \VGA|controller|Add0~5_sumout  = SUM(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))
// \VGA|controller|Add0~6  = CARRY(( \VGA|controller|xCounter [2] ) + ( GND ) + ( \VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~5_sumout ),
	.cout(\VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~5 .extended_lut = "off";
defparam \VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N7
dffeas \VGA|controller|xCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N9
cyclonev_lcell_comb \VGA|controller|Add0~9 (
// Equation(s):
// \VGA|controller|Add0~9_sumout  = SUM(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))
// \VGA|controller|Add0~10  = CARRY(( \VGA|controller|xCounter [3] ) + ( GND ) + ( \VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~9_sumout ),
	.cout(\VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~9 .extended_lut = "off";
defparam \VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N10
dffeas \VGA|controller|xCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N12
cyclonev_lcell_comb \VGA|controller|Add0~13 (
// Equation(s):
// \VGA|controller|Add0~13_sumout  = SUM(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))
// \VGA|controller|Add0~14  = CARRY(( \VGA|controller|xCounter [4] ) + ( GND ) + ( \VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~13_sumout ),
	.cout(\VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~13 .extended_lut = "off";
defparam \VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N13
dffeas \VGA|controller|xCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N15
cyclonev_lcell_comb \VGA|controller|Add0~17 (
// Equation(s):
// \VGA|controller|Add0~17_sumout  = SUM(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))
// \VGA|controller|Add0~18  = CARRY(( \VGA|controller|xCounter [5] ) + ( GND ) + ( \VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~17_sumout ),
	.cout(\VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~17 .extended_lut = "off";
defparam \VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N17
dffeas \VGA|controller|xCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N18
cyclonev_lcell_comb \VGA|controller|Add0~21 (
// Equation(s):
// \VGA|controller|Add0~21_sumout  = SUM(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))
// \VGA|controller|Add0~22  = CARRY(( \VGA|controller|xCounter [6] ) + ( GND ) + ( \VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~21_sumout ),
	.cout(\VGA|controller|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~21 .extended_lut = "off";
defparam \VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N19
dffeas \VGA|controller|xCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N21
cyclonev_lcell_comb \VGA|controller|Add0~33 (
// Equation(s):
// \VGA|controller|Add0~33_sumout  = SUM(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))
// \VGA|controller|Add0~34  = CARRY(( \VGA|controller|xCounter [7] ) + ( GND ) + ( \VGA|controller|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add0~33_sumout ),
	.cout(\VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add0~33 .extended_lut = "off";
defparam \VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N23
dffeas \VGA|controller|xCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y51_N26
dffeas \VGA|controller|xCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N54
cyclonev_lcell_comb \VGA|controller|VGA_HS1~0 (
// Equation(s):
// \VGA|controller|VGA_HS1~0_combout  = ( \VGA|controller|xCounter [0] & ( (\VGA|controller|xCounter [4] & (((\VGA|controller|xCounter [2]) # (\VGA|controller|xCounter [1])) # (\VGA|controller|xCounter [3]))) ) ) # ( !\VGA|controller|xCounter [0] & ( 
// (\VGA|controller|xCounter [4] & ((\VGA|controller|xCounter [2]) # (\VGA|controller|xCounter [3]))) ) )

	.dataa(!\VGA|controller|xCounter [4]),
	.datab(!\VGA|controller|xCounter [3]),
	.datac(!\VGA|controller|xCounter [1]),
	.datad(!\VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~0 .lut_mask = 64'h1155115515551555;
defparam \VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N30
cyclonev_lcell_comb \VGA|controller|VGA_HS1~1 (
// Equation(s):
// \VGA|controller|VGA_HS1~1_combout  = ( \VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter[7]~DUPLICATE_q ) # ((\VGA|controller|xCounter [6] & \VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) 
// ) ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( \VGA|controller|xCounter [9] & ( ((!\VGA|controller|xCounter[7]~DUPLICATE_q ) # ((!\VGA|controller|xCounter [6] & !\VGA|controller|xCounter [5]))) # (\VGA|controller|xCounter [8]) ) ) ) # ( 
// \VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [9] ) ) # ( !\VGA|controller|VGA_HS1~0_combout  & ( !\VGA|controller|xCounter [9] ) )

	.dataa(!\VGA|controller|xCounter [8]),
	.datab(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datac(!\VGA|controller|xCounter [6]),
	.datad(!\VGA|controller|xCounter [5]),
	.datae(!\VGA|controller|VGA_HS1~0_combout ),
	.dataf(!\VGA|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \VGA|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y51_N31
dffeas \VGA|controller|VGA_HS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N0
cyclonev_lcell_comb \VGA|controller|VGA_HS~feeder (
// Equation(s):
// \VGA|controller|VGA_HS~feeder_combout  = ( \VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N1
dffeas \VGA|controller|VGA_HS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N0
cyclonev_lcell_comb \VGA|controller|Add1~9 (
// Equation(s):
// \VGA|controller|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \VGA|controller|Add1~10  = CARRY(( \VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~9_sumout ),
	.cout(\VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~9 .extended_lut = "off";
defparam \VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N8
dffeas \VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N45
cyclonev_lcell_comb \VGA|controller|always1~2 (
// Equation(s):
// \VGA|controller|always1~2_combout  = ( !\VGA|controller|yCounter [0] & ( (\VGA|controller|yCounter [3] & (!\VGA|controller|yCounter [4] & (\VGA|controller|yCounter[2]~DUPLICATE_q  & !\VGA|controller|yCounter [1]))) ) )

	.dataa(!\VGA|controller|yCounter [3]),
	.datab(!\VGA|controller|yCounter [4]),
	.datac(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~2 .extended_lut = "off";
defparam \VGA|controller|always1~2 .lut_mask = 64'h0400040000000000;
defparam \VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N48
cyclonev_lcell_comb \VGA|controller|always1~1 (
// Equation(s):
// \VGA|controller|always1~1_combout  = ( !\VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [9] & (!\VGA|controller|yCounter [5] & (!\VGA|controller|yCounter [8] & !\VGA|controller|yCounter [7]))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|yCounter [5]),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~1 .extended_lut = "off";
defparam \VGA|controller|always1~1 .lut_mask = 64'h4000400000000000;
defparam \VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N54
cyclonev_lcell_comb \VGA|controller|always1~3 (
// Equation(s):
// \VGA|controller|always1~3_combout  = ( \VGA|controller|Equal0~1_combout  & ( !\VGA|controller|xCounter[7]~DUPLICATE_q  & ( (\VGA|controller|always1~2_combout  & (\VGA|controller|always1~1_combout  & \VGA|controller|Equal0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|always1~2_combout ),
	.datac(!\VGA|controller|always1~1_combout ),
	.datad(!\VGA|controller|Equal0~0_combout ),
	.datae(!\VGA|controller|Equal0~1_combout ),
	.dataf(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~3 .extended_lut = "off";
defparam \VGA|controller|always1~3 .lut_mask = 64'h0000000300000000;
defparam \VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N1
dffeas \VGA|controller|yCounter[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N3
cyclonev_lcell_comb \VGA|controller|Add1~1 (
// Equation(s):
// \VGA|controller|Add1~1_sumout  = SUM(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))
// \VGA|controller|Add1~2  = CARRY(( \VGA|controller|yCounter [1] ) + ( GND ) + ( \VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~1_sumout ),
	.cout(\VGA|controller|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~1 .extended_lut = "off";
defparam \VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N4
dffeas \VGA|controller|yCounter[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N6
cyclonev_lcell_comb \VGA|controller|Add1~37 (
// Equation(s):
// \VGA|controller|Add1~37_sumout  = SUM(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))
// \VGA|controller|Add1~38  = CARRY(( \VGA|controller|yCounter [2] ) + ( GND ) + ( \VGA|controller|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~37_sumout ),
	.cout(\VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~37 .extended_lut = "off";
defparam \VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N7
dffeas \VGA|controller|yCounter[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N9
cyclonev_lcell_comb \VGA|controller|Add1~33 (
// Equation(s):
// \VGA|controller|Add1~33_sumout  = SUM(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))
// \VGA|controller|Add1~34  = CARRY(( \VGA|controller|yCounter [3] ) + ( GND ) + ( \VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~33_sumout ),
	.cout(\VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~33 .extended_lut = "off";
defparam \VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N10
dffeas \VGA|controller|yCounter[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N12
cyclonev_lcell_comb \VGA|controller|Add1~29 (
// Equation(s):
// \VGA|controller|Add1~29_sumout  = SUM(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))
// \VGA|controller|Add1~30  = CARRY(( \VGA|controller|yCounter [4] ) + ( GND ) + ( \VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~29_sumout ),
	.cout(\VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~29 .extended_lut = "off";
defparam \VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N14
dffeas \VGA|controller|yCounter[4] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N15
cyclonev_lcell_comb \VGA|controller|Add1~21 (
// Equation(s):
// \VGA|controller|Add1~21_sumout  = SUM(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))
// \VGA|controller|Add1~22  = CARRY(( \VGA|controller|yCounter [5] ) + ( GND ) + ( \VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~21_sumout ),
	.cout(\VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~21 .extended_lut = "off";
defparam \VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N17
dffeas \VGA|controller|yCounter[5] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N18
cyclonev_lcell_comb \VGA|controller|Add1~13 (
// Equation(s):
// \VGA|controller|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))
// \VGA|controller|Add1~14  = CARRY(( \VGA|controller|yCounter [6] ) + ( GND ) + ( \VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~13_sumout ),
	.cout(\VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~13 .extended_lut = "off";
defparam \VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N20
dffeas \VGA|controller|yCounter[6] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N21
cyclonev_lcell_comb \VGA|controller|Add1~25 (
// Equation(s):
// \VGA|controller|Add1~25_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))
// \VGA|controller|Add1~26  = CARRY(( \VGA|controller|yCounter [7] ) + ( GND ) + ( \VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~25_sumout ),
	.cout(\VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~25 .extended_lut = "off";
defparam \VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N23
dffeas \VGA|controller|yCounter[7] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N24
cyclonev_lcell_comb \VGA|controller|Add1~17 (
// Equation(s):
// \VGA|controller|Add1~17_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))
// \VGA|controller|Add1~18  = CARRY(( \VGA|controller|yCounter [8] ) + ( GND ) + ( \VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~17_sumout ),
	.cout(\VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~17 .extended_lut = "off";
defparam \VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N26
dffeas \VGA|controller|yCounter[8] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N27
cyclonev_lcell_comb \VGA|controller|Add1~5 (
// Equation(s):
// \VGA|controller|Add1~5_sumout  = SUM(( \VGA|controller|yCounter [9] ) + ( GND ) + ( \VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|Add1~5 .extended_lut = "off";
defparam \VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N29
dffeas \VGA|controller|yCounter[9] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N39
cyclonev_lcell_comb \VGA|controller|LessThan5~0 (
// Equation(s):
// \VGA|controller|LessThan5~0_combout  = ( \VGA|controller|yCounter [6] & ( (\VGA|controller|yCounter [8] & (\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7])) ) )

	.dataa(!\VGA|controller|yCounter [8]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [5]),
	.datad(!\VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|LessThan5~0 .extended_lut = "off";
defparam \VGA|controller|LessThan5~0 .lut_mask = 64'h0000000000050005;
defparam \VGA|controller|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N42
cyclonev_lcell_comb \VGA|controller|always1~0 (
// Equation(s):
// \VGA|controller|always1~0_combout  = ( !\VGA|controller|yCounter [4] & ( (\VGA|controller|yCounter [3] & \VGA|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [3]),
	.datad(!\VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|always1~0 .extended_lut = "off";
defparam \VGA|controller|always1~0 .lut_mask = 64'h000F000F00000000;
defparam \VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N33
cyclonev_lcell_comb \VGA|controller|VGA_VS1~0 (
// Equation(s):
// \VGA|controller|VGA_VS1~0_combout  = ( \VGA|controller|yCounter [0] & ( ((!\VGA|controller|LessThan5~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (\VGA|controller|yCounter [1]))) # (\VGA|controller|yCounter [9]) ) ) # ( !\VGA|controller|yCounter 
// [0] & ( ((!\VGA|controller|LessThan5~0_combout ) # ((!\VGA|controller|always1~0_combout ) # (!\VGA|controller|yCounter [1]))) # (\VGA|controller|yCounter [9]) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|LessThan5~0_combout ),
	.datac(!\VGA|controller|always1~0_combout ),
	.datad(!\VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(!\VGA|controller|yCounter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_VS1~0 .lut_mask = 64'hFFFDFFFDFDFFFDFF;
defparam \VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N34
dffeas \VGA|controller|VGA_VS1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y67_N9
cyclonev_lcell_comb \VGA|controller|VGA_VS~feeder (
// Equation(s):
// \VGA|controller|VGA_VS~feeder_combout  = ( \VGA|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_VS~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y67_N10
dffeas \VGA|controller|VGA_VS (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y51_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \VGA|controller|VGA_BLANK1~0_combout  = ( \VGA|controller|xCounter[8]~DUPLICATE_q  & ( (!\VGA|controller|yCounter [9] & (!\VGA|controller|LessThan5~0_combout  & !\VGA|controller|xCounter [9])) ) ) # ( !\VGA|controller|xCounter[8]~DUPLICATE_q  & ( 
// (!\VGA|controller|yCounter [9] & (!\VGA|controller|LessThan5~0_combout  & ((!\VGA|controller|xCounter [9]) # (!\VGA|controller|xCounter [7])))) ) )

	.dataa(!\VGA|controller|yCounter [9]),
	.datab(!\VGA|controller|LessThan5~0_combout ),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK1~0 .lut_mask = 64'h8880888080808080;
defparam \VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N32
dffeas \VGA|controller|VGA_BLANK1 (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X9_Y54_N30
cyclonev_lcell_comb \VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \VGA|controller|VGA_BLANK~feeder_combout  = ( \VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y54_N31
dffeas \VGA|controller|VGA_BLANK (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N30
cyclonev_lcell_comb \yDirection|Add1~93 (
// Equation(s):
// \yDirection|Add1~93_sumout  = SUM(( \yDirection|accelerationCounterDown [0] ) + ( VCC ) + ( !VCC ))
// \yDirection|Add1~94  = CARRY(( \yDirection|accelerationCounterDown [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~93_sumout ),
	.cout(\yDirection|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~93 .extended_lut = "off";
defparam \yDirection|Add1~93 .lut_mask = 64'h0000000000003333;
defparam \yDirection|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N33
cyclonev_lcell_comb \yDirection|Add1~77 (
// Equation(s):
// \yDirection|Add1~77_sumout  = SUM(( \yDirection|accelerationCounterDown [1] ) + ( GND ) + ( \yDirection|Add1~94  ))
// \yDirection|Add1~78  = CARRY(( \yDirection|accelerationCounterDown [1] ) + ( GND ) + ( \yDirection|Add1~94  ))

	.dataa(!\yDirection|accelerationCounterDown [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~77_sumout ),
	.cout(\yDirection|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~77 .extended_lut = "off";
defparam \yDirection|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N36
cyclonev_lcell_comb \yDirection|Add1~81 (
// Equation(s):
// \yDirection|Add1~81_sumout  = SUM(( \yDirection|accelerationCounterDown [2] ) + ( GND ) + ( \yDirection|Add1~78  ))
// \yDirection|Add1~82  = CARRY(( \yDirection|accelerationCounterDown [2] ) + ( GND ) + ( \yDirection|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~81_sumout ),
	.cout(\yDirection|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~81 .extended_lut = "off";
defparam \yDirection|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N38
dffeas \yDirection|accelerationCounterDown[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[2] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N39
cyclonev_lcell_comb \yDirection|Add1~21 (
// Equation(s):
// \yDirection|Add1~21_sumout  = SUM(( \yDirection|accelerationCounterDown [3] ) + ( GND ) + ( \yDirection|Add1~82  ))
// \yDirection|Add1~22  = CARRY(( \yDirection|accelerationCounterDown [3] ) + ( GND ) + ( \yDirection|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~21_sumout ),
	.cout(\yDirection|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~21 .extended_lut = "off";
defparam \yDirection|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N41
dffeas \yDirection|accelerationCounterDown[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[3] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N42
cyclonev_lcell_comb \yDirection|Add1~25 (
// Equation(s):
// \yDirection|Add1~25_sumout  = SUM(( \yDirection|accelerationCounterDown [4] ) + ( GND ) + ( \yDirection|Add1~22  ))
// \yDirection|Add1~26  = CARRY(( \yDirection|accelerationCounterDown [4] ) + ( GND ) + ( \yDirection|Add1~22  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~25_sumout ),
	.cout(\yDirection|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~25 .extended_lut = "off";
defparam \yDirection|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N44
dffeas \yDirection|accelerationCounterDown[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[4] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N45
cyclonev_lcell_comb \yDirection|Add1~29 (
// Equation(s):
// \yDirection|Add1~29_sumout  = SUM(( \yDirection|accelerationCounterDown [5] ) + ( GND ) + ( \yDirection|Add1~26  ))
// \yDirection|Add1~30  = CARRY(( \yDirection|accelerationCounterDown [5] ) + ( GND ) + ( \yDirection|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~29_sumout ),
	.cout(\yDirection|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~29 .extended_lut = "off";
defparam \yDirection|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N47
dffeas \yDirection|accelerationCounterDown[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[5] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N48
cyclonev_lcell_comb \yDirection|Add1~1 (
// Equation(s):
// \yDirection|Add1~1_sumout  = SUM(( \yDirection|accelerationCounterDown [6] ) + ( GND ) + ( \yDirection|Add1~30  ))
// \yDirection|Add1~2  = CARRY(( \yDirection|accelerationCounterDown [6] ) + ( GND ) + ( \yDirection|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~1_sumout ),
	.cout(\yDirection|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~1 .extended_lut = "off";
defparam \yDirection|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N50
dffeas \yDirection|accelerationCounterDown[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [6]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[6] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N51
cyclonev_lcell_comb \yDirection|Add1~85 (
// Equation(s):
// \yDirection|Add1~85_sumout  = SUM(( \yDirection|accelerationCounterDown [7] ) + ( GND ) + ( \yDirection|Add1~2  ))
// \yDirection|Add1~86  = CARRY(( \yDirection|accelerationCounterDown [7] ) + ( GND ) + ( \yDirection|Add1~2  ))

	.dataa(!\yDirection|accelerationCounterDown [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~85_sumout ),
	.cout(\yDirection|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~85 .extended_lut = "off";
defparam \yDirection|Add1~85 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N53
dffeas \yDirection|accelerationCounterDown[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [7]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[7] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N54
cyclonev_lcell_comb \yDirection|Add1~89 (
// Equation(s):
// \yDirection|Add1~89_sumout  = SUM(( \yDirection|accelerationCounterDown [8] ) + ( GND ) + ( \yDirection|Add1~86  ))
// \yDirection|Add1~90  = CARRY(( \yDirection|accelerationCounterDown [8] ) + ( GND ) + ( \yDirection|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~89_sumout ),
	.cout(\yDirection|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~89 .extended_lut = "off";
defparam \yDirection|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N56
dffeas \yDirection|accelerationCounterDown[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [8]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[8] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N57
cyclonev_lcell_comb \yDirection|Add1~97 (
// Equation(s):
// \yDirection|Add1~97_sumout  = SUM(( \yDirection|accelerationCounterDown [9] ) + ( GND ) + ( \yDirection|Add1~90  ))
// \yDirection|Add1~98  = CARRY(( \yDirection|accelerationCounterDown [9] ) + ( GND ) + ( \yDirection|Add1~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~97_sumout ),
	.cout(\yDirection|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~97 .extended_lut = "off";
defparam \yDirection|Add1~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N59
dffeas \yDirection|accelerationCounterDown[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [9]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[9] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N0
cyclonev_lcell_comb \yDirection|Add1~101 (
// Equation(s):
// \yDirection|Add1~101_sumout  = SUM(( \yDirection|accelerationCounterDown [10] ) + ( GND ) + ( \yDirection|Add1~98  ))
// \yDirection|Add1~102  = CARRY(( \yDirection|accelerationCounterDown [10] ) + ( GND ) + ( \yDirection|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~101_sumout ),
	.cout(\yDirection|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~101 .extended_lut = "off";
defparam \yDirection|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N2
dffeas \yDirection|accelerationCounterDown[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [10]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[10] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N18
cyclonev_lcell_comb \yDirection|Equal1~4 (
// Equation(s):
// \yDirection|Equal1~4_combout  = ( !\yDirection|accelerationCounterDown [2] & ( !\yDirection|accelerationCounterDown [0] & ( (\yDirection|accelerationCounterDown [7] & (!\yDirection|accelerationCounterDown [10] & (!\yDirection|accelerationCounterDown [8] & 
// !\yDirection|accelerationCounterDown [9]))) ) ) )

	.dataa(!\yDirection|accelerationCounterDown [7]),
	.datab(!\yDirection|accelerationCounterDown [10]),
	.datac(!\yDirection|accelerationCounterDown [8]),
	.datad(!\yDirection|accelerationCounterDown [9]),
	.datae(!\yDirection|accelerationCounterDown [2]),
	.dataf(!\yDirection|accelerationCounterDown [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~4 .extended_lut = "off";
defparam \yDirection|Equal1~4 .lut_mask = 64'h4000000000000000;
defparam \yDirection|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N3
cyclonev_lcell_comb \yDirection|Add1~33 (
// Equation(s):
// \yDirection|Add1~33_sumout  = SUM(( \yDirection|accelerationCounterDown [11] ) + ( GND ) + ( \yDirection|Add1~102  ))
// \yDirection|Add1~34  = CARRY(( \yDirection|accelerationCounterDown [11] ) + ( GND ) + ( \yDirection|Add1~102  ))

	.dataa(!\yDirection|accelerationCounterDown [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~33_sumout ),
	.cout(\yDirection|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~33 .extended_lut = "off";
defparam \yDirection|Add1~33 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N5
dffeas \yDirection|accelerationCounterDown[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [11]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[11] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N6
cyclonev_lcell_comb \yDirection|Add1~37 (
// Equation(s):
// \yDirection|Add1~37_sumout  = SUM(( \yDirection|accelerationCounterDown [12] ) + ( GND ) + ( \yDirection|Add1~34  ))
// \yDirection|Add1~38  = CARRY(( \yDirection|accelerationCounterDown [12] ) + ( GND ) + ( \yDirection|Add1~34  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~37_sumout ),
	.cout(\yDirection|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~37 .extended_lut = "off";
defparam \yDirection|Add1~37 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N8
dffeas \yDirection|accelerationCounterDown[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [12]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[12] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N9
cyclonev_lcell_comb \yDirection|Add1~41 (
// Equation(s):
// \yDirection|Add1~41_sumout  = SUM(( \yDirection|accelerationCounterDown [13] ) + ( GND ) + ( \yDirection|Add1~38  ))
// \yDirection|Add1~42  = CARRY(( \yDirection|accelerationCounterDown [13] ) + ( GND ) + ( \yDirection|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~41_sumout ),
	.cout(\yDirection|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~41 .extended_lut = "off";
defparam \yDirection|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N11
dffeas \yDirection|accelerationCounterDown[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [13]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[13] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N12
cyclonev_lcell_comb \yDirection|Add1~45 (
// Equation(s):
// \yDirection|Add1~45_sumout  = SUM(( \yDirection|accelerationCounterDown [14] ) + ( GND ) + ( \yDirection|Add1~42  ))
// \yDirection|Add1~46  = CARRY(( \yDirection|accelerationCounterDown [14] ) + ( GND ) + ( \yDirection|Add1~42  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~45_sumout ),
	.cout(\yDirection|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~45 .extended_lut = "off";
defparam \yDirection|Add1~45 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N14
dffeas \yDirection|accelerationCounterDown[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [14]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[14] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N15
cyclonev_lcell_comb \yDirection|Add1~49 (
// Equation(s):
// \yDirection|Add1~49_sumout  = SUM(( \yDirection|accelerationCounterDown [15] ) + ( GND ) + ( \yDirection|Add1~46  ))
// \yDirection|Add1~50  = CARRY(( \yDirection|accelerationCounterDown [15] ) + ( GND ) + ( \yDirection|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~49_sumout ),
	.cout(\yDirection|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~49 .extended_lut = "off";
defparam \yDirection|Add1~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N17
dffeas \yDirection|accelerationCounterDown[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [15]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[15] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N18
cyclonev_lcell_comb \yDirection|Add1~5 (
// Equation(s):
// \yDirection|Add1~5_sumout  = SUM(( \yDirection|accelerationCounterDown [16] ) + ( GND ) + ( \yDirection|Add1~50  ))
// \yDirection|Add1~6  = CARRY(( \yDirection|accelerationCounterDown [16] ) + ( GND ) + ( \yDirection|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~5_sumout ),
	.cout(\yDirection|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~5 .extended_lut = "off";
defparam \yDirection|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N20
dffeas \yDirection|accelerationCounterDown[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [16]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[16] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N21
cyclonev_lcell_comb \yDirection|Add1~53 (
// Equation(s):
// \yDirection|Add1~53_sumout  = SUM(( \yDirection|accelerationCounterDown [17] ) + ( GND ) + ( \yDirection|Add1~6  ))
// \yDirection|Add1~54  = CARRY(( \yDirection|accelerationCounterDown [17] ) + ( GND ) + ( \yDirection|Add1~6  ))

	.dataa(!\yDirection|accelerationCounterDown [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~53_sumout ),
	.cout(\yDirection|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~53 .extended_lut = "off";
defparam \yDirection|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N23
dffeas \yDirection|accelerationCounterDown[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [17]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[17] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N24
cyclonev_lcell_comb \yDirection|Add1~9 (
// Equation(s):
// \yDirection|Add1~9_sumout  = SUM(( \yDirection|accelerationCounterDown [18] ) + ( GND ) + ( \yDirection|Add1~54  ))
// \yDirection|Add1~10  = CARRY(( \yDirection|accelerationCounterDown [18] ) + ( GND ) + ( \yDirection|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~9_sumout ),
	.cout(\yDirection|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~9 .extended_lut = "off";
defparam \yDirection|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N26
dffeas \yDirection|accelerationCounterDown[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [18]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[18] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N27
cyclonev_lcell_comb \yDirection|Add1~13 (
// Equation(s):
// \yDirection|Add1~13_sumout  = SUM(( \yDirection|accelerationCounterDown [19] ) + ( GND ) + ( \yDirection|Add1~10  ))
// \yDirection|Add1~14  = CARRY(( \yDirection|accelerationCounterDown [19] ) + ( GND ) + ( \yDirection|Add1~10  ))

	.dataa(!\yDirection|accelerationCounterDown [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~13_sumout ),
	.cout(\yDirection|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~13 .extended_lut = "off";
defparam \yDirection|Add1~13 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N29
dffeas \yDirection|accelerationCounterDown[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [19]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[19] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N30
cyclonev_lcell_comb \yDirection|Add1~17 (
// Equation(s):
// \yDirection|Add1~17_sumout  = SUM(( \yDirection|accelerationCounterDown [20] ) + ( GND ) + ( \yDirection|Add1~14  ))
// \yDirection|Add1~18  = CARRY(( \yDirection|accelerationCounterDown [20] ) + ( GND ) + ( \yDirection|Add1~14  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~17_sumout ),
	.cout(\yDirection|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~17 .extended_lut = "off";
defparam \yDirection|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N32
dffeas \yDirection|accelerationCounterDown[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [20]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[20] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N12
cyclonev_lcell_comb \yDirection|Equal1~1 (
// Equation(s):
// \yDirection|Equal1~1_combout  = ( !\yDirection|accelerationCounterDown [5] & ( !\yDirection|accelerationCounterDown [4] & ( (\yDirection|accelerationCounterDown [20] & (!\yDirection|accelerationCounterDown [3] & (\yDirection|accelerationCounterDown [19] & 
// !\yDirection|accelerationCounterDown [18]))) ) ) )

	.dataa(!\yDirection|accelerationCounterDown [20]),
	.datab(!\yDirection|accelerationCounterDown [3]),
	.datac(!\yDirection|accelerationCounterDown [19]),
	.datad(!\yDirection|accelerationCounterDown [18]),
	.datae(!\yDirection|accelerationCounterDown [5]),
	.dataf(!\yDirection|accelerationCounterDown [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~1 .extended_lut = "off";
defparam \yDirection|Equal1~1 .lut_mask = 64'h0400000000000000;
defparam \yDirection|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N48
cyclonev_lcell_comb \yDirection|Equal1~2 (
// Equation(s):
// \yDirection|Equal1~2_combout  = ( !\yDirection|accelerationCounterDown [11] & ( \yDirection|accelerationCounterDown [12] & ( (\yDirection|accelerationCounterDown [15] & (\yDirection|accelerationCounterDown [13] & (\yDirection|accelerationCounterDown [17] 
// & \yDirection|accelerationCounterDown [14]))) ) ) )

	.dataa(!\yDirection|accelerationCounterDown [15]),
	.datab(!\yDirection|accelerationCounterDown [13]),
	.datac(!\yDirection|accelerationCounterDown [17]),
	.datad(!\yDirection|accelerationCounterDown [14]),
	.datae(!\yDirection|accelerationCounterDown [11]),
	.dataf(!\yDirection|accelerationCounterDown [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~2 .extended_lut = "off";
defparam \yDirection|Equal1~2 .lut_mask = 64'h0000000000010000;
defparam \yDirection|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N6
cyclonev_lcell_comb \yDirection|Equal1~0 (
// Equation(s):
// \yDirection|Equal1~0_combout  = ( !\yDirection|accelerationCounterDown [6] & ( !\yDirection|accelerationCounterDown [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yDirection|accelerationCounterDown [16]),
	.datae(gnd),
	.dataf(!\yDirection|accelerationCounterDown [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~0 .extended_lut = "off";
defparam \yDirection|Equal1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \yDirection|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N9
cyclonev_lcell_comb \yDirection|Equal1~5 (
// Equation(s):
// \yDirection|Equal1~5_combout  = ( \yDirection|Equal1~0_combout  & ( (\yDirection|Equal1~4_combout  & (\yDirection|Equal1~3_combout  & (\yDirection|Equal1~1_combout  & \yDirection|Equal1~2_combout ))) ) )

	.dataa(!\yDirection|Equal1~4_combout ),
	.datab(!\yDirection|Equal1~3_combout ),
	.datac(!\yDirection|Equal1~1_combout ),
	.datad(!\yDirection|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~5 .extended_lut = "off";
defparam \yDirection|Equal1~5 .lut_mask = 64'h0000000000010001;
defparam \yDirection|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N32
dffeas \yDirection|accelerationCounterDown[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[0] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y42_N35
dffeas \yDirection|accelerationCounterDown[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[1] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N33
cyclonev_lcell_comb \yDirection|Add1~73 (
// Equation(s):
// \yDirection|Add1~73_sumout  = SUM(( \yDirection|accelerationCounterDown [21] ) + ( GND ) + ( \yDirection|Add1~18  ))
// \yDirection|Add1~74  = CARRY(( \yDirection|accelerationCounterDown [21] ) + ( GND ) + ( \yDirection|Add1~18  ))

	.dataa(!\yDirection|accelerationCounterDown [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~73_sumout ),
	.cout(\yDirection|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~73 .extended_lut = "off";
defparam \yDirection|Add1~73 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N35
dffeas \yDirection|accelerationCounterDown[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [21]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[21] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N36
cyclonev_lcell_comb \yDirection|Add1~69 (
// Equation(s):
// \yDirection|Add1~69_sumout  = SUM(( \yDirection|accelerationCounterDown [22] ) + ( GND ) + ( \yDirection|Add1~74  ))
// \yDirection|Add1~70  = CARRY(( \yDirection|accelerationCounterDown [22] ) + ( GND ) + ( \yDirection|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~69_sumout ),
	.cout(\yDirection|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~69 .extended_lut = "off";
defparam \yDirection|Add1~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N38
dffeas \yDirection|accelerationCounterDown[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [22]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[22] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N39
cyclonev_lcell_comb \yDirection|Add1~57 (
// Equation(s):
// \yDirection|Add1~57_sumout  = SUM(( \yDirection|accelerationCounterDown [23] ) + ( GND ) + ( \yDirection|Add1~70  ))
// \yDirection|Add1~58  = CARRY(( \yDirection|accelerationCounterDown [23] ) + ( GND ) + ( \yDirection|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~57_sumout ),
	.cout(\yDirection|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~57 .extended_lut = "off";
defparam \yDirection|Add1~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N41
dffeas \yDirection|accelerationCounterDown[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [23]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[23] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N42
cyclonev_lcell_comb \yDirection|Add1~65 (
// Equation(s):
// \yDirection|Add1~65_sumout  = SUM(( \yDirection|accelerationCounterDown [24] ) + ( GND ) + ( \yDirection|Add1~58  ))
// \yDirection|Add1~66  = CARRY(( \yDirection|accelerationCounterDown [24] ) + ( GND ) + ( \yDirection|Add1~58  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterDown [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~65_sumout ),
	.cout(\yDirection|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~65 .extended_lut = "off";
defparam \yDirection|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N44
dffeas \yDirection|accelerationCounterDown[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [24]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[24] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N45
cyclonev_lcell_comb \yDirection|Add1~61 (
// Equation(s):
// \yDirection|Add1~61_sumout  = SUM(( \yDirection|accelerationCounterDown [25] ) + ( GND ) + ( \yDirection|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterDown [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add1~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add1~61 .extended_lut = "off";
defparam \yDirection|Add1~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y41_N47
dffeas \yDirection|accelerationCounterDown[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal1~5_combout ),
	.sload(gnd),
	.ena(\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterDown [25]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterDown[25] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterDown[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y41_N54
cyclonev_lcell_comb \yDirection|Equal1~3 (
// Equation(s):
// \yDirection|Equal1~3_combout  = ( \yDirection|accelerationCounterDown [22] & ( \yDirection|accelerationCounterDown [23] & ( (!\yDirection|accelerationCounterDown [1] & (!\yDirection|accelerationCounterDown [24] & (\yDirection|accelerationCounterDown [21] 
// & \yDirection|accelerationCounterDown [25]))) ) ) )

	.dataa(!\yDirection|accelerationCounterDown [1]),
	.datab(!\yDirection|accelerationCounterDown [24]),
	.datac(!\yDirection|accelerationCounterDown [21]),
	.datad(!\yDirection|accelerationCounterDown [25]),
	.datae(!\yDirection|accelerationCounterDown [22]),
	.dataf(!\yDirection|accelerationCounterDown [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal1~3 .extended_lut = "off";
defparam \yDirection|Equal1~3 .lut_mask = 64'h0000000000000008;
defparam \yDirection|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y42_N0
cyclonev_lcell_comb \yDirection|accelerateDown~0 (
// Equation(s):
// \yDirection|accelerateDown~0_combout  = ( \yDirection|Equal1~2_combout  & ( \yDirection|Equal1~0_combout  & ( (\KEY[2]~input_o  & (\yDirection|Equal1~3_combout  & (\yDirection|Equal1~4_combout  & \yDirection|Equal1~1_combout ))) ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(!\yDirection|Equal1~3_combout ),
	.datac(!\yDirection|Equal1~4_combout ),
	.datad(!\yDirection|Equal1~1_combout ),
	.datae(!\yDirection|Equal1~2_combout ),
	.dataf(!\yDirection|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|accelerateDown~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|accelerateDown~0 .extended_lut = "off";
defparam \yDirection|accelerateDown~0 .lut_mask = 64'h0000000000000001;
defparam \yDirection|accelerateDown~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y42_N2
dffeas \yDirection|accelerateDown (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|accelerateDown~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerateDown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerateDown .is_wysiwyg = "true";
defparam \yDirection|accelerateDown .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N30
cyclonev_lcell_comb \yDirection|Add0~85 (
// Equation(s):
// \yDirection|Add0~85_sumout  = SUM(( \yDirection|accelerationCounterUp [0] ) + ( VCC ) + ( !VCC ))
// \yDirection|Add0~86  = CARRY(( \yDirection|accelerationCounterUp [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~85_sumout ),
	.cout(\yDirection|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~85 .extended_lut = "off";
defparam \yDirection|Add0~85 .lut_mask = 64'h0000000000003333;
defparam \yDirection|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N6
cyclonev_lcell_comb \yDirection|Equal0~0 (
// Equation(s):
// \yDirection|Equal0~0_combout  = ( !\yDirection|accelerationCounterUp [11] & ( !\yDirection|accelerationCounterUp [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|accelerationCounterUp [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~0 .extended_lut = "off";
defparam \yDirection|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \yDirection|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N12
cyclonev_lcell_comb \yDirection|Equal0~3 (
// Equation(s):
// \yDirection|Equal0~3_combout  = ( !\yDirection|accelerationCounterUp [9] & ( \yDirection|accelerationCounterUp [7] & ( (!\yDirection|accelerationCounterUp [8] & (!\yDirection|accelerationCounterUp [10] & (!\yDirection|accelerationCounterUp [6] & 
// !\yDirection|accelerationCounterUp [5]))) ) ) )

	.dataa(!\yDirection|accelerationCounterUp [8]),
	.datab(!\yDirection|accelerationCounterUp [10]),
	.datac(!\yDirection|accelerationCounterUp [6]),
	.datad(!\yDirection|accelerationCounterUp [5]),
	.datae(!\yDirection|accelerationCounterUp [9]),
	.dataf(!\yDirection|accelerationCounterUp [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~3 .extended_lut = "off";
defparam \yDirection|Equal0~3 .lut_mask = 64'h0000000080000000;
defparam \yDirection|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N48
cyclonev_lcell_comb \yDirection|Equal0~1 (
// Equation(s):
// \yDirection|Equal0~1_combout  = ( \yDirection|accelerationCounterUp [17] & ( \yDirection|accelerationCounterUp [15] & ( (\yDirection|accelerationCounterUp [12] & (\yDirection|accelerationCounterUp [13] & (!\yDirection|accelerationCounterUp [16] & 
// \yDirection|accelerationCounterUp [14]))) ) ) )

	.dataa(!\yDirection|accelerationCounterUp [12]),
	.datab(!\yDirection|accelerationCounterUp [13]),
	.datac(!\yDirection|accelerationCounterUp [16]),
	.datad(!\yDirection|accelerationCounterUp [14]),
	.datae(!\yDirection|accelerationCounterUp [17]),
	.dataf(!\yDirection|accelerationCounterUp [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~1 .extended_lut = "off";
defparam \yDirection|Equal0~1 .lut_mask = 64'h0000000000000010;
defparam \yDirection|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N27
cyclonev_lcell_comb \yDirection|Add0~49 (
// Equation(s):
// \yDirection|Add0~49_sumout  = SUM(( \yDirection|accelerationCounterUp [19] ) + ( GND ) + ( \yDirection|Add0~54  ))
// \yDirection|Add0~50  = CARRY(( \yDirection|accelerationCounterUp [19] ) + ( GND ) + ( \yDirection|Add0~54  ))

	.dataa(!\yDirection|accelerationCounterUp [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~49_sumout ),
	.cout(\yDirection|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~49 .extended_lut = "off";
defparam \yDirection|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N30
cyclonev_lcell_comb \yDirection|Add0~45 (
// Equation(s):
// \yDirection|Add0~45_sumout  = SUM(( \yDirection|accelerationCounterUp [20] ) + ( GND ) + ( \yDirection|Add0~50  ))
// \yDirection|Add0~46  = CARRY(( \yDirection|accelerationCounterUp [20] ) + ( GND ) + ( \yDirection|Add0~50  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~45_sumout ),
	.cout(\yDirection|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~45 .extended_lut = "off";
defparam \yDirection|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N32
dffeas \yDirection|accelerationCounterUp[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [20]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[20] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N33
cyclonev_lcell_comb \yDirection|Add0~41 (
// Equation(s):
// \yDirection|Add0~41_sumout  = SUM(( \yDirection|accelerationCounterUp [21] ) + ( GND ) + ( \yDirection|Add0~46  ))
// \yDirection|Add0~42  = CARRY(( \yDirection|accelerationCounterUp [21] ) + ( GND ) + ( \yDirection|Add0~46  ))

	.dataa(!\yDirection|accelerationCounterUp [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~41_sumout ),
	.cout(\yDirection|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~41 .extended_lut = "off";
defparam \yDirection|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N35
dffeas \yDirection|accelerationCounterUp[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [21]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[21] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N36
cyclonev_lcell_comb \yDirection|Add0~37 (
// Equation(s):
// \yDirection|Add0~37_sumout  = SUM(( \yDirection|accelerationCounterUp [22] ) + ( GND ) + ( \yDirection|Add0~42  ))
// \yDirection|Add0~38  = CARRY(( \yDirection|accelerationCounterUp [22] ) + ( GND ) + ( \yDirection|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~37_sumout ),
	.cout(\yDirection|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~37 .extended_lut = "off";
defparam \yDirection|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N38
dffeas \yDirection|accelerationCounterUp[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [22]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[22] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N39
cyclonev_lcell_comb \yDirection|Add0~33 (
// Equation(s):
// \yDirection|Add0~33_sumout  = SUM(( \yDirection|accelerationCounterUp [23] ) + ( GND ) + ( \yDirection|Add0~38  ))
// \yDirection|Add0~34  = CARRY(( \yDirection|accelerationCounterUp [23] ) + ( GND ) + ( \yDirection|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~33_sumout ),
	.cout(\yDirection|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~33 .extended_lut = "off";
defparam \yDirection|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N41
dffeas \yDirection|accelerationCounterUp[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [23]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[23] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N42
cyclonev_lcell_comb \yDirection|Add0~101 (
// Equation(s):
// \yDirection|Add0~101_sumout  = SUM(( \yDirection|accelerationCounterUp [24] ) + ( GND ) + ( \yDirection|Add0~34  ))
// \yDirection|Add0~102  = CARRY(( \yDirection|accelerationCounterUp [24] ) + ( GND ) + ( \yDirection|Add0~34  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~101_sumout ),
	.cout(\yDirection|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~101 .extended_lut = "off";
defparam \yDirection|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N44
dffeas \yDirection|accelerationCounterUp[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [24]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[24] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N45
cyclonev_lcell_comb \yDirection|Add0~97 (
// Equation(s):
// \yDirection|Add0~97_sumout  = SUM(( \yDirection|accelerationCounterUp [25] ) + ( GND ) + ( \yDirection|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~97 .extended_lut = "off";
defparam \yDirection|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N47
dffeas \yDirection|accelerationCounterUp[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [25]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[25] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N18
cyclonev_lcell_comb \yDirection|Equal0~4 (
// Equation(s):
// \yDirection|Equal0~4_combout  = ( !\yDirection|accelerationCounterUp [24] & ( !\yDirection|accelerationCounterUp [0] & ( (\yDirection|accelerationCounterUp [25] & (!\yDirection|accelerationCounterUp [4] & (!\yDirection|accelerationCounterUp [1] & 
// !\yDirection|accelerationCounterUp [3]))) ) ) )

	.dataa(!\yDirection|accelerationCounterUp [25]),
	.datab(!\yDirection|accelerationCounterUp [4]),
	.datac(!\yDirection|accelerationCounterUp [1]),
	.datad(!\yDirection|accelerationCounterUp [3]),
	.datae(!\yDirection|accelerationCounterUp [24]),
	.dataf(!\yDirection|accelerationCounterUp [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~4 .extended_lut = "off";
defparam \yDirection|Equal0~4 .lut_mask = 64'h4000000000000000;
defparam \yDirection|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N9
cyclonev_lcell_comb \yDirection|Equal0~5 (
// Equation(s):
// \yDirection|Equal0~5_combout  = ( \yDirection|Equal0~4_combout  & ( (\yDirection|Equal0~2_combout  & (\yDirection|Equal0~0_combout  & (\yDirection|Equal0~3_combout  & \yDirection|Equal0~1_combout ))) ) )

	.dataa(!\yDirection|Equal0~2_combout ),
	.datab(!\yDirection|Equal0~0_combout ),
	.datac(!\yDirection|Equal0~3_combout ),
	.datad(!\yDirection|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~5 .extended_lut = "off";
defparam \yDirection|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \yDirection|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N32
dffeas \yDirection|accelerationCounterUp[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[0] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N33
cyclonev_lcell_comb \yDirection|Add0~81 (
// Equation(s):
// \yDirection|Add0~81_sumout  = SUM(( \yDirection|accelerationCounterUp [1] ) + ( GND ) + ( \yDirection|Add0~86  ))
// \yDirection|Add0~82  = CARRY(( \yDirection|accelerationCounterUp [1] ) + ( GND ) + ( \yDirection|Add0~86  ))

	.dataa(!\yDirection|accelerationCounterUp [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~81_sumout ),
	.cout(\yDirection|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~81 .extended_lut = "off";
defparam \yDirection|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N35
dffeas \yDirection|accelerationCounterUp[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[1] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N36
cyclonev_lcell_comb \yDirection|Add0~5 (
// Equation(s):
// \yDirection|Add0~5_sumout  = SUM(( \yDirection|accelerationCounterUp [2] ) + ( GND ) + ( \yDirection|Add0~82  ))
// \yDirection|Add0~6  = CARRY(( \yDirection|accelerationCounterUp [2] ) + ( GND ) + ( \yDirection|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~5_sumout ),
	.cout(\yDirection|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~5 .extended_lut = "off";
defparam \yDirection|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N38
dffeas \yDirection|accelerationCounterUp[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[2] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N39
cyclonev_lcell_comb \yDirection|Add0~93 (
// Equation(s):
// \yDirection|Add0~93_sumout  = SUM(( \yDirection|accelerationCounterUp [3] ) + ( GND ) + ( \yDirection|Add0~6  ))
// \yDirection|Add0~94  = CARRY(( \yDirection|accelerationCounterUp [3] ) + ( GND ) + ( \yDirection|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~93_sumout ),
	.cout(\yDirection|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~93 .extended_lut = "off";
defparam \yDirection|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N41
dffeas \yDirection|accelerationCounterUp[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[3] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N42
cyclonev_lcell_comb \yDirection|Add0~89 (
// Equation(s):
// \yDirection|Add0~89_sumout  = SUM(( \yDirection|accelerationCounterUp [4] ) + ( GND ) + ( \yDirection|Add0~94  ))
// \yDirection|Add0~90  = CARRY(( \yDirection|accelerationCounterUp [4] ) + ( GND ) + ( \yDirection|Add0~94  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~89_sumout ),
	.cout(\yDirection|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~89 .extended_lut = "off";
defparam \yDirection|Add0~89 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N44
dffeas \yDirection|accelerationCounterUp[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[4] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N45
cyclonev_lcell_comb \yDirection|Add0~77 (
// Equation(s):
// \yDirection|Add0~77_sumout  = SUM(( \yDirection|accelerationCounterUp [5] ) + ( GND ) + ( \yDirection|Add0~90  ))
// \yDirection|Add0~78  = CARRY(( \yDirection|accelerationCounterUp [5] ) + ( GND ) + ( \yDirection|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~77_sumout ),
	.cout(\yDirection|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~77 .extended_lut = "off";
defparam \yDirection|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N47
dffeas \yDirection|accelerationCounterUp[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[5] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N48
cyclonev_lcell_comb \yDirection|Add0~73 (
// Equation(s):
// \yDirection|Add0~73_sumout  = SUM(( \yDirection|accelerationCounterUp [6] ) + ( GND ) + ( \yDirection|Add0~78  ))
// \yDirection|Add0~74  = CARRY(( \yDirection|accelerationCounterUp [6] ) + ( GND ) + ( \yDirection|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~73_sumout ),
	.cout(\yDirection|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~73 .extended_lut = "off";
defparam \yDirection|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N50
dffeas \yDirection|accelerationCounterUp[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[6] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N51
cyclonev_lcell_comb \yDirection|Add0~69 (
// Equation(s):
// \yDirection|Add0~69_sumout  = SUM(( \yDirection|accelerationCounterUp [7] ) + ( GND ) + ( \yDirection|Add0~74  ))
// \yDirection|Add0~70  = CARRY(( \yDirection|accelerationCounterUp [7] ) + ( GND ) + ( \yDirection|Add0~74  ))

	.dataa(!\yDirection|accelerationCounterUp [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~69_sumout ),
	.cout(\yDirection|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~69 .extended_lut = "off";
defparam \yDirection|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N53
dffeas \yDirection|accelerationCounterUp[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[7] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N54
cyclonev_lcell_comb \yDirection|Add0~61 (
// Equation(s):
// \yDirection|Add0~61_sumout  = SUM(( \yDirection|accelerationCounterUp [8] ) + ( GND ) + ( \yDirection|Add0~70  ))
// \yDirection|Add0~62  = CARRY(( \yDirection|accelerationCounterUp [8] ) + ( GND ) + ( \yDirection|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~61_sumout ),
	.cout(\yDirection|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~61 .extended_lut = "off";
defparam \yDirection|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N56
dffeas \yDirection|accelerationCounterUp[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [8]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[8] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N57
cyclonev_lcell_comb \yDirection|Add0~57 (
// Equation(s):
// \yDirection|Add0~57_sumout  = SUM(( \yDirection|accelerationCounterUp [9] ) + ( GND ) + ( \yDirection|Add0~62  ))
// \yDirection|Add0~58  = CARRY(( \yDirection|accelerationCounterUp [9] ) + ( GND ) + ( \yDirection|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~57_sumout ),
	.cout(\yDirection|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~57 .extended_lut = "off";
defparam \yDirection|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N59
dffeas \yDirection|accelerationCounterUp[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [9]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[9] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N0
cyclonev_lcell_comb \yDirection|Add0~65 (
// Equation(s):
// \yDirection|Add0~65_sumout  = SUM(( \yDirection|accelerationCounterUp [10] ) + ( GND ) + ( \yDirection|Add0~58  ))
// \yDirection|Add0~66  = CARRY(( \yDirection|accelerationCounterUp [10] ) + ( GND ) + ( \yDirection|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~65_sumout ),
	.cout(\yDirection|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~65 .extended_lut = "off";
defparam \yDirection|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N2
dffeas \yDirection|accelerationCounterUp[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [10]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[10] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N3
cyclonev_lcell_comb \yDirection|Add0~1 (
// Equation(s):
// \yDirection|Add0~1_sumout  = SUM(( \yDirection|accelerationCounterUp [11] ) + ( GND ) + ( \yDirection|Add0~66  ))
// \yDirection|Add0~2  = CARRY(( \yDirection|accelerationCounterUp [11] ) + ( GND ) + ( \yDirection|Add0~66  ))

	.dataa(!\yDirection|accelerationCounterUp [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~1_sumout ),
	.cout(\yDirection|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~1 .extended_lut = "off";
defparam \yDirection|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N5
dffeas \yDirection|accelerationCounterUp[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [11]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[11] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N6
cyclonev_lcell_comb \yDirection|Add0~29 (
// Equation(s):
// \yDirection|Add0~29_sumout  = SUM(( \yDirection|accelerationCounterUp [12] ) + ( GND ) + ( \yDirection|Add0~2  ))
// \yDirection|Add0~30  = CARRY(( \yDirection|accelerationCounterUp [12] ) + ( GND ) + ( \yDirection|Add0~2  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~29_sumout ),
	.cout(\yDirection|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~29 .extended_lut = "off";
defparam \yDirection|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N8
dffeas \yDirection|accelerationCounterUp[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [12]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[12] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N9
cyclonev_lcell_comb \yDirection|Add0~25 (
// Equation(s):
// \yDirection|Add0~25_sumout  = SUM(( \yDirection|accelerationCounterUp [13] ) + ( GND ) + ( \yDirection|Add0~30  ))
// \yDirection|Add0~26  = CARRY(( \yDirection|accelerationCounterUp [13] ) + ( GND ) + ( \yDirection|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~25_sumout ),
	.cout(\yDirection|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~25 .extended_lut = "off";
defparam \yDirection|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N11
dffeas \yDirection|accelerationCounterUp[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [13]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[13] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N12
cyclonev_lcell_comb \yDirection|Add0~21 (
// Equation(s):
// \yDirection|Add0~21_sumout  = SUM(( \yDirection|accelerationCounterUp [14] ) + ( GND ) + ( \yDirection|Add0~26  ))
// \yDirection|Add0~22  = CARRY(( \yDirection|accelerationCounterUp [14] ) + ( GND ) + ( \yDirection|Add0~26  ))

	.dataa(gnd),
	.datab(!\yDirection|accelerationCounterUp [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~21_sumout ),
	.cout(\yDirection|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~21 .extended_lut = "off";
defparam \yDirection|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \yDirection|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N14
dffeas \yDirection|accelerationCounterUp[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [14]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[14] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N15
cyclonev_lcell_comb \yDirection|Add0~17 (
// Equation(s):
// \yDirection|Add0~17_sumout  = SUM(( \yDirection|accelerationCounterUp [15] ) + ( GND ) + ( \yDirection|Add0~22  ))
// \yDirection|Add0~18  = CARRY(( \yDirection|accelerationCounterUp [15] ) + ( GND ) + ( \yDirection|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~17_sumout ),
	.cout(\yDirection|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~17 .extended_lut = "off";
defparam \yDirection|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N17
dffeas \yDirection|accelerationCounterUp[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [15]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[15] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N18
cyclonev_lcell_comb \yDirection|Add0~13 (
// Equation(s):
// \yDirection|Add0~13_sumout  = SUM(( \yDirection|accelerationCounterUp [16] ) + ( GND ) + ( \yDirection|Add0~18  ))
// \yDirection|Add0~14  = CARRY(( \yDirection|accelerationCounterUp [16] ) + ( GND ) + ( \yDirection|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~13_sumout ),
	.cout(\yDirection|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~13 .extended_lut = "off";
defparam \yDirection|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N20
dffeas \yDirection|accelerationCounterUp[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [16]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[16] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N21
cyclonev_lcell_comb \yDirection|Add0~9 (
// Equation(s):
// \yDirection|Add0~9_sumout  = SUM(( \yDirection|accelerationCounterUp [17] ) + ( GND ) + ( \yDirection|Add0~14  ))
// \yDirection|Add0~10  = CARRY(( \yDirection|accelerationCounterUp [17] ) + ( GND ) + ( \yDirection|Add0~14  ))

	.dataa(!\yDirection|accelerationCounterUp [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~9_sumout ),
	.cout(\yDirection|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~9 .extended_lut = "off";
defparam \yDirection|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \yDirection|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N23
dffeas \yDirection|accelerationCounterUp[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [17]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[17] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N24
cyclonev_lcell_comb \yDirection|Add0~53 (
// Equation(s):
// \yDirection|Add0~53_sumout  = SUM(( \yDirection|accelerationCounterUp [18] ) + ( GND ) + ( \yDirection|Add0~10  ))
// \yDirection|Add0~54  = CARRY(( \yDirection|accelerationCounterUp [18] ) + ( GND ) + ( \yDirection|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerationCounterUp [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add0~53_sumout ),
	.cout(\yDirection|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add0~53 .extended_lut = "off";
defparam \yDirection|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \yDirection|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y41_N26
dffeas \yDirection|accelerationCounterUp[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [18]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[18] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y41_N29
dffeas \yDirection|accelerationCounterUp[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|Equal0~5_combout ),
	.sload(gnd),
	.ena(!\KEY[2]~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerationCounterUp [19]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerationCounterUp[19] .is_wysiwyg = "true";
defparam \yDirection|accelerationCounterUp[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y41_N54
cyclonev_lcell_comb \yDirection|Equal0~2 (
// Equation(s):
// \yDirection|Equal0~2_combout  = ( \yDirection|accelerationCounterUp [22] & ( \yDirection|accelerationCounterUp [21] & ( (\yDirection|accelerationCounterUp [19] & (\yDirection|accelerationCounterUp [20] & (!\yDirection|accelerationCounterUp [18] & 
// \yDirection|accelerationCounterUp [23]))) ) ) )

	.dataa(!\yDirection|accelerationCounterUp [19]),
	.datab(!\yDirection|accelerationCounterUp [20]),
	.datac(!\yDirection|accelerationCounterUp [18]),
	.datad(!\yDirection|accelerationCounterUp [23]),
	.datae(!\yDirection|accelerationCounterUp [22]),
	.dataf(!\yDirection|accelerationCounterUp [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal0~2 .extended_lut = "off";
defparam \yDirection|Equal0~2 .lut_mask = 64'h0000000000000010;
defparam \yDirection|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y42_N0
cyclonev_lcell_comb \yDirection|accelerateUp~0 (
// Equation(s):
// \yDirection|accelerateUp~0_combout  = ( \yDirection|Equal0~1_combout  & ( !\KEY[2]~input_o  & ( (\yDirection|Equal0~2_combout  & (\yDirection|Equal0~3_combout  & (\yDirection|Equal0~4_combout  & \yDirection|Equal0~0_combout ))) ) ) )

	.dataa(!\yDirection|Equal0~2_combout ),
	.datab(!\yDirection|Equal0~3_combout ),
	.datac(!\yDirection|Equal0~4_combout ),
	.datad(!\yDirection|Equal0~0_combout ),
	.datae(!\yDirection|Equal0~1_combout ),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|accelerateUp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|accelerateUp~0 .extended_lut = "off";
defparam \yDirection|accelerateUp~0 .lut_mask = 64'h0000000100000000;
defparam \yDirection|accelerateUp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y42_N2
dffeas \yDirection|accelerateUp (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|accelerateUp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|accelerateUp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|accelerateUp .is_wysiwyg = "true";
defparam \yDirection|accelerateUp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N6
cyclonev_lcell_comb \yDirection|speedYOut~56 (
// Equation(s):
// \yDirection|speedYOut~56_combout  = (\yDirection|Add2~1_sumout  & !\yDirection|Equal2~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|Add2~1_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~56 .extended_lut = "off";
defparam \yDirection|speedYOut~56 .lut_mask = 64'h0F000F000F000F00;
defparam \yDirection|speedYOut~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N45
cyclonev_lcell_comb \yDirection|Add2~9 (
// Equation(s):
// \yDirection|Add2~9_sumout  = SUM(( \yDirection|speedYOut[21]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~14  ))
// \yDirection|Add2~10  = CARRY(( \yDirection|speedYOut[21]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~14  ))

	.dataa(!\yDirection|speedYOut[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [25]),
	.datag(gnd),
	.cin(\yDirection|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~9_sumout ),
	.cout(\yDirection|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~9 .extended_lut = "off";
defparam \yDirection|Add2~9 .lut_mask = 64'h000000FF00005555;
defparam \yDirection|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N6
cyclonev_lcell_comb \yDirection|speedYOut~2 (
// Equation(s):
// \yDirection|speedYOut~2_combout  = ( \yDirection|Add2~9_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut[21]~DUPLICATE_q ))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) # ( !\yDirection|Add2~9_sumout  & ( 
// (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut[21]~DUPLICATE_q )))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((\changeYPosition|Equal0~3_combout )))) ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|speedYOut[21]~DUPLICATE_q ),
	.datad(!\changeYPosition|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~2 .extended_lut = "off";
defparam \yDirection|speedYOut~2 .lut_mask = 64'h0A4E0A4E4E4E4E4E;
defparam \yDirection|speedYOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N27
cyclonev_lcell_comb \yDirection|Equal7~11 (
// Equation(s):
// \yDirection|Equal7~11_combout  = ( \yDirection|speedYOut~20_combout  & ( (\yDirection|speedYOut~19_combout  & \yDirection|speedYOut~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut~19_combout ),
	.datad(!\yDirection|speedYOut~0_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~11 .extended_lut = "off";
defparam \yDirection|Equal7~11 .lut_mask = 64'h00000000000F000F;
defparam \yDirection|Equal7~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y47_N31
dffeas \yDirection|speedYOut[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[8]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y48_N55
dffeas \yDirection|speedYOut[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[6] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N0
cyclonev_lcell_comb \yDirection|Add2~49 (
// Equation(s):
// \yDirection|Add2~49_sumout  = SUM(( \yDirection|speedYOut[6]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \yDirection|Add2~50  = CARRY(( \yDirection|speedYOut[6]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~49_sumout ),
	.cout(\yDirection|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~49 .extended_lut = "off";
defparam \yDirection|Add2~49 .lut_mask = 64'h00000000000000FF;
defparam \yDirection|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N45
cyclonev_lcell_comb \yDirection|speedYOut~42 (
// Equation(s):
// \yDirection|speedYOut~42_combout  = ( \yDirection|speedYOut~12_combout  & ( \yDirection|Add2~49_sumout  ) ) # ( !\yDirection|speedYOut~12_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yDirection|Add2~49_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~42 .extended_lut = "off";
defparam \yDirection|speedYOut~42 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \yDirection|speedYOut~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N0
cyclonev_lcell_comb \yDirection|Add5~61 (
// Equation(s):
// \yDirection|Add5~61_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [6])))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((\yDirection|speedYOut~42_combout )))) ) + ( VCC ) + ( !VCC ))
// \yDirection|Add5~62  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [6])))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((\yDirection|speedYOut~42_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|speedYOut [6]),
	.datad(!\yDirection|speedYOut~42_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~61_sumout ),
	.cout(\yDirection|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~61 .extended_lut = "off";
defparam \yDirection|Add5~61 .lut_mask = 64'h0000000000000A4E;
defparam \yDirection|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N54
cyclonev_lcell_comb \yDirection|speedYOut~51 (
// Equation(s):
// \yDirection|speedYOut~51_combout  = ( \yDirection|Equal7~11_combout  & ( \yDirection|Add5~61_sumout  & ( ((\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~10_combout ) # (!\yDirection|Equal7~0_combout )))) # (\yDirection|speedYOut~13_combout ) ) ) ) 
// # ( !\yDirection|Equal7~11_combout  & ( \yDirection|Add5~61_sumout  & ( (\yDirection|speedYOut~13_combout ) # (\yDirection|accelerateDown~q ) ) ) ) # ( \yDirection|Equal7~11_combout  & ( !\yDirection|Add5~61_sumout  & ( (\yDirection|speedYOut~13_combout  
// & ((!\yDirection|accelerateDown~q ) # ((\yDirection|Equal7~10_combout  & \yDirection|Equal7~0_combout )))) ) ) ) # ( !\yDirection|Equal7~11_combout  & ( !\yDirection|Add5~61_sumout  & ( (!\yDirection|accelerateDown~q  & \yDirection|speedYOut~13_combout ) 
// ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|Equal7~10_combout ),
	.datac(!\yDirection|speedYOut~13_combout ),
	.datad(!\yDirection|Equal7~0_combout ),
	.datae(!\yDirection|Equal7~11_combout ),
	.dataf(!\yDirection|Add5~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~51 .extended_lut = "off";
defparam \yDirection|speedYOut~51 .lut_mask = 64'h0A0A0A0B5F5F5F4F;
defparam \yDirection|speedYOut~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N56
dffeas \yDirection|speedYOut[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[6]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N3
cyclonev_lcell_comb \yDirection|Add2~45 (
// Equation(s):
// \yDirection|Add2~45_sumout  = SUM(( \yDirection|speedYOut[7]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~50  ))
// \yDirection|Add2~46  = CARRY(( \yDirection|speedYOut[7]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [25]),
	.datad(!\yDirection|speedYOut[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~45_sumout ),
	.cout(\yDirection|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~45 .extended_lut = "off";
defparam \yDirection|Add2~45 .lut_mask = 64'h00000F0F000000FF;
defparam \yDirection|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N53
dffeas \yDirection|speedYOut[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[7] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N45
cyclonev_lcell_comb \yDirection|speedYOut~11 (
// Equation(s):
// \yDirection|speedYOut~11_combout  = ( \yDirection|speedYOut [7] & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (\yDirection|Add2~45_sumout  & !\yDirection|Equal2~2_combout ))) ) ) # ( !\yDirection|speedYOut [7] & ( 
// (!\changeYPosition|Equal0~3_combout  & (\yDirection|accelerateUp~q  & (\yDirection|Add2~45_sumout  & !\yDirection|Equal2~2_combout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Add2~45_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~11 .extended_lut = "off";
defparam \yDirection|speedYOut~11 .lut_mask = 64'h02000200CECCCECC;
defparam \yDirection|speedYOut~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N18
cyclonev_lcell_comb \yDirection|speedYOut~57 (
// Equation(s):
// \yDirection|speedYOut~57_combout  = ( \yDirection|Add2~1_sumout  & ( (!\yDirection|Equal2~2_combout  & !\changeYPosition|Equal0~3_combout ) ) )

	.dataa(gnd),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\changeYPosition|Equal0~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~57 .extended_lut = "off";
defparam \yDirection|speedYOut~57 .lut_mask = 64'h00000000C0C0C0C0;
defparam \yDirection|speedYOut~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N3
cyclonev_lcell_comb \yDirection|Add5~57 (
// Equation(s):
// \yDirection|Add5~57_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [25])) # (\yDirection|accelerateUp~q  & ((\yDirection|speedYOut~57_combout ))) ) + ( \yDirection|speedYOut~11_combout  ) + ( \yDirection|Add5~62  ))
// \yDirection|Add5~58  = CARRY(( (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [25])) # (\yDirection|accelerateUp~q  & ((\yDirection|speedYOut~57_combout ))) ) + ( \yDirection|speedYOut~11_combout  ) + ( \yDirection|Add5~62  ))

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [25]),
	.datad(!\yDirection|speedYOut~57_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~11_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~57_sumout ),
	.cout(\yDirection|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~57 .extended_lut = "off";
defparam \yDirection|Add5~57 .lut_mask = 64'h0000FF0000000A5F;
defparam \yDirection|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N51
cyclonev_lcell_comb \yDirection|speedYOut~50 (
// Equation(s):
// \yDirection|speedYOut~50_combout  = ( \yDirection|speedYOut~11_combout  & ( \yDirection|Add5~57_sumout  ) ) # ( !\yDirection|speedYOut~11_combout  & ( \yDirection|Add5~57_sumout  & ( (\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~0_combout ) # 
// ((!\yDirection|Equal7~10_combout ) # (!\yDirection|Equal7~11_combout )))) ) ) ) # ( \yDirection|speedYOut~11_combout  & ( !\yDirection|Add5~57_sumout  & ( (!\yDirection|accelerateDown~q ) # ((\yDirection|Equal7~0_combout  & (\yDirection|Equal7~10_combout  
// & \yDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|Equal7~0_combout ),
	.datac(!\yDirection|Equal7~10_combout ),
	.datad(!\yDirection|Equal7~11_combout ),
	.datae(!\yDirection|speedYOut~11_combout ),
	.dataf(!\yDirection|Add5~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~50 .extended_lut = "off";
defparam \yDirection|speedYOut~50 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \yDirection|speedYOut~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N52
dffeas \yDirection|speedYOut[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[7]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N6
cyclonev_lcell_comb \yDirection|Add2~77 (
// Equation(s):
// \yDirection|Add2~77_sumout  = SUM(( \yDirection|speedYOut[8]~DUPLICATE_q  ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~46  ))
// \yDirection|Add2~78  = CARRY(( \yDirection|speedYOut[8]~DUPLICATE_q  ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~46  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~77_sumout ),
	.cout(\yDirection|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~77 .extended_lut = "off";
defparam \yDirection|Add2~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \yDirection|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N9
cyclonev_lcell_comb \yDirection|Add2~73 (
// Equation(s):
// \yDirection|Add2~73_sumout  = SUM(( \yDirection|speedYOut [9] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~78  ))
// \yDirection|Add2~74  = CARRY(( \yDirection|speedYOut [9] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~78  ))

	.dataa(!\yDirection|speedYOut [9]),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~73_sumout ),
	.cout(\yDirection|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~73 .extended_lut = "off";
defparam \yDirection|Add2~73 .lut_mask = 64'h0000CCCC00005555;
defparam \yDirection|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N12
cyclonev_lcell_comb \yDirection|Add2~41 (
// Equation(s):
// \yDirection|Add2~41_sumout  = SUM(( \yDirection|speedYOut [10] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~74  ))
// \yDirection|Add2~42  = CARRY(( \yDirection|speedYOut [10] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~74  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~41_sumout ),
	.cout(\yDirection|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~41 .extended_lut = "off";
defparam \yDirection|Add2~41 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N21
cyclonev_lcell_comb \yDirection|speedYOut~10 (
// Equation(s):
// \yDirection|speedYOut~10_combout  = ( \yDirection|speedYOut [10] & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~41_sumout ))) ) ) # ( !\yDirection|speedYOut [10] & ( 
// (!\changeYPosition|Equal0~3_combout  & (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~41_sumout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Equal2~2_combout ),
	.datad(!\yDirection|Add2~41_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~10 .extended_lut = "off";
defparam \yDirection|speedYOut~10 .lut_mask = 64'h00200020CCECCCEC;
defparam \yDirection|speedYOut~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N6
cyclonev_lcell_comb \yDirection|Add5~53 (
// Equation(s):
// \yDirection|Add5~53_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~20_combout 
//  ) + ( \yDirection|Add5~58  ))
// \yDirection|Add5~54  = CARRY(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~20_combout  ) + 
// ( \yDirection|Add5~58  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~20_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~53_sumout ),
	.cout(\yDirection|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~53 .extended_lut = "off";
defparam \yDirection|Add5~53 .lut_mask = 64'h0000FF000000CFC5;
defparam \yDirection|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N9
cyclonev_lcell_comb \yDirection|Add5~49 (
// Equation(s):
// \yDirection|Add5~49_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~19_combout 
//  ) + ( \yDirection|Add5~54  ))
// \yDirection|Add5~50  = CARRY(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~19_combout  ) + 
// ( \yDirection|Add5~54  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~19_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~49_sumout ),
	.cout(\yDirection|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~49 .extended_lut = "off";
defparam \yDirection|Add5~49 .lut_mask = 64'h0000FF000000CFC5;
defparam \yDirection|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N12
cyclonev_lcell_comb \yDirection|Add5~45 (
// Equation(s):
// \yDirection|Add5~45_sumout  = SUM(( \yDirection|speedYOut~10_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) 
// + ( \yDirection|Add5~50  ))
// \yDirection|Add5~46  = CARRY(( \yDirection|speedYOut~10_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( 
// \yDirection|Add5~50  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~10_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~45_sumout ),
	.cout(\yDirection|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~45 .extended_lut = "off";
defparam \yDirection|Add5~45 .lut_mask = 64'h0000CFC5000000FF;
defparam \yDirection|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N48
cyclonev_lcell_comb \yDirection|speedYOut~47 (
// Equation(s):
// \yDirection|speedYOut~47_combout  = ( \yDirection|speedYOut~10_combout  & ( \yDirection|Add5~45_sumout  ) ) # ( !\yDirection|speedYOut~10_combout  & ( \yDirection|Add5~45_sumout  & ( (\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~0_combout ) # 
// ((!\yDirection|Equal7~11_combout ) # (!\yDirection|Equal7~10_combout )))) ) ) ) # ( \yDirection|speedYOut~10_combout  & ( !\yDirection|Add5~45_sumout  & ( (!\yDirection|accelerateDown~q ) # ((\yDirection|Equal7~0_combout  & (\yDirection|Equal7~11_combout  
// & \yDirection|Equal7~10_combout ))) ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|Equal7~0_combout ),
	.datac(!\yDirection|Equal7~11_combout ),
	.datad(!\yDirection|Equal7~10_combout ),
	.datae(!\yDirection|speedYOut~10_combout ),
	.dataf(!\yDirection|Add5~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~47 .extended_lut = "off";
defparam \yDirection|speedYOut~47 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \yDirection|speedYOut~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N49
dffeas \yDirection|speedYOut[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[10] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N15
cyclonev_lcell_comb \yDirection|Add2~69 (
// Equation(s):
// \yDirection|Add2~69_sumout  = SUM(( \yDirection|speedYOut [11] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~42  ))
// \yDirection|Add2~70  = CARRY(( \yDirection|speedYOut [11] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~42  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(!\yDirection|speedYOut [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~69_sumout ),
	.cout(\yDirection|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~69 .extended_lut = "off";
defparam \yDirection|Add2~69 .lut_mask = 64'h0000CCCC000000FF;
defparam \yDirection|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N18
cyclonev_lcell_comb \yDirection|Add2~25 (
// Equation(s):
// \yDirection|Add2~25_sumout  = SUM(( \yDirection|speedYOut [12] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~70  ))
// \yDirection|Add2~26  = CARRY(( \yDirection|speedYOut [12] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~70  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~25_sumout ),
	.cout(\yDirection|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~25 .extended_lut = "off";
defparam \yDirection|Add2~25 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N21
cyclonev_lcell_comb \yDirection|Add2~21 (
// Equation(s):
// \yDirection|Add2~21_sumout  = SUM(( \yDirection|speedYOut [13] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~26  ))
// \yDirection|Add2~22  = CARRY(( \yDirection|speedYOut [13] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~26  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~21_sumout ),
	.cout(\yDirection|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~21 .extended_lut = "off";
defparam \yDirection|Add2~21 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N24
cyclonev_lcell_comb \yDirection|Add2~65 (
// Equation(s):
// \yDirection|Add2~65_sumout  = SUM(( \yDirection|speedYOut [14] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~22  ))
// \yDirection|Add2~66  = CARRY(( \yDirection|speedYOut [14] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~22  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~65_sumout ),
	.cout(\yDirection|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~65 .extended_lut = "off";
defparam \yDirection|Add2~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \yDirection|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N27
cyclonev_lcell_comb \yDirection|Add2~37 (
// Equation(s):
// \yDirection|Add2~37_sumout  = SUM(( \yDirection|speedYOut[15]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~66  ))
// \yDirection|Add2~38  = CARRY(( \yDirection|speedYOut[15]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~66  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~37_sumout ),
	.cout(\yDirection|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~37 .extended_lut = "off";
defparam \yDirection|Add2~37 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N30
cyclonev_lcell_comb \yDirection|Add2~17 (
// Equation(s):
// \yDirection|Add2~17_sumout  = SUM(( \yDirection|speedYOut [16] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~38  ))
// \yDirection|Add2~18  = CARRY(( \yDirection|speedYOut [16] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~38  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(!\yDirection|speedYOut [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~17_sumout ),
	.cout(\yDirection|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~17 .extended_lut = "off";
defparam \yDirection|Add2~17 .lut_mask = 64'h00003333000000FF;
defparam \yDirection|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N24
cyclonev_lcell_comb \yDirection|speedYOut~4 (
// Equation(s):
// \yDirection|speedYOut~4_combout  = ( \yDirection|Equal2~2_combout  & ( (!\yDirection|accelerateUp~q  & \yDirection|speedYOut [16]) ) ) # ( !\yDirection|Equal2~2_combout  & ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [16])))) # 
// (\yDirection|accelerateUp~q  & (((\yDirection|Add2~17_sumout )) # (\changeYPosition|Equal0~3_combout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Add2~17_sumout ),
	.datad(!\yDirection|speedYOut [16]),
	.datae(gnd),
	.dataf(!\yDirection|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~4 .extended_lut = "off";
defparam \yDirection|speedYOut~4 .lut_mask = 64'h13DF13DF00CC00CC;
defparam \yDirection|speedYOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N27
cyclonev_lcell_comb \yDirection|Add5~25 (
// Equation(s):
// \yDirection|Add5~25_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~9_combout  ) 
// + ( \yDirection|Add5~30  ))
// \yDirection|Add5~26  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~9_combout  ) + ( 
// \yDirection|Add5~30  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~9_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~25_sumout ),
	.cout(\yDirection|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~25 .extended_lut = "off";
defparam \yDirection|Add5~25 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N30
cyclonev_lcell_comb \yDirection|Add5~69 (
// Equation(s):
// \yDirection|Add5~69_sumout  = SUM(( \yDirection|speedYOut~4_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) 
// + ( \yDirection|Add5~26  ))
// \yDirection|Add5~70  = CARRY(( \yDirection|speedYOut~4_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( 
// \yDirection|Add5~26  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~4_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~69_sumout ),
	.cout(\yDirection|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~69 .extended_lut = "off";
defparam \yDirection|Add5~69 .lut_mask = 64'h0000CFC5000000FF;
defparam \yDirection|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N15
cyclonev_lcell_comb \yDirection|speedYOut~53 (
// Equation(s):
// \yDirection|speedYOut~53_combout  = ( \yDirection|speedYOut~4_combout  & ( (!\yDirection|speedYOut[24]~21_combout ) # ((\yDirection|Add5~69_sumout ) # (\yDirection|speedYOut[24]~27_combout )) ) ) # ( !\yDirection|speedYOut~4_combout  & ( 
// ((\yDirection|speedYOut[24]~21_combout  & \yDirection|Add5~69_sumout )) # (\yDirection|speedYOut[24]~27_combout ) ) )

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(!\yDirection|Add5~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~53 .extended_lut = "off";
defparam \yDirection|speedYOut~53 .lut_mask = 64'h37373737BFBFBFBF;
defparam \yDirection|speedYOut~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N16
dffeas \yDirection|speedYOut[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[16] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N18
cyclonev_lcell_comb \changeYPosition|Equal0~0 (
// Equation(s):
// \changeYPosition|Equal0~0_combout  = ( !\yDirection|speedYOut [16] & ( !\yDirection|speedYOut [24] & ( (!\yDirection|speedYOut [25] & (!\yDirection|speedYOut [12] & (!\yDirection|speedYOut[21]~DUPLICATE_q  & !\yDirection|speedYOut [20]))) ) ) )

	.dataa(!\yDirection|speedYOut [25]),
	.datab(!\yDirection|speedYOut [12]),
	.datac(!\yDirection|speedYOut[21]~DUPLICATE_q ),
	.datad(!\yDirection|speedYOut [20]),
	.datae(!\yDirection|speedYOut [16]),
	.dataf(!\yDirection|speedYOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Equal0~0 .extended_lut = "off";
defparam \changeYPosition|Equal0~0 .lut_mask = 64'h8000000000000000;
defparam \changeYPosition|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N7
dffeas \yDirection|speedYOut[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[15] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N33
cyclonev_lcell_comb \yDirection|Add2~33 (
// Equation(s):
// \yDirection|Add2~33_sumout  = SUM(( \yDirection|speedYOut[17]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~18  ))
// \yDirection|Add2~34  = CARRY(( \yDirection|speedYOut[17]~DUPLICATE_q  ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~18  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~33_sumout ),
	.cout(\yDirection|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~33 .extended_lut = "off";
defparam \yDirection|Add2~33 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N42
cyclonev_lcell_comb \yDirection|speedYOut~8 (
// Equation(s):
// \yDirection|speedYOut~8_combout  = ( \yDirection|speedYOut[17]~DUPLICATE_q  & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~33_sumout ))) ) ) # ( 
// !\yDirection|speedYOut[17]~DUPLICATE_q  & ( (!\changeYPosition|Equal0~3_combout  & (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~33_sumout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Equal2~2_combout ),
	.datad(!\yDirection|Add2~33_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~8 .extended_lut = "off";
defparam \yDirection|speedYOut~8 .lut_mask = 64'h00200020CCECCCEC;
defparam \yDirection|speedYOut~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N33
cyclonev_lcell_comb \yDirection|Add5~65 (
// Equation(s):
// \yDirection|Add5~65_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~8_combout  ) 
// + ( \yDirection|Add5~70  ))
// \yDirection|Add5~66  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~8_combout  ) + ( 
// \yDirection|Add5~70  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~8_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~65_sumout ),
	.cout(\yDirection|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~65 .extended_lut = "off";
defparam \yDirection|Add5~65 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N3
cyclonev_lcell_comb \yDirection|speedYOut~52 (
// Equation(s):
// \yDirection|speedYOut~52_combout  = ( \yDirection|speedYOut~8_combout  & ( (!\yDirection|speedYOut[24]~21_combout ) # (\yDirection|Add5~65_sumout ) ) ) # ( !\yDirection|speedYOut~8_combout  & ( (\yDirection|speedYOut[24]~21_combout  & 
// \yDirection|Add5~65_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut[24]~21_combout ),
	.datad(!\yDirection|Add5~65_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~52 .extended_lut = "off";
defparam \yDirection|speedYOut~52 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \yDirection|speedYOut~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N4
dffeas \yDirection|speedYOut[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[17]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N36
cyclonev_lcell_comb \changeYPosition|Equal0~1 (
// Equation(s):
// \changeYPosition|Equal0~1_combout  = ( !\yDirection|speedYOut [13] & ( !\yDirection|speedYOut [23] & ( (!\yDirection|speedYOut [10] & (!\yDirection|speedYOut [15] & (!\yDirection|speedYOut [7] & !\yDirection|speedYOut[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\yDirection|speedYOut [10]),
	.datab(!\yDirection|speedYOut [15]),
	.datac(!\yDirection|speedYOut [7]),
	.datad(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datae(!\yDirection|speedYOut [13]),
	.dataf(!\yDirection|speedYOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Equal0~1 .extended_lut = "off";
defparam \changeYPosition|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \changeYPosition|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N9
cyclonev_lcell_comb \yDirection|Equal4~1 (
// Equation(s):
// \yDirection|Equal4~1_combout  = ( \changeYPosition|Equal0~1_combout  & ( (\yDirection|Equal4~0_combout  & (\yDirection|speedYOut [8] & (\yDirection|speedYOut [9] & \changeYPosition|Equal0~0_combout ))) ) )

	.dataa(!\yDirection|Equal4~0_combout ),
	.datab(!\yDirection|speedYOut [8]),
	.datac(!\yDirection|speedYOut [9]),
	.datad(!\changeYPosition|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\changeYPosition|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal4~1 .extended_lut = "off";
defparam \yDirection|Equal4~1 .lut_mask = 64'h0000000000010001;
defparam \yDirection|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N12
cyclonev_lcell_comb \yDirection|speedYOut~19 (
// Equation(s):
// \yDirection|speedYOut~19_combout  = ( \yDirection|speedYOut [9] & ( \yDirection|Add2~73_sumout  & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & !\yDirection|Equal2~2_combout )) ) ) ) # ( !\yDirection|speedYOut [9] & ( 
// \yDirection|Add2~73_sumout  & ( (!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|accelerateUp~q )) ) ) ) # ( \yDirection|speedYOut [9] & ( !\yDirection|Add2~73_sumout  & ( (!\yDirection|accelerateUp~q ) # 
// ((!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|Equal4~1_combout ))) ) ) ) # ( !\yDirection|speedYOut [9] & ( !\yDirection|Add2~73_sumout  & ( (!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & 
// (\yDirection|Equal4~1_combout  & \yDirection|accelerateUp~q ))) ) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|Equal4~1_combout ),
	.datad(!\yDirection|accelerateUp~q ),
	.datae(!\yDirection|speedYOut [9]),
	.dataf(!\yDirection|Add2~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~19 .extended_lut = "off";
defparam \yDirection|speedYOut~19 .lut_mask = 64'h0008FF080088FF88;
defparam \yDirection|speedYOut~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N51
cyclonev_lcell_comb \yDirection|speedYOut~48 (
// Equation(s):
// \yDirection|speedYOut~48_combout  = ( \yDirection|Equal7~6_combout  & ( (!\yDirection|speedYOut[24]~27_combout  & \yDirection|speedYOut~19_combout ) ) ) # ( !\yDirection|Equal7~6_combout  & ( (!\yDirection|speedYOut[24]~27_combout  & 
// ((!\yDirection|accelerateDown~q  & (\yDirection|speedYOut~19_combout )) # (\yDirection|accelerateDown~q  & ((\yDirection|Add5~49_sumout ))))) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(!\yDirection|speedYOut~19_combout ),
	.datad(!\yDirection|Add5~49_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|Equal7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~48 .extended_lut = "off";
defparam \yDirection|speedYOut~48 .lut_mask = 64'h084C084C0C0C0C0C;
defparam \yDirection|speedYOut~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N52
dffeas \yDirection|speedYOut[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[9] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N45
cyclonev_lcell_comb \yDirection|Equal2~0 (
// Equation(s):
// \yDirection|Equal2~0_combout  = ( !\yDirection|speedYOut [9] & ( (!\yDirection|speedYOut [8] & \yDirection|speedYOut [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [8]),
	.datad(!\yDirection|speedYOut [13]),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal2~0 .extended_lut = "off";
defparam \yDirection|Equal2~0 .lut_mask = 64'h00F000F000000000;
defparam \yDirection|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N5
dffeas \yDirection|speedYOut[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[17] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N0
cyclonev_lcell_comb \changeYPosition|Equal0~4 (
// Equation(s):
// \changeYPosition|Equal0~4_combout  = ( !\yDirection|speedYOut [7] & ( (!\yDirection|speedYOut [10] & (!\yDirection|speedYOut [15] & (!\yDirection|speedYOut [23] & !\yDirection|speedYOut [17]))) ) )

	.dataa(!\yDirection|speedYOut [10]),
	.datab(!\yDirection|speedYOut [15]),
	.datac(!\yDirection|speedYOut [23]),
	.datad(!\yDirection|speedYOut [17]),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Equal0~4 .extended_lut = "off";
defparam \changeYPosition|Equal0~4 .lut_mask = 64'h8000800000000000;
defparam \changeYPosition|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N54
cyclonev_lcell_comb \yDirection|speedYOut~22 (
// Equation(s):
// \yDirection|speedYOut~22_combout  = ( \yDirection|accelerateUp~q  & ( \changeYPosition|Equal0~4_combout  & ( (!\yDirection|Equal4~0_combout ) # ((!\yDirection|Equal2~0_combout ) # ((!\yDirection|Equal2~1_combout ) # (!\yDirection|speedYOut [12]))) ) ) ) # 
// ( \yDirection|accelerateUp~q  & ( !\changeYPosition|Equal0~4_combout  ) )

	.dataa(!\yDirection|Equal4~0_combout ),
	.datab(!\yDirection|Equal2~0_combout ),
	.datac(!\yDirection|Equal2~1_combout ),
	.datad(!\yDirection|speedYOut [12]),
	.datae(!\yDirection|accelerateUp~q ),
	.dataf(!\changeYPosition|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~22 .extended_lut = "off";
defparam \yDirection|speedYOut~22 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \yDirection|speedYOut~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N6
cyclonev_lcell_comb \yDirection|speedYOut~41 (
// Equation(s):
// \yDirection|speedYOut~41_combout  = ( \yDirection|speedYOut [19] & ( !\yDirection|accelerateUp~q  ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~41 .extended_lut = "off";
defparam \yDirection|speedYOut~41 .lut_mask = 64'h00000000AAAAAAAA;
defparam \yDirection|speedYOut~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N36
cyclonev_lcell_comb \yDirection|Add2~61 (
// Equation(s):
// \yDirection|Add2~61_sumout  = SUM(( \yDirection|speedYOut[18]~DUPLICATE_q  ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~34  ))
// \yDirection|Add2~62  = CARRY(( \yDirection|speedYOut[18]~DUPLICATE_q  ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~34  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~61_sumout ),
	.cout(\yDirection|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~61 .extended_lut = "off";
defparam \yDirection|Add2~61 .lut_mask = 64'h0000CCCC00000F0F;
defparam \yDirection|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N39
cyclonev_lcell_comb \yDirection|Add2~57 (
// Equation(s):
// \yDirection|Add2~57_sumout  = SUM(( \yDirection|speedYOut [19] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~62  ))
// \yDirection|Add2~58  = CARRY(( \yDirection|speedYOut [19] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~62  ))

	.dataa(!\yDirection|speedYOut [19]),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~57_sumout ),
	.cout(\yDirection|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~57 .extended_lut = "off";
defparam \yDirection|Add2~57 .lut_mask = 64'h0000CCCC00005555;
defparam \yDirection|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N9
cyclonev_lcell_comb \yDirection|speedYOut~40 (
// Equation(s):
// \yDirection|speedYOut~40_combout  = (!\yDirection|accelerateUp~q  & \yDirection|speedYOut [22])

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~40 .extended_lut = "off";
defparam \yDirection|speedYOut~40 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \yDirection|speedYOut~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N42
cyclonev_lcell_comb \yDirection|Equal7~9 (
// Equation(s):
// \yDirection|Equal7~9_combout  = ( \yDirection|Add2~57_sumout  & ( \yDirection|speedYOut~40_combout  & ( (!\yDirection|speedYOut~22_combout  & !\yDirection|speedYOut~41_combout ) ) ) ) # ( !\yDirection|Add2~57_sumout  & ( \yDirection|speedYOut~40_combout  
// & ( (!\yDirection|speedYOut~41_combout  & ((!\yDirection|speedYOut~22_combout ) # (\yDirection|speedYOut~12_combout ))) ) ) ) # ( \yDirection|Add2~57_sumout  & ( !\yDirection|speedYOut~40_combout  & ( (!\yDirection|speedYOut~22_combout ) # 
// ((\yDirection|speedYOut~12_combout  & !\yDirection|Add2~53_sumout )) ) ) ) # ( !\yDirection|Add2~57_sumout  & ( !\yDirection|speedYOut~40_combout  & ( (!\yDirection|speedYOut~22_combout ) # ((\yDirection|speedYOut~12_combout  & 
// ((!\yDirection|speedYOut~41_combout ) # (!\yDirection|Add2~53_sumout )))) ) ) )

	.dataa(!\yDirection|speedYOut~22_combout ),
	.datab(!\yDirection|speedYOut~41_combout ),
	.datac(!\yDirection|speedYOut~12_combout ),
	.datad(!\yDirection|Add2~53_sumout ),
	.datae(!\yDirection|Add2~57_sumout ),
	.dataf(!\yDirection|speedYOut~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~9 .extended_lut = "off";
defparam \yDirection|Equal7~9 .lut_mask = 64'hAFAEAFAA8C8C8888;
defparam \yDirection|Equal7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N12
cyclonev_lcell_comb \yDirection|Equal7~12 (
// Equation(s):
// \yDirection|Equal7~12_combout  = ( !\yDirection|accelerateUp~q  & ( (((\yDirection|speedYOut[6]~DUPLICATE_q  & ((\yDirection|speedYOut [14]))))) ) ) # ( \yDirection|accelerateUp~q  & ( (!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout 
// ) # ((\yDirection|Add2~49_sumout  & (\yDirection|Add2~65_sumout ))))) ) )

	.dataa(!\yDirection|Add2~49_sumout ),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|Add2~65_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(!\yDirection|accelerateUp~q ),
	.dataf(!\yDirection|speedYOut [14]),
	.datag(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~12 .extended_lut = "on";
defparam \yDirection|Equal7~12 .lut_mask = 64'h0000CD000F0FCD00;
defparam \yDirection|Equal7~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N39
cyclonev_lcell_comb \yDirection|speedYOut~16 (
// Equation(s):
// \yDirection|speedYOut~16_combout  = ( \yDirection|speedYOut [18] & ( (!\yDirection|accelerateUp~q ) # ((!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~61_sumout )))) ) ) # ( !\yDirection|speedYOut [18] & ( 
// (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~61_sumout )))) ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|Add2~61_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~16 .extended_lut = "off";
defparam \yDirection|speedYOut~16 .lut_mask = 64'h45004500EFAAEFAA;
defparam \yDirection|speedYOut~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N27
cyclonev_lcell_comb \yDirection|speedYOut~39 (
// Equation(s):
// \yDirection|speedYOut~39_combout  = ( \yDirection|speedYOut [23] & ( !\yDirection|accelerateUp~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~39 .extended_lut = "off";
defparam \yDirection|speedYOut~39 .lut_mask = 64'h00000000F0F0F0F0;
defparam \yDirection|speedYOut~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N0
cyclonev_lcell_comb \yDirection|Equal7~8 (
// Equation(s):
// \yDirection|Equal7~8_combout  = ( !\yDirection|speedYOut~10_combout  & ( !\yDirection|speedYOut~9_combout  & ( (!\yDirection|speedYOut~39_combout  & (((!\yDirection|speedYOut~22_combout ) # (!\yDirection|Add2~29_sumout )) # 
// (\changeYPosition|Equal0~3_combout ))) ) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut~39_combout ),
	.datac(!\yDirection|speedYOut~22_combout ),
	.datad(!\yDirection|Add2~29_sumout ),
	.datae(!\yDirection|speedYOut~10_combout ),
	.dataf(!\yDirection|speedYOut~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~8 .extended_lut = "off";
defparam \yDirection|Equal7~8 .lut_mask = 64'hCCC4000000000000;
defparam \yDirection|Equal7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N51
cyclonev_lcell_comb \yDirection|speedYOut~38 (
// Equation(s):
// \yDirection|speedYOut~38_combout  = ( \yDirection|speedYOut[7]~DUPLICATE_q  & ( !\yDirection|accelerateUp~q  ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~38 .extended_lut = "off";
defparam \yDirection|speedYOut~38 .lut_mask = 64'h00000000AAAAAAAA;
defparam \yDirection|speedYOut~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N48
cyclonev_lcell_comb \yDirection|speedYOut~37 (
// Equation(s):
// \yDirection|speedYOut~37_combout  = ( \yDirection|speedYOut[17]~DUPLICATE_q  & ( !\yDirection|accelerateUp~q  ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~37 .extended_lut = "off";
defparam \yDirection|speedYOut~37 .lut_mask = 64'h00000000AAAAAAAA;
defparam \yDirection|speedYOut~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N24
cyclonev_lcell_comb \yDirection|Equal7~7 (
// Equation(s):
// \yDirection|Equal7~7_combout  = ( \yDirection|Add2~33_sumout  & ( \yDirection|speedYOut~22_combout  & ( (!\yDirection|speedYOut~38_combout  & (\changeYPosition|Equal0~3_combout  & !\yDirection|speedYOut~37_combout )) ) ) ) # ( !\yDirection|Add2~33_sumout  
// & ( \yDirection|speedYOut~22_combout  & ( (!\yDirection|speedYOut~38_combout  & (!\yDirection|speedYOut~37_combout  & ((!\yDirection|Add2~45_sumout ) # (\changeYPosition|Equal0~3_combout )))) ) ) ) # ( \yDirection|Add2~33_sumout  & ( 
// !\yDirection|speedYOut~22_combout  & ( (!\yDirection|speedYOut~38_combout  & !\yDirection|speedYOut~37_combout ) ) ) ) # ( !\yDirection|Add2~33_sumout  & ( !\yDirection|speedYOut~22_combout  & ( (!\yDirection|speedYOut~38_combout  & 
// !\yDirection|speedYOut~37_combout ) ) ) )

	.dataa(!\yDirection|speedYOut~38_combout ),
	.datab(!\changeYPosition|Equal0~3_combout ),
	.datac(!\yDirection|Add2~45_sumout ),
	.datad(!\yDirection|speedYOut~37_combout ),
	.datae(!\yDirection|Add2~33_sumout ),
	.dataf(!\yDirection|speedYOut~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~7 .extended_lut = "off";
defparam \yDirection|Equal7~7 .lut_mask = 64'hAA00AA00A2002200;
defparam \yDirection|Equal7~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N18
cyclonev_lcell_comb \yDirection|Equal7~10 (
// Equation(s):
// \yDirection|Equal7~10_combout  = ( \yDirection|Equal7~8_combout  & ( \yDirection|Equal7~7_combout  & ( (\yDirection|speedYOut~18_combout  & (!\yDirection|Equal7~9_combout  & (\yDirection|Equal7~12_combout  & \yDirection|speedYOut~16_combout ))) ) ) )

	.dataa(!\yDirection|speedYOut~18_combout ),
	.datab(!\yDirection|Equal7~9_combout ),
	.datac(!\yDirection|Equal7~12_combout ),
	.datad(!\yDirection|speedYOut~16_combout ),
	.datae(!\yDirection|Equal7~8_combout ),
	.dataf(!\yDirection|Equal7~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~10 .extended_lut = "off";
defparam \yDirection|Equal7~10 .lut_mask = 64'h0000000000000004;
defparam \yDirection|Equal7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N15
cyclonev_lcell_comb \yDirection|Add5~41 (
// Equation(s):
// \yDirection|Add5~41_sumout  = SUM(( \yDirection|speedYOut~18_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout 
// ))) ) + ( \yDirection|Add5~46  ))
// \yDirection|Add5~42  = CARRY(( \yDirection|speedYOut~18_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + 
// ( \yDirection|Add5~46  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~18_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~41_sumout ),
	.cout(\yDirection|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~41 .extended_lut = "off";
defparam \yDirection|Add5~41 .lut_mask = 64'h0000303A000000FF;
defparam \yDirection|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N15
cyclonev_lcell_comb \yDirection|speedYOut~46 (
// Equation(s):
// \yDirection|speedYOut~46_combout  = ( \yDirection|speedYOut~18_combout  & ( \yDirection|Add5~41_sumout  ) ) # ( !\yDirection|speedYOut~18_combout  & ( \yDirection|Add5~41_sumout  & ( (\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~0_combout ) # 
// ((!\yDirection|Equal7~10_combout ) # (!\yDirection|Equal7~11_combout )))) ) ) ) # ( \yDirection|speedYOut~18_combout  & ( !\yDirection|Add5~41_sumout  & ( (!\yDirection|accelerateDown~q ) # ((\yDirection|Equal7~0_combout  & (\yDirection|Equal7~10_combout  
// & \yDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|Equal7~0_combout ),
	.datac(!\yDirection|Equal7~10_combout ),
	.datad(!\yDirection|Equal7~11_combout ),
	.datae(!\yDirection|speedYOut~18_combout ),
	.dataf(!\yDirection|Add5~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~46 .extended_lut = "off";
defparam \yDirection|speedYOut~46 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \yDirection|speedYOut~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N16
dffeas \yDirection|speedYOut[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[11] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N42
cyclonev_lcell_comb \yDirection|speedYOut~18 (
// Equation(s):
// \yDirection|speedYOut~18_combout  = ( \yDirection|accelerateUp~q  & ( (!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~69_sumout ))) ) ) # ( !\yDirection|accelerateUp~q  & ( \yDirection|speedYOut [11] ) )

	.dataa(!\yDirection|speedYOut [11]),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|Add2~69_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|accelerateUp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~18 .extended_lut = "off";
defparam \yDirection|speedYOut~18 .lut_mask = 64'h55555555CF00CF00;
defparam \yDirection|speedYOut~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N18
cyclonev_lcell_comb \yDirection|Add5~37 (
// Equation(s):
// \yDirection|Add5~37_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~6_combout  ) 
// + ( \yDirection|Add5~42  ))
// \yDirection|Add5~38  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~6_combout  ) + ( 
// \yDirection|Add5~42  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~6_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~37_sumout ),
	.cout(\yDirection|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~37 .extended_lut = "off";
defparam \yDirection|Add5~37 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N21
cyclonev_lcell_comb \yDirection|Add5~33 (
// Equation(s):
// \yDirection|Add5~33_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~5_combout  ) 
// + ( \yDirection|Add5~38  ))
// \yDirection|Add5~34  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~5_combout  ) + ( 
// \yDirection|Add5~38  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~5_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~33_sumout ),
	.cout(\yDirection|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~33 .extended_lut = "off";
defparam \yDirection|Add5~33 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N48
cyclonev_lcell_comb \yDirection|speedYOut~44 (
// Equation(s):
// \yDirection|speedYOut~44_combout  = ( \yDirection|Equal7~6_combout  & ( (\yDirection|speedYOut~5_combout ) # (\yDirection|speedYOut[24]~27_combout ) ) ) # ( !\yDirection|Equal7~6_combout  & ( ((!\yDirection|accelerateDown~q  & 
// ((\yDirection|speedYOut~5_combout ))) # (\yDirection|accelerateDown~q  & (\yDirection|Add5~33_sumout ))) # (\yDirection|speedYOut[24]~27_combout ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(!\yDirection|Add5~33_sumout ),
	.datad(!\yDirection|speedYOut~5_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Equal7~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~44 .extended_lut = "off";
defparam \yDirection|speedYOut~44 .lut_mask = 64'h37BF37BF33FF33FF;
defparam \yDirection|speedYOut~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N49
dffeas \yDirection|speedYOut[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[13] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N51
cyclonev_lcell_comb \yDirection|speedYOut~5 (
// Equation(s):
// \yDirection|speedYOut~5_combout  = ( \yDirection|Add2~21_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [13]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) # ( !\yDirection|Add2~21_sumout  & ( 
// (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [13])))) # (\yDirection|accelerateUp~q  & (\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut [13]),
	.datae(gnd),
	.dataf(!\yDirection|Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~5 .extended_lut = "off";
defparam \yDirection|speedYOut~5 .lut_mask = 64'h04F404F40CFC0CFC;
defparam \yDirection|speedYOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N30
cyclonev_lcell_comb \yDirection|Equal7~0 (
// Equation(s):
// \yDirection|Equal7~0_combout  = ( !\yDirection|speedYOut~3_combout  & ( !\yDirection|speedYOut~4_combout  & ( (!\yDirection|speedYOut~1_combout  & (!\yDirection|speedYOut~6_combout  & (!\yDirection|speedYOut~2_combout  & !\yDirection|speedYOut~5_combout 
// ))) ) ) )

	.dataa(!\yDirection|speedYOut~1_combout ),
	.datab(!\yDirection|speedYOut~6_combout ),
	.datac(!\yDirection|speedYOut~2_combout ),
	.datad(!\yDirection|speedYOut~5_combout ),
	.datae(!\yDirection|speedYOut~3_combout ),
	.dataf(!\yDirection|speedYOut~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~0 .extended_lut = "off";
defparam \yDirection|Equal7~0 .lut_mask = 64'h8000000000000000;
defparam \yDirection|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N24
cyclonev_lcell_comb \yDirection|Add5~29 (
// Equation(s):
// \yDirection|Add5~29_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~17_combout 
//  ) + ( \yDirection|Add5~34  ))
// \yDirection|Add5~30  = CARRY(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~17_combout  ) + 
// ( \yDirection|Add5~34  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~17_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~29_sumout ),
	.cout(\yDirection|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~29 .extended_lut = "off";
defparam \yDirection|Add5~29 .lut_mask = 64'h0000FF000000CFC5;
defparam \yDirection|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N12
cyclonev_lcell_comb \yDirection|speedYOut~43 (
// Equation(s):
// \yDirection|speedYOut~43_combout  = ( \yDirection|speedYOut~17_combout  & ( \yDirection|Add5~29_sumout  ) ) # ( !\yDirection|speedYOut~17_combout  & ( \yDirection|Add5~29_sumout  & ( (\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~0_combout ) # 
// ((!\yDirection|Equal7~11_combout ) # (!\yDirection|Equal7~10_combout )))) ) ) ) # ( \yDirection|speedYOut~17_combout  & ( !\yDirection|Add5~29_sumout  & ( (!\yDirection|accelerateDown~q ) # ((\yDirection|Equal7~0_combout  & (\yDirection|Equal7~11_combout  
// & \yDirection|Equal7~10_combout ))) ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|Equal7~0_combout ),
	.datac(!\yDirection|Equal7~11_combout ),
	.datad(!\yDirection|Equal7~10_combout ),
	.datae(!\yDirection|speedYOut~17_combout ),
	.dataf(!\yDirection|Add5~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~43 .extended_lut = "off";
defparam \yDirection|speedYOut~43 .lut_mask = 64'h0000AAAB5554FFFF;
defparam \yDirection|speedYOut~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N13
dffeas \yDirection|speedYOut[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[14] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N3
cyclonev_lcell_comb \yDirection|speedYOut~17 (
// Equation(s):
// \yDirection|speedYOut~17_combout  = ( \yDirection|Add2~65_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [14]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) # ( !\yDirection|Add2~65_sumout  & ( 
// (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [14])))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & (!\yDirection|speedYOut~12_combout ))) ) )

	.dataa(!\yDirection|Equal2~2_combout ),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|speedYOut [14]),
	.datad(!\yDirection|accelerateUp~q ),
	.datae(gnd),
	.dataf(!\yDirection|Add2~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~17 .extended_lut = "off";
defparam \yDirection|speedYOut~17 .lut_mask = 64'h0F880F880FAA0FAA;
defparam \yDirection|speedYOut~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N6
cyclonev_lcell_comb \yDirection|speedYOut~36 (
// Equation(s):
// \yDirection|speedYOut~36_combout  = ( \yDirection|speedYOut~9_combout  & ( ((!\yDirection|accelerateDown~q ) # (\yDirection|Add5~25_sumout )) # (\yDirection|Equal7~6_combout ) ) ) # ( !\yDirection|speedYOut~9_combout  & ( (!\yDirection|Equal7~6_combout  & 
// (\yDirection|accelerateDown~q  & \yDirection|Add5~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\yDirection|Equal7~6_combout ),
	.datac(!\yDirection|accelerateDown~q ),
	.datad(!\yDirection|Add5~25_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~36 .extended_lut = "off";
defparam \yDirection|speedYOut~36 .lut_mask = 64'h000C000CF3FFF3FF;
defparam \yDirection|speedYOut~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N8
dffeas \yDirection|speedYOut[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[15]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N18
cyclonev_lcell_comb \yDirection|speedYOut~9 (
// Equation(s):
// \yDirection|speedYOut~9_combout  = ( \yDirection|speedYOut [15] & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~37_sumout ))) ) ) # ( !\yDirection|speedYOut [15] & ( 
// (!\changeYPosition|Equal0~3_combout  & (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & \yDirection|Add2~37_sumout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Equal2~2_combout ),
	.datad(!\yDirection|Add2~37_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~9 .extended_lut = "off";
defparam \yDirection|speedYOut~9 .lut_mask = 64'h00200020CCECCCEC;
defparam \yDirection|speedYOut~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N24
cyclonev_lcell_comb \yDirection|Equal7~1 (
// Equation(s):
// \yDirection|Equal7~1_combout  = ( !\yDirection|speedYOut~7_combout  & ( (!\yDirection|speedYOut~9_combout  & (!\yDirection|speedYOut~8_combout  & (!\yDirection|speedYOut~10_combout  & !\yDirection|speedYOut~11_combout ))) ) )

	.dataa(!\yDirection|speedYOut~9_combout ),
	.datab(!\yDirection|speedYOut~8_combout ),
	.datac(!\yDirection|speedYOut~10_combout ),
	.datad(!\yDirection|speedYOut~11_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~1 .extended_lut = "off";
defparam \yDirection|Equal7~1 .lut_mask = 64'h8000800000000000;
defparam \yDirection|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N18
cyclonev_lcell_comb \yDirection|speedYOut[24]~29 (
// Equation(s):
// \yDirection|speedYOut[24]~29_combout  = ( \yDirection|speedYOut~3_combout  & ( \yDirection|speedYOut~4_combout  & ( (\yDirection|speedYOut~1_combout  & (\yDirection|speedYOut~6_combout  & (\yDirection|speedYOut~2_combout  & \yDirection|speedYOut~5_combout 
// ))) ) ) )

	.dataa(!\yDirection|speedYOut~1_combout ),
	.datab(!\yDirection|speedYOut~6_combout ),
	.datac(!\yDirection|speedYOut~2_combout ),
	.datad(!\yDirection|speedYOut~5_combout ),
	.datae(!\yDirection|speedYOut~3_combout ),
	.dataf(!\yDirection|speedYOut~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~29 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~29 .lut_mask = 64'h0000000000000001;
defparam \yDirection|speedYOut[24]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N3
cyclonev_lcell_comb \yDirection|speedYOut[24]~30 (
// Equation(s):
// \yDirection|speedYOut[24]~30_combout  = ( \yDirection|speedYOut[24]~29_combout  & ( (\yDirection|speedYOut[24]~26_combout  & (!\yDirection|speedYOut~0_combout  & (\yDirection|Equal7~1_combout  & \yDirection|Equal7~2_combout ))) ) )

	.dataa(!\yDirection|speedYOut[24]~26_combout ),
	.datab(!\yDirection|speedYOut~0_combout ),
	.datac(!\yDirection|Equal7~1_combout ),
	.datad(!\yDirection|Equal7~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[24]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~30 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~30 .lut_mask = 64'h0000000000040004;
defparam \yDirection|speedYOut[24]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N11
dffeas \yDirection|speedYOut[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[18] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N54
cyclonev_lcell_comb \yDirection|Equal4~0 (
// Equation(s):
// \yDirection|Equal4~0_combout  = ( \yDirection|speedYOut [11] & ( \yDirection|speedYOut [14] & ( (\yDirection|speedYOut [22] & (\yDirection|speedYOut [18] & (\yDirection|speedYOut[6]~DUPLICATE_q  & \yDirection|speedYOut [19]))) ) ) )

	.dataa(!\yDirection|speedYOut [22]),
	.datab(!\yDirection|speedYOut [18]),
	.datac(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.datad(!\yDirection|speedYOut [19]),
	.datae(!\yDirection|speedYOut [11]),
	.dataf(!\yDirection|speedYOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal4~0 .extended_lut = "off";
defparam \yDirection|Equal4~0 .lut_mask = 64'h0000000000000001;
defparam \yDirection|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N48
cyclonev_lcell_comb \changeYPosition|Equal0~2 (
// Equation(s):
// \changeYPosition|Equal0~2_combout  = ( !\yDirection|speedYOut [11] & ( !\yDirection|speedYOut [14] & ( (!\yDirection|speedYOut [22] & (!\yDirection|speedYOut [18] & (!\yDirection|speedYOut[6]~DUPLICATE_q  & !\yDirection|speedYOut [19]))) ) ) )

	.dataa(!\yDirection|speedYOut [22]),
	.datab(!\yDirection|speedYOut [18]),
	.datac(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.datad(!\yDirection|speedYOut [19]),
	.datae(!\yDirection|speedYOut [11]),
	.dataf(!\yDirection|speedYOut [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Equal0~2 .extended_lut = "off";
defparam \changeYPosition|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \changeYPosition|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N0
cyclonev_lcell_comb \yDirection|speedYOut~12 (
// Equation(s):
// \yDirection|speedYOut~12_combout  = ( \changeYPosition|Equal0~0_combout  & ( \changeYPosition|Equal0~1_combout  & ( (!\yDirection|speedYOut [8] & (((!\changeYPosition|Equal0~2_combout ) # (\yDirection|speedYOut [9])))) # (\yDirection|speedYOut [8] & 
// ((!\yDirection|Equal4~0_combout ) # ((!\yDirection|speedYOut [9])))) ) ) ) # ( !\changeYPosition|Equal0~0_combout  & ( \changeYPosition|Equal0~1_combout  ) ) # ( \changeYPosition|Equal0~0_combout  & ( !\changeYPosition|Equal0~1_combout  ) ) # ( 
// !\changeYPosition|Equal0~0_combout  & ( !\changeYPosition|Equal0~1_combout  ) )

	.dataa(!\yDirection|Equal4~0_combout ),
	.datab(!\yDirection|speedYOut [8]),
	.datac(!\yDirection|speedYOut [9]),
	.datad(!\changeYPosition|Equal0~2_combout ),
	.datae(!\changeYPosition|Equal0~0_combout ),
	.dataf(!\changeYPosition|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~12 .extended_lut = "off";
defparam \yDirection|speedYOut~12 .lut_mask = 64'hFFFFFFFFFFFFFE3E;
defparam \yDirection|speedYOut~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N36
cyclonev_lcell_comb \yDirection|speedYOut~15 (
// Equation(s):
// \yDirection|speedYOut~15_combout  = ( \yDirection|speedYOut [19] & ( (!\yDirection|accelerateUp~q ) # ((!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~57_sumout )))) ) ) # ( !\yDirection|speedYOut [19] & ( 
// (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~57_sumout )))) ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|Equal2~2_combout ),
	.datad(!\yDirection|Add2~57_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~15 .extended_lut = "off";
defparam \yDirection|speedYOut~15 .lut_mask = 64'h40504050EAFAEAFA;
defparam \yDirection|speedYOut~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N36
cyclonev_lcell_comb \yDirection|Add5~77 (
// Equation(s):
// \yDirection|Add5~77_sumout  = SUM(( \yDirection|speedYOut~16_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout 
// ))) ) + ( \yDirection|Add5~66  ))
// \yDirection|Add5~78  = CARRY(( \yDirection|speedYOut~16_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + 
// ( \yDirection|Add5~66  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~16_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~77_sumout ),
	.cout(\yDirection|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~77 .extended_lut = "off";
defparam \yDirection|Add5~77 .lut_mask = 64'h0000303A000000FF;
defparam \yDirection|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N39
cyclonev_lcell_comb \yDirection|Add5~73 (
// Equation(s):
// \yDirection|Add5~73_sumout  = SUM(( \yDirection|speedYOut~15_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout 
// ))) ) + ( \yDirection|Add5~78  ))
// \yDirection|Add5~74  = CARRY(( \yDirection|speedYOut~15_combout  ) + ( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + 
// ( \yDirection|Add5~78  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~15_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~73_sumout ),
	.cout(\yDirection|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~73 .extended_lut = "off";
defparam \yDirection|Add5~73 .lut_mask = 64'h0000303A000000FF;
defparam \yDirection|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N6
cyclonev_lcell_comb \yDirection|speedYOut~54 (
// Equation(s):
// \yDirection|speedYOut~54_combout  = (!\yDirection|speedYOut[24]~21_combout  & ((\yDirection|speedYOut~15_combout ))) # (\yDirection|speedYOut[24]~21_combout  & (\yDirection|Add5~73_sumout ))

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(gnd),
	.datac(!\yDirection|Add5~73_sumout ),
	.datad(!\yDirection|speedYOut~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~54 .extended_lut = "off";
defparam \yDirection|speedYOut~54 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \yDirection|speedYOut~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N8
dffeas \yDirection|speedYOut[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[19] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N42
cyclonev_lcell_comb \yDirection|Add2~13 (
// Equation(s):
// \yDirection|Add2~13_sumout  = SUM(( \yDirection|speedYOut [20] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~58  ))
// \yDirection|Add2~14  = CARRY(( \yDirection|speedYOut [20] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~58  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [25]),
	.datag(gnd),
	.cin(\yDirection|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~13_sumout ),
	.cout(\yDirection|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~13 .extended_lut = "off";
defparam \yDirection|Add2~13 .lut_mask = 64'h000000FF00003333;
defparam \yDirection|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N42
cyclonev_lcell_comb \yDirection|speedYOut~3 (
// Equation(s):
// \yDirection|speedYOut~3_combout  = ( \changeYPosition|Equal0~3_combout  & ( \yDirection|Add2~13_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [20]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) ) # ( 
// !\changeYPosition|Equal0~3_combout  & ( \yDirection|Add2~13_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [20]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) ) # ( \changeYPosition|Equal0~3_combout  & ( 
// !\yDirection|Add2~13_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [20]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) ) # ( !\changeYPosition|Equal0~3_combout  & ( !\yDirection|Add2~13_sumout  & ( 
// (!\yDirection|accelerateUp~q  & \yDirection|speedYOut [20]) ) ) )

	.dataa(gnd),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut [20]),
	.datae(!\changeYPosition|Equal0~3_combout ),
	.dataf(!\yDirection|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~3 .extended_lut = "off";
defparam \yDirection|speedYOut~3 .lut_mask = 64'h00F00CFC0CFC0CFC;
defparam \yDirection|speedYOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N42
cyclonev_lcell_comb \yDirection|Add5~21 (
// Equation(s):
// \yDirection|Add5~21_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~3_combout  ) 
// + ( \yDirection|Add5~74  ))
// \yDirection|Add5~22  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~3_combout  ) + ( 
// \yDirection|Add5~74  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~3_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~21_sumout ),
	.cout(\yDirection|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~21 .extended_lut = "off";
defparam \yDirection|Add5~21 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N12
cyclonev_lcell_comb \yDirection|speedYOut~35 (
// Equation(s):
// \yDirection|speedYOut~35_combout  = ( \yDirection|Add5~21_sumout  & ( ((\yDirection|speedYOut~3_combout ) # (\yDirection|speedYOut[24]~27_combout )) # (\yDirection|speedYOut[24]~21_combout ) ) ) # ( !\yDirection|Add5~21_sumout  & ( 
// ((!\yDirection|speedYOut[24]~21_combout  & \yDirection|speedYOut~3_combout )) # (\yDirection|speedYOut[24]~27_combout ) ) )

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(gnd),
	.datad(!\yDirection|speedYOut~3_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~35 .extended_lut = "off";
defparam \yDirection|speedYOut~35 .lut_mask = 64'h33BB33BB77FF77FF;
defparam \yDirection|speedYOut~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N14
dffeas \yDirection|speedYOut[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[20] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N48
cyclonev_lcell_comb \yDirection|Add2~53 (
// Equation(s):
// \yDirection|Add2~53_sumout  = SUM(( \yDirection|speedYOut [22] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~10  ))
// \yDirection|Add2~54  = CARRY(( \yDirection|speedYOut [22] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~10  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(!\yDirection|speedYOut [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~53_sumout ),
	.cout(\yDirection|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~53 .extended_lut = "off";
defparam \yDirection|Add2~53 .lut_mask = 64'h0000CCCC000000FF;
defparam \yDirection|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N33
cyclonev_lcell_comb \yDirection|speedYOut~14 (
// Equation(s):
// \yDirection|speedYOut~14_combout  = ( \yDirection|speedYOut~12_combout  & ( (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [22])) # (\yDirection|accelerateUp~q  & (((\yDirection|Add2~53_sumout  & !\yDirection|Equal2~2_combout )))) ) ) # ( 
// !\yDirection|speedYOut~12_combout  & ( (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [22])) # (\yDirection|accelerateUp~q  & ((!\yDirection|Equal2~2_combout ))) ) )

	.dataa(!\yDirection|speedYOut [22]),
	.datab(!\yDirection|accelerateUp~q ),
	.datac(!\yDirection|Add2~53_sumout ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~14 .extended_lut = "off";
defparam \yDirection|speedYOut~14 .lut_mask = 64'h7744774447444744;
defparam \yDirection|speedYOut~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N45
cyclonev_lcell_comb \yDirection|Add5~17 (
// Equation(s):
// \yDirection|Add5~17_sumout  = SUM(( \yDirection|speedYOut~2_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) 
// + ( \yDirection|Add5~22  ))
// \yDirection|Add5~18  = CARRY(( \yDirection|speedYOut~2_combout  ) + ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( 
// \yDirection|Add5~22  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~17_sumout ),
	.cout(\yDirection|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~17 .extended_lut = "off";
defparam \yDirection|Add5~17 .lut_mask = 64'h0000CFC5000000FF;
defparam \yDirection|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N48
cyclonev_lcell_comb \yDirection|Add5~13 (
// Equation(s):
// \yDirection|Add5~13_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~14_combout 
//  ) + ( \yDirection|Add5~18  ))
// \yDirection|Add5~14  = CARRY(( (!\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (((!\yDirection|speedYOut~56_combout )) # (\changeYPosition|Equal0~3_combout ))) ) + ( \yDirection|speedYOut~14_combout  ) + 
// ( \yDirection|Add5~18  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~14_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~13_sumout ),
	.cout(\yDirection|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~13 .extended_lut = "off";
defparam \yDirection|Add5~13 .lut_mask = 64'h0000FF000000CFC5;
defparam \yDirection|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N30
cyclonev_lcell_comb \yDirection|speedYOut~33 (
// Equation(s):
// \yDirection|speedYOut~33_combout  = ( \yDirection|speedYOut~14_combout  & ( (!\yDirection|speedYOut[24]~21_combout ) # (\yDirection|Add5~13_sumout ) ) ) # ( !\yDirection|speedYOut~14_combout  & ( (\yDirection|speedYOut[24]~21_combout  & 
// \yDirection|Add5~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut[24]~21_combout ),
	.datad(!\yDirection|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~33 .extended_lut = "off";
defparam \yDirection|speedYOut~33 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \yDirection|speedYOut~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N31
dffeas \yDirection|speedYOut[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[22] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N51
cyclonev_lcell_comb \yDirection|Add2~29 (
// Equation(s):
// \yDirection|Add2~29_sumout  = SUM(( \yDirection|speedYOut [23] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~54  ))
// \yDirection|Add2~30  = CARRY(( \yDirection|speedYOut [23] ) + ( !\yDirection|speedYOut [25] ) + ( \yDirection|Add2~54  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|speedYOut [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~29_sumout ),
	.cout(\yDirection|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~29 .extended_lut = "off";
defparam \yDirection|Add2~29 .lut_mask = 64'h0000333300000F0F;
defparam \yDirection|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N33
cyclonev_lcell_comb \yDirection|speedYOut~7 (
// Equation(s):
// \yDirection|speedYOut~7_combout  = ( \yDirection|speedYOut [23] & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (\yDirection|Add2~29_sumout  & !\yDirection|Equal2~2_combout ))) ) ) # ( !\yDirection|speedYOut [23] & ( 
// (!\changeYPosition|Equal0~3_combout  & (\yDirection|Add2~29_sumout  & (\yDirection|accelerateUp~q  & !\yDirection|Equal2~2_combout ))) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|Add2~29_sumout ),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~7 .extended_lut = "off";
defparam \yDirection|speedYOut~7 .lut_mask = 64'h02000200F2F0F2F0;
defparam \yDirection|speedYOut~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N51
cyclonev_lcell_comb \yDirection|Add5~9 (
// Equation(s):
// \yDirection|Add5~9_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~7_combout  ) + 
// ( \yDirection|Add5~14  ))
// \yDirection|Add5~10  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~7_combout  ) + ( 
// \yDirection|Add5~14  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~7_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~9_sumout ),
	.cout(\yDirection|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~9 .extended_lut = "off";
defparam \yDirection|Add5~9 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N30
cyclonev_lcell_comb \yDirection|speedYOut~32 (
// Equation(s):
// \yDirection|speedYOut~32_combout  = ( \yDirection|speedYOut~7_combout  & ( (!\yDirection|speedYOut[24]~21_combout ) # (\yDirection|Add5~9_sumout ) ) ) # ( !\yDirection|speedYOut~7_combout  & ( (\yDirection|Add5~9_sumout  & 
// \yDirection|speedYOut[24]~21_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|Add5~9_sumout ),
	.datad(!\yDirection|speedYOut[24]~21_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~32 .extended_lut = "off";
defparam \yDirection|speedYOut~32 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \yDirection|speedYOut~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y48_N31
dffeas \yDirection|speedYOut[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[23] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N54
cyclonev_lcell_comb \yDirection|Add2~5 (
// Equation(s):
// \yDirection|Add2~5_sumout  = SUM(( !\yDirection|speedYOut [25] ) + ( \yDirection|speedYOut [24] ) + ( \yDirection|Add2~30  ))
// \yDirection|Add2~6  = CARRY(( !\yDirection|speedYOut [25] ) + ( \yDirection|speedYOut [24] ) + ( \yDirection|Add2~30  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [24]),
	.datag(gnd),
	.cin(\yDirection|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~5_sumout ),
	.cout(\yDirection|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~5 .extended_lut = "off";
defparam \yDirection|Add2~5 .lut_mask = 64'h0000FF000000CCCC;
defparam \yDirection|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N9
cyclonev_lcell_comb \yDirection|speedYOut~1 (
// Equation(s):
// \yDirection|speedYOut~1_combout  = ( \yDirection|Add2~5_sumout  & ( (!\yDirection|accelerateUp~q  & ((\yDirection|speedYOut [24]))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout )) ) ) # ( !\yDirection|Add2~5_sumout  & ( 
// (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [24])))) # (\yDirection|accelerateUp~q  & (!\yDirection|Equal2~2_combout  & ((\changeYPosition|Equal0~3_combout )))) ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|speedYOut [24]),
	.datad(!\changeYPosition|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~1 .extended_lut = "off";
defparam \yDirection|speedYOut~1 .lut_mask = 64'h0A4E0A4E4E4E4E4E;
defparam \yDirection|speedYOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N54
cyclonev_lcell_comb \yDirection|Add5~5 (
// Equation(s):
// \yDirection|Add5~5_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~1_combout  ) + 
// ( \yDirection|Add5~10  ))
// \yDirection|Add5~6  = CARRY(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|speedYOut~1_combout  ) + ( 
// \yDirection|Add5~10  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~1_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~5_sumout ),
	.cout(\yDirection|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~5 .extended_lut = "off";
defparam \yDirection|Add5~5 .lut_mask = 64'h0000FF000000303A;
defparam \yDirection|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N6
cyclonev_lcell_comb \yDirection|speedYOut~31 (
// Equation(s):
// \yDirection|speedYOut~31_combout  = ((!\yDirection|speedYOut[24]~21_combout  & (\yDirection|speedYOut~1_combout )) # (\yDirection|speedYOut[24]~21_combout  & ((\yDirection|Add5~5_sumout )))) # (\yDirection|speedYOut[24]~27_combout )

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(!\yDirection|speedYOut~1_combout ),
	.datad(!\yDirection|Add5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~31 .extended_lut = "off";
defparam \yDirection|speedYOut~31 .lut_mask = 64'h3B7F3B7F3B7F3B7F;
defparam \yDirection|speedYOut~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N8
dffeas \yDirection|speedYOut[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[24] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y47_N57
cyclonev_lcell_comb \yDirection|Add2~1 (
// Equation(s):
// \yDirection|Add2~1_sumout  = SUM(( !\yDirection|speedYOut [25] ) + ( \yDirection|speedYOut [25] ) + ( \yDirection|Add2~6  ))

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\yDirection|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add2~1 .extended_lut = "off";
defparam \yDirection|Add2~1 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \yDirection|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N48
cyclonev_lcell_comb \yDirection|speedYOut~0 (
// Equation(s):
// \yDirection|speedYOut~0_combout  = ( \yDirection|Add2~1_sumout  & ( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout ))) ) ) # ( 
// !\yDirection|Add2~1_sumout  & ( (!\yDirection|accelerateUp~q  & \yDirection|speedYOut [25]) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut [25]),
	.datae(gnd),
	.dataf(!\yDirection|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~0 .extended_lut = "off";
defparam \yDirection|speedYOut~0 .lut_mask = 64'h00F000F008F808F8;
defparam \yDirection|speedYOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y48_N57
cyclonev_lcell_comb \yDirection|Add5~1 (
// Equation(s):
// \yDirection|Add5~1_sumout  = SUM(( (!\yDirection|accelerateUp~q  & (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( (!\yDirection|accelerateUp~q  & 
// (((\yDirection|speedYOut [25])))) # (\yDirection|accelerateUp~q  & (!\changeYPosition|Equal0~3_combout  & ((\yDirection|speedYOut~56_combout )))) ) + ( \yDirection|Add5~6  ))

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|speedYOut [25]),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|speedYOut~56_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~56_combout ),
	.datag(gnd),
	.cin(\yDirection|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\yDirection|Add5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Add5~1 .extended_lut = "off";
defparam \yDirection|Add5~1 .lut_mask = 64'h0000CFC50000303A;
defparam \yDirection|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N0
cyclonev_lcell_comb \yDirection|speedYOut~28 (
// Equation(s):
// \yDirection|speedYOut~28_combout  = ( \yDirection|speedYOut[24]~27_combout  ) # ( !\yDirection|speedYOut[24]~27_combout  & ( (!\yDirection|speedYOut[24]~21_combout  & (\yDirection|speedYOut~0_combout )) # (\yDirection|speedYOut[24]~21_combout  & 
// ((\yDirection|Add5~1_sumout ))) ) )

	.dataa(gnd),
	.datab(!\yDirection|speedYOut~0_combout ),
	.datac(!\yDirection|speedYOut[24]~21_combout ),
	.datad(!\yDirection|Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[24]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~28 .extended_lut = "off";
defparam \yDirection|speedYOut~28 .lut_mask = 64'h303F303FFFFFFFFF;
defparam \yDirection|speedYOut~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N1
dffeas \yDirection|speedYOut[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[25] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N57
cyclonev_lcell_comb \yDirection|speedYOut~45 (
// Equation(s):
// \yDirection|speedYOut~45_combout  = ( \yDirection|accelerateDown~q  & ( ((!\yDirection|Equal7~6_combout  & ((\yDirection|Add5~37_sumout ))) # (\yDirection|Equal7~6_combout  & (\yDirection|speedYOut~6_combout ))) # (\yDirection|speedYOut[24]~27_combout ) ) 
// ) # ( !\yDirection|accelerateDown~q  & ( (\yDirection|speedYOut[24]~27_combout ) # (\yDirection|speedYOut~6_combout ) ) )

	.dataa(!\yDirection|Equal7~6_combout ),
	.datab(!\yDirection|speedYOut~6_combout ),
	.datac(!\yDirection|speedYOut[24]~27_combout ),
	.datad(!\yDirection|Add5~37_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|accelerateDown~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~45 .extended_lut = "off";
defparam \yDirection|speedYOut~45 .lut_mask = 64'h3F3F3F3F1FBF1FBF;
defparam \yDirection|speedYOut~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N59
dffeas \yDirection|speedYOut[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[12] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N51
cyclonev_lcell_comb \yDirection|speedYOut~6 (
// Equation(s):
// \yDirection|speedYOut~6_combout  = ( \yDirection|Add2~25_sumout  & ( (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [12])) # (\yDirection|accelerateUp~q  & ((!\yDirection|Equal2~2_combout ))) ) ) # ( !\yDirection|Add2~25_sumout  & ( 
// (!\yDirection|accelerateUp~q  & (\yDirection|speedYOut [12])) # (\yDirection|accelerateUp~q  & (((!\yDirection|Equal2~2_combout  & \changeYPosition|Equal0~3_combout )))) ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(!\yDirection|speedYOut [12]),
	.datac(!\yDirection|Equal2~2_combout ),
	.datad(!\changeYPosition|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~6 .extended_lut = "off";
defparam \yDirection|speedYOut~6 .lut_mask = 64'h2272227272727272;
defparam \yDirection|speedYOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N54
cyclonev_lcell_comb \yDirection|Equal7~5 (
// Equation(s):
// \yDirection|Equal7~5_combout  = ( !\yDirection|speedYOut~3_combout  & ( (!\yDirection|speedYOut~6_combout  & (!\yDirection|speedYOut~4_combout  & !\yDirection|speedYOut~5_combout )) ) )

	.dataa(gnd),
	.datab(!\yDirection|speedYOut~6_combout ),
	.datac(!\yDirection|speedYOut~4_combout ),
	.datad(!\yDirection|speedYOut~5_combout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~5 .extended_lut = "off";
defparam \yDirection|Equal7~5 .lut_mask = 64'hC000C00000000000;
defparam \yDirection|Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N15
cyclonev_lcell_comb \yDirection|speedYOut~24 (
// Equation(s):
// \yDirection|speedYOut~24_combout  = (!\yDirection|accelerateUp~q  & \yDirection|speedYOut[21]~DUPLICATE_q )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\yDirection|speedYOut[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~24 .extended_lut = "off";
defparam \yDirection|speedYOut~24 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \yDirection|speedYOut~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N48
cyclonev_lcell_comb \yDirection|speedYOut~23 (
// Equation(s):
// \yDirection|speedYOut~23_combout  = ( \yDirection|speedYOut [24] & ( !\yDirection|accelerateUp~q  ) )

	.dataa(!\yDirection|accelerateUp~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~23 .extended_lut = "off";
defparam \yDirection|speedYOut~23 .lut_mask = 64'h00000000AAAAAAAA;
defparam \yDirection|speedYOut~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N24
cyclonev_lcell_comb \yDirection|Equal7~4 (
// Equation(s):
// \yDirection|Equal7~4_combout  = ( \changeYPosition|Equal0~3_combout  & ( \yDirection|Add2~9_sumout  & ( (!\yDirection|speedYOut~22_combout  & (!\yDirection|speedYOut~24_combout  & !\yDirection|speedYOut~23_combout )) ) ) ) # ( 
// !\changeYPosition|Equal0~3_combout  & ( \yDirection|Add2~9_sumout  & ( (!\yDirection|speedYOut~22_combout  & (!\yDirection|speedYOut~24_combout  & !\yDirection|speedYOut~23_combout )) ) ) ) # ( \changeYPosition|Equal0~3_combout  & ( 
// !\yDirection|Add2~9_sumout  & ( (!\yDirection|speedYOut~22_combout  & (!\yDirection|speedYOut~24_combout  & !\yDirection|speedYOut~23_combout )) ) ) ) # ( !\changeYPosition|Equal0~3_combout  & ( !\yDirection|Add2~9_sumout  & ( 
// (!\yDirection|speedYOut~24_combout  & (!\yDirection|speedYOut~23_combout  & ((!\yDirection|speedYOut~22_combout ) # (!\yDirection|Add2~5_sumout )))) ) ) )

	.dataa(!\yDirection|speedYOut~22_combout ),
	.datab(!\yDirection|speedYOut~24_combout ),
	.datac(!\yDirection|speedYOut~23_combout ),
	.datad(!\yDirection|Add2~5_sumout ),
	.datae(!\changeYPosition|Equal0~3_combout ),
	.dataf(!\yDirection|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~4 .extended_lut = "off";
defparam \yDirection|Equal7~4 .lut_mask = 64'hC080808080808080;
defparam \yDirection|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N21
cyclonev_lcell_comb \yDirection|Equal7~3 (
// Equation(s):
// \yDirection|Equal7~3_combout  = ( \yDirection|speedYOut~20_combout  & ( \yDirection|speedYOut~19_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~3 .extended_lut = "off";
defparam \yDirection|Equal7~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \yDirection|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N24
cyclonev_lcell_comb \yDirection|Equal7~6 (
// Equation(s):
// \yDirection|Equal7~6_combout  = ( \yDirection|Equal7~2_combout  & ( \yDirection|Equal7~3_combout  & ( (\yDirection|Equal7~5_combout  & (\yDirection|speedYOut~0_combout  & (\yDirection|Equal7~4_combout  & \yDirection|Equal7~1_combout ))) ) ) )

	.dataa(!\yDirection|Equal7~5_combout ),
	.datab(!\yDirection|speedYOut~0_combout ),
	.datac(!\yDirection|Equal7~4_combout ),
	.datad(!\yDirection|Equal7~1_combout ),
	.datae(!\yDirection|Equal7~2_combout ),
	.dataf(!\yDirection|Equal7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~6 .extended_lut = "off";
defparam \yDirection|Equal7~6 .lut_mask = 64'h0000000000000001;
defparam \yDirection|Equal7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N30
cyclonev_lcell_comb \yDirection|speedYOut~49 (
// Equation(s):
// \yDirection|speedYOut~49_combout  = ( \yDirection|speedYOut~20_combout  & ( (!\yDirection|speedYOut[24]~27_combout  & ((!\yDirection|accelerateDown~q ) # ((\yDirection|Add5~53_sumout ) # (\yDirection|Equal7~6_combout )))) ) ) # ( 
// !\yDirection|speedYOut~20_combout  & ( (\yDirection|accelerateDown~q  & (!\yDirection|speedYOut[24]~27_combout  & (!\yDirection|Equal7~6_combout  & \yDirection|Add5~53_sumout ))) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(!\yDirection|Equal7~6_combout ),
	.datad(!\yDirection|Add5~53_sumout ),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~49 .extended_lut = "off";
defparam \yDirection|speedYOut~49 .lut_mask = 64'h004000408CCC8CCC;
defparam \yDirection|speedYOut~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y47_N32
dffeas \yDirection|speedYOut[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[8] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N36
cyclonev_lcell_comb \changeYPosition|Equal0~3 (
// Equation(s):
// \changeYPosition|Equal0~3_combout  = ( \changeYPosition|Equal0~0_combout  & ( \changeYPosition|Equal0~1_combout  & ( (!\yDirection|speedYOut [8] & (!\yDirection|speedYOut [9] & \changeYPosition|Equal0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\yDirection|speedYOut [8]),
	.datac(!\yDirection|speedYOut [9]),
	.datad(!\changeYPosition|Equal0~2_combout ),
	.datae(!\changeYPosition|Equal0~0_combout ),
	.dataf(!\changeYPosition|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Equal0~3 .extended_lut = "off";
defparam \changeYPosition|Equal0~3 .lut_mask = 64'h00000000000000C0;
defparam \changeYPosition|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N15
cyclonev_lcell_comb \yDirection|speedYOut~20 (
// Equation(s):
// \yDirection|speedYOut~20_combout  = ( \yDirection|speedYOut[8]~DUPLICATE_q  & ( \yDirection|Add2~77_sumout  & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & !\yDirection|Equal2~2_combout )) ) ) ) # ( 
// !\yDirection|speedYOut[8]~DUPLICATE_q  & ( \yDirection|Add2~77_sumout  & ( (!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|accelerateUp~q )) ) ) ) # ( \yDirection|speedYOut[8]~DUPLICATE_q  & ( 
// !\yDirection|Add2~77_sumout  & ( (!\yDirection|accelerateUp~q ) # ((!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & \yDirection|Equal4~1_combout ))) ) ) ) # ( !\yDirection|speedYOut[8]~DUPLICATE_q  & ( !\yDirection|Add2~77_sumout  
// & ( (!\changeYPosition|Equal0~3_combout  & (!\yDirection|Equal2~2_combout  & (\yDirection|accelerateUp~q  & \yDirection|Equal4~1_combout ))) ) ) )

	.dataa(!\changeYPosition|Equal0~3_combout ),
	.datab(!\yDirection|Equal2~2_combout ),
	.datac(!\yDirection|accelerateUp~q ),
	.datad(!\yDirection|Equal4~1_combout ),
	.datae(!\yDirection|speedYOut[8]~DUPLICATE_q ),
	.dataf(!\yDirection|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~20 .extended_lut = "off";
defparam \yDirection|speedYOut~20 .lut_mask = 64'h0008F0F80808F8F8;
defparam \yDirection|speedYOut~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N33
cyclonev_lcell_comb \yDirection|speedYOut[24]~26 (
// Equation(s):
// \yDirection|speedYOut[24]~26_combout  = ( !\yDirection|speedYOut~19_combout  & ( (\yDirection|accelerateDown~q  & !\yDirection|speedYOut~20_combout ) ) )

	.dataa(!\yDirection|accelerateDown~q ),
	.datab(gnd),
	.datac(!\yDirection|speedYOut~20_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~26 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~26 .lut_mask = 64'h5050505000000000;
defparam \yDirection|speedYOut[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N24
cyclonev_lcell_comb \yDirection|speedYOut[24]~25 (
// Equation(s):
// \yDirection|speedYOut[24]~25_combout  = ( !\yDirection|speedYOut~17_combout  & ( !\yDirection|speedYOut~14_combout  & ( (!\yDirection|speedYOut~13_combout  & (!\yDirection|speedYOut~16_combout  & (!\yDirection|speedYOut~15_combout  & 
// !\yDirection|speedYOut~18_combout ))) ) ) )

	.dataa(!\yDirection|speedYOut~13_combout ),
	.datab(!\yDirection|speedYOut~16_combout ),
	.datac(!\yDirection|speedYOut~15_combout ),
	.datad(!\yDirection|speedYOut~18_combout ),
	.datae(!\yDirection|speedYOut~17_combout ),
	.dataf(!\yDirection|speedYOut~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~25 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~25 .lut_mask = 64'h8000000000000000;
defparam \yDirection|speedYOut[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N42
cyclonev_lcell_comb \yDirection|speedYOut[24]~27 (
// Equation(s):
// \yDirection|speedYOut[24]~27_combout  = ( \yDirection|Equal7~1_combout  & ( \yDirection|Equal7~4_combout  & ( (\yDirection|speedYOut[24]~26_combout  & (!\yDirection|speedYOut~0_combout  & (\yDirection|Equal7~5_combout  & 
// \yDirection|speedYOut[24]~25_combout ))) ) ) )

	.dataa(!\yDirection|speedYOut[24]~26_combout ),
	.datab(!\yDirection|speedYOut~0_combout ),
	.datac(!\yDirection|Equal7~5_combout ),
	.datad(!\yDirection|speedYOut[24]~25_combout ),
	.datae(!\yDirection|Equal7~1_combout ),
	.dataf(!\yDirection|Equal7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~27 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~27 .lut_mask = 64'h0000000000000004;
defparam \yDirection|speedYOut[24]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N9
cyclonev_lcell_comb \yDirection|speedYOut~34 (
// Equation(s):
// \yDirection|speedYOut~34_combout  = ( \yDirection|Add5~17_sumout  & ( ((\yDirection|speedYOut~2_combout ) # (\yDirection|speedYOut[24]~27_combout )) # (\yDirection|speedYOut[24]~21_combout ) ) ) # ( !\yDirection|Add5~17_sumout  & ( 
// ((!\yDirection|speedYOut[24]~21_combout  & \yDirection|speedYOut~2_combout )) # (\yDirection|speedYOut[24]~27_combout ) ) )

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(!\yDirection|speedYOut[24]~27_combout ),
	.datac(gnd),
	.datad(!\yDirection|speedYOut~2_combout ),
	.datae(gnd),
	.dataf(!\yDirection|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~34 .extended_lut = "off";
defparam \yDirection|speedYOut~34 .lut_mask = 64'h33BB33BB77FF77FF;
defparam \yDirection|speedYOut~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y48_N10
dffeas \yDirection|speedYOut[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[21]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N3
cyclonev_lcell_comb \yDirection|Equal2~1 (
// Equation(s):
// \yDirection|Equal2~1_combout  = ( \yDirection|speedYOut [16] & ( \yDirection|speedYOut [24] & ( (\yDirection|speedYOut[21]~DUPLICATE_q  & (\yDirection|speedYOut [20] & \yDirection|speedYOut [25])) ) ) )

	.dataa(!\yDirection|speedYOut[21]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [20]),
	.datad(!\yDirection|speedYOut [25]),
	.datae(!\yDirection|speedYOut [16]),
	.dataf(!\yDirection|speedYOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal2~1 .extended_lut = "off";
defparam \yDirection|Equal2~1 .lut_mask = 64'h0000000000000005;
defparam \yDirection|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y47_N42
cyclonev_lcell_comb \yDirection|Equal2~2 (
// Equation(s):
// \yDirection|Equal2~2_combout  = ( \changeYPosition|Equal0~4_combout  & ( (\yDirection|Equal2~1_combout  & (\yDirection|speedYOut [12] & (\yDirection|Equal4~0_combout  & \yDirection|Equal2~0_combout ))) ) )

	.dataa(!\yDirection|Equal2~1_combout ),
	.datab(!\yDirection|speedYOut [12]),
	.datac(!\yDirection|Equal4~0_combout ),
	.datad(!\yDirection|Equal2~0_combout ),
	.datae(gnd),
	.dataf(!\changeYPosition|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal2~2 .extended_lut = "off";
defparam \yDirection|Equal2~2 .lut_mask = 64'h0000000000010001;
defparam \yDirection|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N0
cyclonev_lcell_comb \yDirection|speedYOut~13 (
// Equation(s):
// \yDirection|speedYOut~13_combout  = ( \yDirection|accelerateUp~q  & ( (!\yDirection|Equal2~2_combout  & ((!\yDirection|speedYOut~12_combout ) # (\yDirection|Add2~49_sumout ))) ) ) # ( !\yDirection|accelerateUp~q  & ( \yDirection|speedYOut[6]~DUPLICATE_q  
// ) )

	.dataa(!\yDirection|Equal2~2_combout ),
	.datab(!\yDirection|speedYOut~12_combout ),
	.datac(!\yDirection|Add2~49_sumout ),
	.datad(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\yDirection|accelerateUp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~13 .extended_lut = "off";
defparam \yDirection|speedYOut~13 .lut_mask = 64'h00FF00FF8A8A8A8A;
defparam \yDirection|speedYOut~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N18
cyclonev_lcell_comb \yDirection|Equal7~2 (
// Equation(s):
// \yDirection|Equal7~2_combout  = ( \yDirection|speedYOut~17_combout  & ( \yDirection|speedYOut~14_combout  & ( (\yDirection|speedYOut~13_combout  & (\yDirection|speedYOut~16_combout  & (\yDirection|speedYOut~15_combout  & \yDirection|speedYOut~18_combout 
// ))) ) ) )

	.dataa(!\yDirection|speedYOut~13_combout ),
	.datab(!\yDirection|speedYOut~16_combout ),
	.datac(!\yDirection|speedYOut~15_combout ),
	.datad(!\yDirection|speedYOut~18_combout ),
	.datae(!\yDirection|speedYOut~17_combout ),
	.dataf(!\yDirection|speedYOut~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|Equal7~2 .extended_lut = "off";
defparam \yDirection|Equal7~2 .lut_mask = 64'h0000000000000001;
defparam \yDirection|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y48_N36
cyclonev_lcell_comb \yDirection|speedYOut[24]~21 (
// Equation(s):
// \yDirection|speedYOut[24]~21_combout  = ( \yDirection|Equal7~1_combout  & ( \yDirection|Equal7~3_combout  & ( (\yDirection|accelerateDown~q  & ((!\yDirection|Equal7~2_combout ) # ((!\yDirection|speedYOut~0_combout ) # (!\yDirection|Equal7~0_combout )))) ) 
// ) ) # ( !\yDirection|Equal7~1_combout  & ( \yDirection|Equal7~3_combout  & ( \yDirection|accelerateDown~q  ) ) ) # ( \yDirection|Equal7~1_combout  & ( !\yDirection|Equal7~3_combout  & ( \yDirection|accelerateDown~q  ) ) ) # ( !\yDirection|Equal7~1_combout 
//  & ( !\yDirection|Equal7~3_combout  & ( \yDirection|accelerateDown~q  ) ) )

	.dataa(!\yDirection|Equal7~2_combout ),
	.datab(!\yDirection|speedYOut~0_combout ),
	.datac(!\yDirection|accelerateDown~q ),
	.datad(!\yDirection|Equal7~0_combout ),
	.datae(!\yDirection|Equal7~1_combout ),
	.dataf(!\yDirection|Equal7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut[24]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut[24]~21 .extended_lut = "off";
defparam \yDirection|speedYOut[24]~21 .lut_mask = 64'h0F0F0F0F0F0F0F0E;
defparam \yDirection|speedYOut[24]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y47_N9
cyclonev_lcell_comb \yDirection|speedYOut~55 (
// Equation(s):
// \yDirection|speedYOut~55_combout  = ( \yDirection|speedYOut~16_combout  & ( (!\yDirection|speedYOut[24]~21_combout ) # (\yDirection|Add5~77_sumout ) ) ) # ( !\yDirection|speedYOut~16_combout  & ( (\yDirection|speedYOut[24]~21_combout  & 
// \yDirection|Add5~77_sumout ) ) )

	.dataa(!\yDirection|speedYOut[24]~21_combout ),
	.datab(gnd),
	.datac(!\yDirection|Add5~77_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\yDirection|speedYOut~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \yDirection|speedYOut~55 .extended_lut = "off";
defparam \yDirection|speedYOut~55 .lut_mask = 64'h05050505AFAFAFAF;
defparam \yDirection|speedYOut~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y47_N10
dffeas \yDirection|speedYOut[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[18]~DUPLICATE .is_wysiwyg = "true";
defparam \yDirection|speedYOut[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N30
cyclonev_lcell_comb \changeXPosition|Add0~97 (
// Equation(s):
// \changeXPosition|Add0~97_sumout  = SUM(( \changeXPosition|speedCounter [0] ) + ( VCC ) + ( !VCC ))
// \changeXPosition|Add0~98  = CARRY(( \changeXPosition|speedCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~97_sumout ),
	.cout(\changeXPosition|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~97 .extended_lut = "off";
defparam \changeXPosition|Add0~97 .lut_mask = 64'h0000000000000F0F;
defparam \changeXPosition|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N30
cyclonev_lcell_comb \xDirection|Add0~73 (
// Equation(s):
// \xDirection|Add0~73_sumout  = SUM(( \xDirection|accelerationCounter1 [0] ) + ( VCC ) + ( !VCC ))
// \xDirection|Add0~74  = CARRY(( \xDirection|accelerationCounter1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~73_sumout ),
	.cout(\xDirection|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~73 .extended_lut = "off";
defparam \xDirection|Add0~73 .lut_mask = 64'h0000000000003333;
defparam \xDirection|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N48
cyclonev_lcell_comb \xDirection|Equal0~1 (
// Equation(s):
// \xDirection|Equal0~1_combout  = ( !\xDirection|accelerationCounter1 [10] & ( \xDirection|accelerationCounter1 [15] & ( (\xDirection|accelerationCounter1 [12] & (\xDirection|accelerationCounter1 [14] & (!\xDirection|accelerationCounter1 [11] & 
// \xDirection|accelerationCounter1 [13]))) ) ) )

	.dataa(!\xDirection|accelerationCounter1 [12]),
	.datab(!\xDirection|accelerationCounter1 [14]),
	.datac(!\xDirection|accelerationCounter1 [11]),
	.datad(!\xDirection|accelerationCounter1 [13]),
	.datae(!\xDirection|accelerationCounter1 [10]),
	.dataf(!\xDirection|accelerationCounter1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~1 .extended_lut = "off";
defparam \xDirection|Equal0~1 .lut_mask = 64'h0000000000100000;
defparam \xDirection|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N15
cyclonev_lcell_comb \xDirection|Equal0~0 (
// Equation(s):
// \xDirection|Equal0~0_combout  = (!\xDirection|accelerationCounter1 [9] & !\xDirection|accelerationCounter1 [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [9]),
	.datad(!\xDirection|accelerationCounter1 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~0 .extended_lut = "off";
defparam \xDirection|Equal0~0 .lut_mask = 64'hF000F000F000F000;
defparam \xDirection|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N27
cyclonev_lcell_comb \xDirection|Equal0~7 (
// Equation(s):
// \xDirection|Equal0~7_combout  = ( \xDirection|Equal0~0_combout  & ( (\xDirection|Equal0~1_combout  & \xDirection|Equal0~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|Equal0~1_combout ),
	.datad(!\xDirection|Equal0~6_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~7 .extended_lut = "off";
defparam \xDirection|Equal0~7 .lut_mask = 64'h00000000000F000F;
defparam \xDirection|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N21
cyclonev_lcell_comb \xDirection|accelerateRight~1 (
// Equation(s):
// \xDirection|accelerateRight~1_combout  = ( \KEY[3]~input_o  & ( !\KEY[1]~input_o  ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|accelerateRight~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|accelerateRight~1 .extended_lut = "off";
defparam \xDirection|accelerateRight~1 .lut_mask = 64'h00000000AAAAAAAA;
defparam \xDirection|accelerateRight~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N32
dffeas \xDirection|accelerationCounter1[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[0] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N33
cyclonev_lcell_comb \xDirection|Add0~93 (
// Equation(s):
// \xDirection|Add0~93_sumout  = SUM(( \xDirection|accelerationCounter1 [1] ) + ( GND ) + ( \xDirection|Add0~74  ))
// \xDirection|Add0~94  = CARRY(( \xDirection|accelerationCounter1 [1] ) + ( GND ) + ( \xDirection|Add0~74  ))

	.dataa(!\xDirection|accelerationCounter1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~93_sumout ),
	.cout(\xDirection|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~93 .extended_lut = "off";
defparam \xDirection|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N35
dffeas \xDirection|accelerationCounter1[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[1] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N36
cyclonev_lcell_comb \xDirection|Add0~89 (
// Equation(s):
// \xDirection|Add0~89_sumout  = SUM(( \xDirection|accelerationCounter1 [2] ) + ( GND ) + ( \xDirection|Add0~94  ))
// \xDirection|Add0~90  = CARRY(( \xDirection|accelerationCounter1 [2] ) + ( GND ) + ( \xDirection|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~89_sumout ),
	.cout(\xDirection|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~89 .extended_lut = "off";
defparam \xDirection|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N38
dffeas \xDirection|accelerationCounter1[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[2] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N39
cyclonev_lcell_comb \xDirection|Add0~57 (
// Equation(s):
// \xDirection|Add0~57_sumout  = SUM(( \xDirection|accelerationCounter1 [3] ) + ( GND ) + ( \xDirection|Add0~90  ))
// \xDirection|Add0~58  = CARRY(( \xDirection|accelerationCounter1 [3] ) + ( GND ) + ( \xDirection|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~57_sumout ),
	.cout(\xDirection|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~57 .extended_lut = "off";
defparam \xDirection|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N41
dffeas \xDirection|accelerationCounter1[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[3] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N42
cyclonev_lcell_comb \xDirection|Add0~85 (
// Equation(s):
// \xDirection|Add0~85_sumout  = SUM(( \xDirection|accelerationCounter1 [4] ) + ( GND ) + ( \xDirection|Add0~58  ))
// \xDirection|Add0~86  = CARRY(( \xDirection|accelerationCounter1 [4] ) + ( GND ) + ( \xDirection|Add0~58  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~85_sumout ),
	.cout(\xDirection|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~85 .extended_lut = "off";
defparam \xDirection|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N44
dffeas \xDirection|accelerationCounter1[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[4] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N45
cyclonev_lcell_comb \xDirection|Add0~81 (
// Equation(s):
// \xDirection|Add0~81_sumout  = SUM(( \xDirection|accelerationCounter1 [5] ) + ( GND ) + ( \xDirection|Add0~86  ))
// \xDirection|Add0~82  = CARRY(( \xDirection|accelerationCounter1 [5] ) + ( GND ) + ( \xDirection|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~81_sumout ),
	.cout(\xDirection|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~81 .extended_lut = "off";
defparam \xDirection|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N47
dffeas \xDirection|accelerationCounter1[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[5] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N48
cyclonev_lcell_comb \xDirection|Add0~77 (
// Equation(s):
// \xDirection|Add0~77_sumout  = SUM(( \xDirection|accelerationCounter1 [6] ) + ( GND ) + ( \xDirection|Add0~82  ))
// \xDirection|Add0~78  = CARRY(( \xDirection|accelerationCounter1 [6] ) + ( GND ) + ( \xDirection|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~77_sumout ),
	.cout(\xDirection|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~77 .extended_lut = "off";
defparam \xDirection|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N50
dffeas \xDirection|accelerationCounter1[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[6] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N51
cyclonev_lcell_comb \xDirection|Add0~69 (
// Equation(s):
// \xDirection|Add0~69_sumout  = SUM(( \xDirection|accelerationCounter1 [7] ) + ( GND ) + ( \xDirection|Add0~78  ))
// \xDirection|Add0~70  = CARRY(( \xDirection|accelerationCounter1 [7] ) + ( GND ) + ( \xDirection|Add0~78  ))

	.dataa(!\xDirection|accelerationCounter1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~69_sumout ),
	.cout(\xDirection|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~69 .extended_lut = "off";
defparam \xDirection|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N53
dffeas \xDirection|accelerationCounter1[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[7] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N54
cyclonev_lcell_comb \xDirection|Add0~5 (
// Equation(s):
// \xDirection|Add0~5_sumout  = SUM(( \xDirection|accelerationCounter1 [8] ) + ( GND ) + ( \xDirection|Add0~70  ))
// \xDirection|Add0~6  = CARRY(( \xDirection|accelerationCounter1 [8] ) + ( GND ) + ( \xDirection|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~5_sumout ),
	.cout(\xDirection|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~5 .extended_lut = "off";
defparam \xDirection|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N56
dffeas \xDirection|accelerationCounter1[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[8] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N57
cyclonev_lcell_comb \xDirection|Add0~1 (
// Equation(s):
// \xDirection|Add0~1_sumout  = SUM(( \xDirection|accelerationCounter1 [9] ) + ( GND ) + ( \xDirection|Add0~6  ))
// \xDirection|Add0~2  = CARRY(( \xDirection|accelerationCounter1 [9] ) + ( GND ) + ( \xDirection|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~1_sumout ),
	.cout(\xDirection|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~1 .extended_lut = "off";
defparam \xDirection|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N59
dffeas \xDirection|accelerationCounter1[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[9] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N0
cyclonev_lcell_comb \xDirection|Add0~29 (
// Equation(s):
// \xDirection|Add0~29_sumout  = SUM(( \xDirection|accelerationCounter1 [10] ) + ( GND ) + ( \xDirection|Add0~2  ))
// \xDirection|Add0~30  = CARRY(( \xDirection|accelerationCounter1 [10] ) + ( GND ) + ( \xDirection|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~29_sumout ),
	.cout(\xDirection|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~29 .extended_lut = "off";
defparam \xDirection|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N2
dffeas \xDirection|accelerationCounter1[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[10] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N3
cyclonev_lcell_comb \xDirection|Add0~25 (
// Equation(s):
// \xDirection|Add0~25_sumout  = SUM(( \xDirection|accelerationCounter1 [11] ) + ( GND ) + ( \xDirection|Add0~30  ))
// \xDirection|Add0~26  = CARRY(( \xDirection|accelerationCounter1 [11] ) + ( GND ) + ( \xDirection|Add0~30  ))

	.dataa(!\xDirection|accelerationCounter1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~25_sumout ),
	.cout(\xDirection|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~25 .extended_lut = "off";
defparam \xDirection|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N5
dffeas \xDirection|accelerationCounter1[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[11] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N6
cyclonev_lcell_comb \xDirection|Add0~21 (
// Equation(s):
// \xDirection|Add0~21_sumout  = SUM(( \xDirection|accelerationCounter1 [12] ) + ( GND ) + ( \xDirection|Add0~26  ))
// \xDirection|Add0~22  = CARRY(( \xDirection|accelerationCounter1 [12] ) + ( GND ) + ( \xDirection|Add0~26  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~21_sumout ),
	.cout(\xDirection|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~21 .extended_lut = "off";
defparam \xDirection|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N8
dffeas \xDirection|accelerationCounter1[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[12] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N9
cyclonev_lcell_comb \xDirection|Add0~17 (
// Equation(s):
// \xDirection|Add0~17_sumout  = SUM(( \xDirection|accelerationCounter1 [13] ) + ( GND ) + ( \xDirection|Add0~22  ))
// \xDirection|Add0~18  = CARRY(( \xDirection|accelerationCounter1 [13] ) + ( GND ) + ( \xDirection|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~17_sumout ),
	.cout(\xDirection|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~17 .extended_lut = "off";
defparam \xDirection|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N11
dffeas \xDirection|accelerationCounter1[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[13] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N12
cyclonev_lcell_comb \xDirection|Add0~13 (
// Equation(s):
// \xDirection|Add0~13_sumout  = SUM(( \xDirection|accelerationCounter1 [14] ) + ( GND ) + ( \xDirection|Add0~18  ))
// \xDirection|Add0~14  = CARRY(( \xDirection|accelerationCounter1 [14] ) + ( GND ) + ( \xDirection|Add0~18  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~13_sumout ),
	.cout(\xDirection|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~13 .extended_lut = "off";
defparam \xDirection|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N14
dffeas \xDirection|accelerationCounter1[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[14] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N15
cyclonev_lcell_comb \xDirection|Add0~9 (
// Equation(s):
// \xDirection|Add0~9_sumout  = SUM(( \xDirection|accelerationCounter1 [15] ) + ( GND ) + ( \xDirection|Add0~14  ))
// \xDirection|Add0~10  = CARRY(( \xDirection|accelerationCounter1 [15] ) + ( GND ) + ( \xDirection|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~9_sumout ),
	.cout(\xDirection|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~9 .extended_lut = "off";
defparam \xDirection|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N17
dffeas \xDirection|accelerationCounter1[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[15] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N18
cyclonev_lcell_comb \xDirection|Add0~37 (
// Equation(s):
// \xDirection|Add0~37_sumout  = SUM(( \xDirection|accelerationCounter1 [16] ) + ( GND ) + ( \xDirection|Add0~10  ))
// \xDirection|Add0~38  = CARRY(( \xDirection|accelerationCounter1 [16] ) + ( GND ) + ( \xDirection|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~37_sumout ),
	.cout(\xDirection|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~37 .extended_lut = "off";
defparam \xDirection|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N20
dffeas \xDirection|accelerationCounter1[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[16] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N21
cyclonev_lcell_comb \xDirection|Add0~33 (
// Equation(s):
// \xDirection|Add0~33_sumout  = SUM(( \xDirection|accelerationCounter1 [17] ) + ( GND ) + ( \xDirection|Add0~38  ))
// \xDirection|Add0~34  = CARRY(( \xDirection|accelerationCounter1 [17] ) + ( GND ) + ( \xDirection|Add0~38  ))

	.dataa(!\xDirection|accelerationCounter1 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~33_sumout ),
	.cout(\xDirection|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~33 .extended_lut = "off";
defparam \xDirection|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N23
dffeas \xDirection|accelerationCounter1[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[17] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N24
cyclonev_lcell_comb \xDirection|Add0~53 (
// Equation(s):
// \xDirection|Add0~53_sumout  = SUM(( \xDirection|accelerationCounter1 [18] ) + ( GND ) + ( \xDirection|Add0~34  ))
// \xDirection|Add0~54  = CARRY(( \xDirection|accelerationCounter1 [18] ) + ( GND ) + ( \xDirection|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~53_sumout ),
	.cout(\xDirection|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~53 .extended_lut = "off";
defparam \xDirection|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N26
dffeas \xDirection|accelerationCounter1[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[18] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N27
cyclonev_lcell_comb \xDirection|Add0~49 (
// Equation(s):
// \xDirection|Add0~49_sumout  = SUM(( \xDirection|accelerationCounter1 [19] ) + ( GND ) + ( \xDirection|Add0~54  ))
// \xDirection|Add0~50  = CARRY(( \xDirection|accelerationCounter1 [19] ) + ( GND ) + ( \xDirection|Add0~54  ))

	.dataa(!\xDirection|accelerationCounter1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~49_sumout ),
	.cout(\xDirection|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~49 .extended_lut = "off";
defparam \xDirection|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N29
dffeas \xDirection|accelerationCounter1[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[19] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N30
cyclonev_lcell_comb \xDirection|Add0~45 (
// Equation(s):
// \xDirection|Add0~45_sumout  = SUM(( \xDirection|accelerationCounter1 [20] ) + ( GND ) + ( \xDirection|Add0~50  ))
// \xDirection|Add0~46  = CARRY(( \xDirection|accelerationCounter1 [20] ) + ( GND ) + ( \xDirection|Add0~50  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~45_sumout ),
	.cout(\xDirection|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~45 .extended_lut = "off";
defparam \xDirection|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N32
dffeas \xDirection|accelerationCounter1[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[20] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N33
cyclonev_lcell_comb \xDirection|Add0~41 (
// Equation(s):
// \xDirection|Add0~41_sumout  = SUM(( \xDirection|accelerationCounter1 [21] ) + ( GND ) + ( \xDirection|Add0~46  ))
// \xDirection|Add0~42  = CARRY(( \xDirection|accelerationCounter1 [21] ) + ( GND ) + ( \xDirection|Add0~46  ))

	.dataa(!\xDirection|accelerationCounter1 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~41_sumout ),
	.cout(\xDirection|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~41 .extended_lut = "off";
defparam \xDirection|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N35
dffeas \xDirection|accelerationCounter1[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[21] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N54
cyclonev_lcell_comb \xDirection|Equal0~2 (
// Equation(s):
// \xDirection|Equal0~2_combout  = ( !\xDirection|accelerationCounter1 [18] & ( (\xDirection|accelerationCounter1 [20] & (\xDirection|accelerationCounter1 [21] & \xDirection|accelerationCounter1 [19])) ) )

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [20]),
	.datac(!\xDirection|accelerationCounter1 [21]),
	.datad(!\xDirection|accelerationCounter1 [19]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter1 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~2 .extended_lut = "off";
defparam \xDirection|Equal0~2 .lut_mask = 64'h0003000300000000;
defparam \xDirection|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N36
cyclonev_lcell_comb \xDirection|Add0~65 (
// Equation(s):
// \xDirection|Add0~65_sumout  = SUM(( \xDirection|accelerationCounter1 [22] ) + ( GND ) + ( \xDirection|Add0~42  ))
// \xDirection|Add0~66  = CARRY(( \xDirection|accelerationCounter1 [22] ) + ( GND ) + ( \xDirection|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~65_sumout ),
	.cout(\xDirection|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~65 .extended_lut = "off";
defparam \xDirection|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N38
dffeas \xDirection|accelerationCounter1[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[22] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N39
cyclonev_lcell_comb \xDirection|Add0~61 (
// Equation(s):
// \xDirection|Add0~61_sumout  = SUM(( \xDirection|accelerationCounter1 [23] ) + ( GND ) + ( \xDirection|Add0~66  ))
// \xDirection|Add0~62  = CARRY(( \xDirection|accelerationCounter1 [23] ) + ( GND ) + ( \xDirection|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~61_sumout ),
	.cout(\xDirection|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~61 .extended_lut = "off";
defparam \xDirection|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N41
dffeas \xDirection|accelerationCounter1[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[23] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N12
cyclonev_lcell_comb \xDirection|Equal0~3 (
// Equation(s):
// \xDirection|Equal0~3_combout  = ( !\xDirection|accelerationCounter1 [0] & ( (!\xDirection|accelerationCounter1 [6] & (!\xDirection|accelerationCounter1 [4] & (\xDirection|accelerationCounter1 [7] & !\xDirection|accelerationCounter1 [5]))) ) )

	.dataa(!\xDirection|accelerationCounter1 [6]),
	.datab(!\xDirection|accelerationCounter1 [4]),
	.datac(!\xDirection|accelerationCounter1 [7]),
	.datad(!\xDirection|accelerationCounter1 [5]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter1 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~3 .extended_lut = "off";
defparam \xDirection|Equal0~3 .lut_mask = 64'h0800080000000000;
defparam \xDirection|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N42
cyclonev_lcell_comb \xDirection|Add0~101 (
// Equation(s):
// \xDirection|Add0~101_sumout  = SUM(( \xDirection|accelerationCounter1 [24] ) + ( GND ) + ( \xDirection|Add0~62  ))
// \xDirection|Add0~102  = CARRY(( \xDirection|accelerationCounter1 [24] ) + ( GND ) + ( \xDirection|Add0~62  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~101_sumout ),
	.cout(\xDirection|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~101 .extended_lut = "off";
defparam \xDirection|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N44
dffeas \xDirection|accelerationCounter1[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[24] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N45
cyclonev_lcell_comb \xDirection|Add0~97 (
// Equation(s):
// \xDirection|Add0~97_sumout  = SUM(( \xDirection|accelerationCounter1 [25] ) + ( GND ) + ( \xDirection|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add0~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add0~97 .extended_lut = "off";
defparam \xDirection|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y55_N47
dffeas \xDirection|accelerationCounter1[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal0~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerateRight~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter1[25] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N18
cyclonev_lcell_comb \xDirection|Equal0~4 (
// Equation(s):
// \xDirection|Equal0~4_combout  = ( !\xDirection|accelerationCounter1 [1] & ( (!\xDirection|accelerationCounter1 [24] & (\xDirection|accelerationCounter1 [25] & !\xDirection|accelerationCounter1 [2])) ) )

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter1 [24]),
	.datac(!\xDirection|accelerationCounter1 [25]),
	.datad(!\xDirection|accelerationCounter1 [2]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~4 .extended_lut = "off";
defparam \xDirection|Equal0~4 .lut_mask = 64'h0C000C0000000000;
defparam \xDirection|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N24
cyclonev_lcell_comb \xDirection|Equal0~5 (
// Equation(s):
// \xDirection|Equal0~5_combout  = ( !\xDirection|accelerationCounter1 [3] & ( (\xDirection|accelerationCounter1 [23] & (\xDirection|Equal0~3_combout  & (\xDirection|Equal0~4_combout  & \xDirection|accelerationCounter1 [22]))) ) )

	.dataa(!\xDirection|accelerationCounter1 [23]),
	.datab(!\xDirection|Equal0~3_combout ),
	.datac(!\xDirection|Equal0~4_combout ),
	.datad(!\xDirection|accelerationCounter1 [22]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~5 .extended_lut = "off";
defparam \xDirection|Equal0~5 .lut_mask = 64'h0001000100000000;
defparam \xDirection|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y55_N57
cyclonev_lcell_comb \xDirection|Equal0~6 (
// Equation(s):
// \xDirection|Equal0~6_combout  = ( \xDirection|Equal0~5_combout  & ( (!\xDirection|accelerationCounter1 [16] & (\xDirection|Equal0~2_combout  & \xDirection|accelerationCounter1 [17])) ) )

	.dataa(!\xDirection|accelerationCounter1 [16]),
	.datab(gnd),
	.datac(!\xDirection|Equal0~2_combout ),
	.datad(!\xDirection|accelerationCounter1 [17]),
	.datae(gnd),
	.dataf(!\xDirection|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal0~6 .extended_lut = "off";
defparam \xDirection|Equal0~6 .lut_mask = 64'h00000000000A000A;
defparam \xDirection|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N0
cyclonev_lcell_comb \xDirection|accelerateRight~0 (
// Equation(s):
// \xDirection|accelerateRight~0_combout  = ( \xDirection|accelerateRight~q  & ( \KEY[3]~input_o  & ( ((\xDirection|Equal0~6_combout  & (\xDirection|Equal0~0_combout  & \xDirection|Equal0~1_combout ))) # (\KEY[1]~input_o ) ) ) ) # ( 
// !\xDirection|accelerateRight~q  & ( \KEY[3]~input_o  & ( (\xDirection|Equal0~6_combout  & (\xDirection|Equal0~0_combout  & (!\KEY[1]~input_o  & \xDirection|Equal0~1_combout ))) ) ) )

	.dataa(!\xDirection|Equal0~6_combout ),
	.datab(!\xDirection|Equal0~0_combout ),
	.datac(!\KEY[1]~input_o ),
	.datad(!\xDirection|Equal0~1_combout ),
	.datae(!\xDirection|accelerateRight~q ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|accelerateRight~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|accelerateRight~0 .extended_lut = "off";
defparam \xDirection|accelerateRight~0 .lut_mask = 64'h0000000000100F1F;
defparam \xDirection|accelerateRight~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y56_N2
dffeas \xDirection|accelerateRight (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|accelerateRight~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerateRight~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerateRight .is_wysiwyg = "true";
defparam \xDirection|accelerateRight .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N42
cyclonev_lcell_comb \xDirection|speedXOut~52 (
// Equation(s):
// \xDirection|speedXOut~52_combout  = ( !\xDirection|Equal2~2_combout  & ( \xDirection|Add2~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xDirection|Add2~5_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~52 .extended_lut = "off";
defparam \xDirection|speedXOut~52 .lut_mask = 64'h00FF00FF00000000;
defparam \xDirection|speedXOut~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N30
cyclonev_lcell_comb \xDirection|Add1~17 (
// Equation(s):
// \xDirection|Add1~17_sumout  = SUM(( \xDirection|accelerationCounter2 [0] ) + ( VCC ) + ( !VCC ))
// \xDirection|Add1~18  = CARRY(( \xDirection|accelerationCounter2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~17_sumout ),
	.cout(\xDirection|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~17 .extended_lut = "off";
defparam \xDirection|Add1~17 .lut_mask = 64'h0000000000003333;
defparam \xDirection|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N18
cyclonev_lcell_comb \xDirection|Add1~9 (
// Equation(s):
// \xDirection|Add1~9_sumout  = SUM(( \xDirection|accelerationCounter2 [16] ) + ( GND ) + ( \xDirection|Add1~14  ))
// \xDirection|Add1~10  = CARRY(( \xDirection|accelerationCounter2 [16] ) + ( GND ) + ( \xDirection|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~9_sumout ),
	.cout(\xDirection|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~9 .extended_lut = "off";
defparam \xDirection|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N21
cyclonev_lcell_comb \xDirection|Add1~37 (
// Equation(s):
// \xDirection|Add1~37_sumout  = SUM(( \xDirection|accelerationCounter2 [17] ) + ( GND ) + ( \xDirection|Add1~10  ))
// \xDirection|Add1~38  = CARRY(( \xDirection|accelerationCounter2 [17] ) + ( GND ) + ( \xDirection|Add1~10  ))

	.dataa(!\xDirection|accelerationCounter2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~37_sumout ),
	.cout(\xDirection|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~37 .extended_lut = "off";
defparam \xDirection|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N6
cyclonev_lcell_comb \xDirection|accelerationCounter2[8]~0 (
// Equation(s):
// \xDirection|accelerationCounter2[8]~0_combout  = ( !\KEY[3]~input_o  & ( \KEY[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|accelerationCounter2[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|accelerationCounter2[8]~0 .extended_lut = "off";
defparam \xDirection|accelerationCounter2[8]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \xDirection|accelerationCounter2[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N23
dffeas \xDirection|accelerationCounter2[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[17] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N24
cyclonev_lcell_comb \xDirection|Add1~33 (
// Equation(s):
// \xDirection|Add1~33_sumout  = SUM(( \xDirection|accelerationCounter2 [18] ) + ( GND ) + ( \xDirection|Add1~38  ))
// \xDirection|Add1~34  = CARRY(( \xDirection|accelerationCounter2 [18] ) + ( GND ) + ( \xDirection|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~33_sumout ),
	.cout(\xDirection|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~33 .extended_lut = "off";
defparam \xDirection|Add1~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N26
dffeas \xDirection|accelerationCounter2[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[18] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N27
cyclonev_lcell_comb \xDirection|Add1~53 (
// Equation(s):
// \xDirection|Add1~53_sumout  = SUM(( \xDirection|accelerationCounter2 [19] ) + ( GND ) + ( \xDirection|Add1~34  ))
// \xDirection|Add1~54  = CARRY(( \xDirection|accelerationCounter2 [19] ) + ( GND ) + ( \xDirection|Add1~34  ))

	.dataa(!\xDirection|accelerationCounter2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~53_sumout ),
	.cout(\xDirection|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~53 .extended_lut = "off";
defparam \xDirection|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N29
dffeas \xDirection|accelerationCounter2[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[19] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N30
cyclonev_lcell_comb \xDirection|Add1~49 (
// Equation(s):
// \xDirection|Add1~49_sumout  = SUM(( \xDirection|accelerationCounter2 [20] ) + ( GND ) + ( \xDirection|Add1~54  ))
// \xDirection|Add1~50  = CARRY(( \xDirection|accelerationCounter2 [20] ) + ( GND ) + ( \xDirection|Add1~54  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~49_sumout ),
	.cout(\xDirection|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~49 .extended_lut = "off";
defparam \xDirection|Add1~49 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N32
dffeas \xDirection|accelerationCounter2[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[20] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N33
cyclonev_lcell_comb \xDirection|Add1~45 (
// Equation(s):
// \xDirection|Add1~45_sumout  = SUM(( \xDirection|accelerationCounter2 [21] ) + ( GND ) + ( \xDirection|Add1~50  ))
// \xDirection|Add1~46  = CARRY(( \xDirection|accelerationCounter2 [21] ) + ( GND ) + ( \xDirection|Add1~50  ))

	.dataa(!\xDirection|accelerationCounter2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~45_sumout ),
	.cout(\xDirection|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~45 .extended_lut = "off";
defparam \xDirection|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N35
dffeas \xDirection|accelerationCounter2[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[21] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N36
cyclonev_lcell_comb \xDirection|Add1~41 (
// Equation(s):
// \xDirection|Add1~41_sumout  = SUM(( \xDirection|accelerationCounter2 [22] ) + ( GND ) + ( \xDirection|Add1~46  ))
// \xDirection|Add1~42  = CARRY(( \xDirection|accelerationCounter2 [22] ) + ( GND ) + ( \xDirection|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~41_sumout ),
	.cout(\xDirection|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~41 .extended_lut = "off";
defparam \xDirection|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N38
dffeas \xDirection|accelerationCounter2[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[22] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N39
cyclonev_lcell_comb \xDirection|Add1~65 (
// Equation(s):
// \xDirection|Add1~65_sumout  = SUM(( \xDirection|accelerationCounter2 [23] ) + ( GND ) + ( \xDirection|Add1~42  ))
// \xDirection|Add1~66  = CARRY(( \xDirection|accelerationCounter2 [23] ) + ( GND ) + ( \xDirection|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~65_sumout ),
	.cout(\xDirection|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~65 .extended_lut = "off";
defparam \xDirection|Add1~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N41
dffeas \xDirection|accelerationCounter2[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[23] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N42
cyclonev_lcell_comb \xDirection|Add1~69 (
// Equation(s):
// \xDirection|Add1~69_sumout  = SUM(( \xDirection|accelerationCounter2 [24] ) + ( GND ) + ( \xDirection|Add1~66  ))
// \xDirection|Add1~70  = CARRY(( \xDirection|accelerationCounter2 [24] ) + ( GND ) + ( \xDirection|Add1~66  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~69_sumout ),
	.cout(\xDirection|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~69 .extended_lut = "off";
defparam \xDirection|Add1~69 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N44
dffeas \xDirection|accelerationCounter2[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[24] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N18
cyclonev_lcell_comb \xDirection|Equal1~3 (
// Equation(s):
// \xDirection|Equal1~3_combout  = ( \xDirection|accelerationCounter2 [7] & ( (!\xDirection|accelerationCounter2 [6] & (!\xDirection|accelerationCounter2 [5] & (!\xDirection|accelerationCounter2 [24] & !\xDirection|accelerationCounter2 [8]))) ) )

	.dataa(!\xDirection|accelerationCounter2 [6]),
	.datab(!\xDirection|accelerationCounter2 [5]),
	.datac(!\xDirection|accelerationCounter2 [24]),
	.datad(!\xDirection|accelerationCounter2 [8]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter2 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~3 .extended_lut = "off";
defparam \xDirection|Equal1~3 .lut_mask = 64'h0000000080008000;
defparam \xDirection|Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N45
cyclonev_lcell_comb \xDirection|Add1~101 (
// Equation(s):
// \xDirection|Add1~101_sumout  = SUM(( \xDirection|accelerationCounter2 [25] ) + ( GND ) + ( \xDirection|Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~101_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~101 .extended_lut = "off";
defparam \xDirection|Add1~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N47
dffeas \xDirection|accelerationCounter2[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[25] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N12
cyclonev_lcell_comb \xDirection|Equal1~4 (
// Equation(s):
// \xDirection|Equal1~4_combout  = ( !\xDirection|accelerationCounter2 [1] & ( (!\xDirection|accelerationCounter2 [2] & (!\xDirection|accelerationCounter2 [3] & \xDirection|accelerationCounter2 [25])) ) )

	.dataa(!\xDirection|accelerationCounter2 [2]),
	.datab(!\xDirection|accelerationCounter2 [3]),
	.datac(!\xDirection|accelerationCounter2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~4 .extended_lut = "off";
defparam \xDirection|Equal1~4 .lut_mask = 64'h0808080800000000;
defparam \xDirection|Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N24
cyclonev_lcell_comb \xDirection|Equal1~5 (
// Equation(s):
// \xDirection|Equal1~5_combout  = ( \xDirection|Equal1~4_combout  & ( (\xDirection|accelerationCounter2 [14] & (!\xDirection|accelerationCounter2 [4] & (\xDirection|Equal1~3_combout  & \xDirection|accelerationCounter2 [23]))) ) )

	.dataa(!\xDirection|accelerationCounter2 [14]),
	.datab(!\xDirection|accelerationCounter2 [4]),
	.datac(!\xDirection|Equal1~3_combout ),
	.datad(!\xDirection|accelerationCounter2 [23]),
	.datae(gnd),
	.dataf(!\xDirection|Equal1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~5 .extended_lut = "off";
defparam \xDirection|Equal1~5 .lut_mask = 64'h0000000000040004;
defparam \xDirection|Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N54
cyclonev_lcell_comb \xDirection|Equal1~2 (
// Equation(s):
// \xDirection|Equal1~2_combout  = ( \xDirection|accelerationCounter2 [21] & ( (\xDirection|accelerationCounter2 [20] & (\xDirection|accelerationCounter2 [22] & \xDirection|accelerationCounter2 [19])) ) )

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [20]),
	.datac(!\xDirection|accelerationCounter2 [22]),
	.datad(!\xDirection|accelerationCounter2 [19]),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~2 .extended_lut = "off";
defparam \xDirection|Equal1~2 .lut_mask = 64'h0000000000030003;
defparam \xDirection|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N57
cyclonev_lcell_comb \xDirection|Equal1~6 (
// Equation(s):
// \xDirection|Equal1~6_combout  = ( !\xDirection|accelerationCounter2 [18] & ( (\xDirection|accelerationCounter2 [17] & (\xDirection|Equal1~5_combout  & \xDirection|Equal1~2_combout )) ) )

	.dataa(!\xDirection|accelerationCounter2 [17]),
	.datab(gnd),
	.datac(!\xDirection|Equal1~5_combout ),
	.datad(!\xDirection|Equal1~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~6 .extended_lut = "off";
defparam \xDirection|Equal1~6 .lut_mask = 64'h0005000500000000;
defparam \xDirection|Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N21
cyclonev_lcell_comb \xDirection|Equal1~0 (
// Equation(s):
// \xDirection|Equal1~0_combout  = ( !\xDirection|accelerationCounter2 [10] & ( !\xDirection|accelerationCounter2 [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|accelerationCounter2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~0 .extended_lut = "off";
defparam \xDirection|Equal1~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \xDirection|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N27
cyclonev_lcell_comb \xDirection|Equal1~7 (
// Equation(s):
// \xDirection|Equal1~7_combout  = ( \xDirection|Equal1~0_combout  & ( (\xDirection|Equal1~1_combout  & \xDirection|Equal1~6_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|Equal1~1_combout ),
	.datad(!\xDirection|Equal1~6_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~7 .extended_lut = "off";
defparam \xDirection|Equal1~7 .lut_mask = 64'h00000000000F000F;
defparam \xDirection|Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N32
dffeas \xDirection|accelerationCounter2[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[0] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N33
cyclonev_lcell_comb \xDirection|Add1~97 (
// Equation(s):
// \xDirection|Add1~97_sumout  = SUM(( \xDirection|accelerationCounter2 [1] ) + ( GND ) + ( \xDirection|Add1~18  ))
// \xDirection|Add1~98  = CARRY(( \xDirection|accelerationCounter2 [1] ) + ( GND ) + ( \xDirection|Add1~18  ))

	.dataa(!\xDirection|accelerationCounter2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~97_sumout ),
	.cout(\xDirection|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~97 .extended_lut = "off";
defparam \xDirection|Add1~97 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N35
dffeas \xDirection|accelerationCounter2[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[1] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N36
cyclonev_lcell_comb \xDirection|Add1~93 (
// Equation(s):
// \xDirection|Add1~93_sumout  = SUM(( \xDirection|accelerationCounter2 [2] ) + ( GND ) + ( \xDirection|Add1~98  ))
// \xDirection|Add1~94  = CARRY(( \xDirection|accelerationCounter2 [2] ) + ( GND ) + ( \xDirection|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~93_sumout ),
	.cout(\xDirection|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~93 .extended_lut = "off";
defparam \xDirection|Add1~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N38
dffeas \xDirection|accelerationCounter2[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[2] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N39
cyclonev_lcell_comb \xDirection|Add1~89 (
// Equation(s):
// \xDirection|Add1~89_sumout  = SUM(( \xDirection|accelerationCounter2 [3] ) + ( GND ) + ( \xDirection|Add1~94  ))
// \xDirection|Add1~90  = CARRY(( \xDirection|accelerationCounter2 [3] ) + ( GND ) + ( \xDirection|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~89_sumout ),
	.cout(\xDirection|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~89 .extended_lut = "off";
defparam \xDirection|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N41
dffeas \xDirection|accelerationCounter2[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[3] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N42
cyclonev_lcell_comb \xDirection|Add1~57 (
// Equation(s):
// \xDirection|Add1~57_sumout  = SUM(( \xDirection|accelerationCounter2 [4] ) + ( GND ) + ( \xDirection|Add1~90  ))
// \xDirection|Add1~58  = CARRY(( \xDirection|accelerationCounter2 [4] ) + ( GND ) + ( \xDirection|Add1~90  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~57_sumout ),
	.cout(\xDirection|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~57 .extended_lut = "off";
defparam \xDirection|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N44
dffeas \xDirection|accelerationCounter2[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[4] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N45
cyclonev_lcell_comb \xDirection|Add1~85 (
// Equation(s):
// \xDirection|Add1~85_sumout  = SUM(( \xDirection|accelerationCounter2 [5] ) + ( GND ) + ( \xDirection|Add1~58  ))
// \xDirection|Add1~86  = CARRY(( \xDirection|accelerationCounter2 [5] ) + ( GND ) + ( \xDirection|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~85_sumout ),
	.cout(\xDirection|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~85 .extended_lut = "off";
defparam \xDirection|Add1~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N47
dffeas \xDirection|accelerationCounter2[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[5] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N48
cyclonev_lcell_comb \xDirection|Add1~81 (
// Equation(s):
// \xDirection|Add1~81_sumout  = SUM(( \xDirection|accelerationCounter2 [6] ) + ( GND ) + ( \xDirection|Add1~86  ))
// \xDirection|Add1~82  = CARRY(( \xDirection|accelerationCounter2 [6] ) + ( GND ) + ( \xDirection|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~81_sumout ),
	.cout(\xDirection|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~81 .extended_lut = "off";
defparam \xDirection|Add1~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N50
dffeas \xDirection|accelerationCounter2[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[6] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N51
cyclonev_lcell_comb \xDirection|Add1~77 (
// Equation(s):
// \xDirection|Add1~77_sumout  = SUM(( \xDirection|accelerationCounter2 [7] ) + ( GND ) + ( \xDirection|Add1~82  ))
// \xDirection|Add1~78  = CARRY(( \xDirection|accelerationCounter2 [7] ) + ( GND ) + ( \xDirection|Add1~82  ))

	.dataa(!\xDirection|accelerationCounter2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~77_sumout ),
	.cout(\xDirection|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~77 .extended_lut = "off";
defparam \xDirection|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N53
dffeas \xDirection|accelerationCounter2[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[7] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N54
cyclonev_lcell_comb \xDirection|Add1~73 (
// Equation(s):
// \xDirection|Add1~73_sumout  = SUM(( \xDirection|accelerationCounter2 [8] ) + ( GND ) + ( \xDirection|Add1~78  ))
// \xDirection|Add1~74  = CARRY(( \xDirection|accelerationCounter2 [8] ) + ( GND ) + ( \xDirection|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~73_sumout ),
	.cout(\xDirection|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~73 .extended_lut = "off";
defparam \xDirection|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N56
dffeas \xDirection|accelerationCounter2[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[8] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N57
cyclonev_lcell_comb \xDirection|Add1~5 (
// Equation(s):
// \xDirection|Add1~5_sumout  = SUM(( \xDirection|accelerationCounter2 [9] ) + ( GND ) + ( \xDirection|Add1~74  ))
// \xDirection|Add1~6  = CARRY(( \xDirection|accelerationCounter2 [9] ) + ( GND ) + ( \xDirection|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~5_sumout ),
	.cout(\xDirection|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~5 .extended_lut = "off";
defparam \xDirection|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N59
dffeas \xDirection|accelerationCounter2[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[9] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N0
cyclonev_lcell_comb \xDirection|Add1~1 (
// Equation(s):
// \xDirection|Add1~1_sumout  = SUM(( \xDirection|accelerationCounter2 [10] ) + ( GND ) + ( \xDirection|Add1~6  ))
// \xDirection|Add1~2  = CARRY(( \xDirection|accelerationCounter2 [10] ) + ( GND ) + ( \xDirection|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~1_sumout ),
	.cout(\xDirection|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~1 .extended_lut = "off";
defparam \xDirection|Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N2
dffeas \xDirection|accelerationCounter2[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[10] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N3
cyclonev_lcell_comb \xDirection|Add1~29 (
// Equation(s):
// \xDirection|Add1~29_sumout  = SUM(( \xDirection|accelerationCounter2 [11] ) + ( GND ) + ( \xDirection|Add1~2  ))
// \xDirection|Add1~30  = CARRY(( \xDirection|accelerationCounter2 [11] ) + ( GND ) + ( \xDirection|Add1~2  ))

	.dataa(!\xDirection|accelerationCounter2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~29_sumout ),
	.cout(\xDirection|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~29 .extended_lut = "off";
defparam \xDirection|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \xDirection|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N5
dffeas \xDirection|accelerationCounter2[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[11] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N6
cyclonev_lcell_comb \xDirection|Add1~25 (
// Equation(s):
// \xDirection|Add1~25_sumout  = SUM(( \xDirection|accelerationCounter2 [12] ) + ( GND ) + ( \xDirection|Add1~30  ))
// \xDirection|Add1~26  = CARRY(( \xDirection|accelerationCounter2 [12] ) + ( GND ) + ( \xDirection|Add1~30  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~25_sumout ),
	.cout(\xDirection|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~25 .extended_lut = "off";
defparam \xDirection|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N8
dffeas \xDirection|accelerationCounter2[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[12] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N9
cyclonev_lcell_comb \xDirection|Add1~21 (
// Equation(s):
// \xDirection|Add1~21_sumout  = SUM(( \xDirection|accelerationCounter2 [13] ) + ( GND ) + ( \xDirection|Add1~26  ))
// \xDirection|Add1~22  = CARRY(( \xDirection|accelerationCounter2 [13] ) + ( GND ) + ( \xDirection|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~21_sumout ),
	.cout(\xDirection|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~21 .extended_lut = "off";
defparam \xDirection|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N11
dffeas \xDirection|accelerationCounter2[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[13] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N12
cyclonev_lcell_comb \xDirection|Add1~61 (
// Equation(s):
// \xDirection|Add1~61_sumout  = SUM(( \xDirection|accelerationCounter2 [14] ) + ( GND ) + ( \xDirection|Add1~22  ))
// \xDirection|Add1~62  = CARRY(( \xDirection|accelerationCounter2 [14] ) + ( GND ) + ( \xDirection|Add1~22  ))

	.dataa(gnd),
	.datab(!\xDirection|accelerationCounter2 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~61_sumout ),
	.cout(\xDirection|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~61 .extended_lut = "off";
defparam \xDirection|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \xDirection|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N14
dffeas \xDirection|accelerationCounter2[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[14] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N15
cyclonev_lcell_comb \xDirection|Add1~13 (
// Equation(s):
// \xDirection|Add1~13_sumout  = SUM(( \xDirection|accelerationCounter2 [15] ) + ( GND ) + ( \xDirection|Add1~62  ))
// \xDirection|Add1~14  = CARRY(( \xDirection|accelerationCounter2 [15] ) + ( GND ) + ( \xDirection|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|accelerationCounter2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add1~13_sumout ),
	.cout(\xDirection|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add1~13 .extended_lut = "off";
defparam \xDirection|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \xDirection|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y55_N17
dffeas \xDirection|accelerationCounter2[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[15] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y55_N20
dffeas \xDirection|accelerationCounter2[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|Equal1~7_combout ),
	.sload(gnd),
	.ena(\xDirection|accelerationCounter2[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerationCounter2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerationCounter2[16] .is_wysiwyg = "true";
defparam \xDirection|accelerationCounter2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y55_N48
cyclonev_lcell_comb \xDirection|Equal1~1 (
// Equation(s):
// \xDirection|Equal1~1_combout  = ( !\xDirection|accelerationCounter2 [0] & ( \xDirection|accelerationCounter2 [12] & ( (!\xDirection|accelerationCounter2 [16] & (\xDirection|accelerationCounter2 [13] & (!\xDirection|accelerationCounter2 [11] & 
// \xDirection|accelerationCounter2 [15]))) ) ) )

	.dataa(!\xDirection|accelerationCounter2 [16]),
	.datab(!\xDirection|accelerationCounter2 [13]),
	.datac(!\xDirection|accelerationCounter2 [11]),
	.datad(!\xDirection|accelerationCounter2 [15]),
	.datae(!\xDirection|accelerationCounter2 [0]),
	.dataf(!\xDirection|accelerationCounter2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal1~1 .extended_lut = "off";
defparam \xDirection|Equal1~1 .lut_mask = 64'h0000000000200000;
defparam \xDirection|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N0
cyclonev_lcell_comb \xDirection|accelerateLeft~0 (
// Equation(s):
// \xDirection|accelerateLeft~0_combout  = ( \xDirection|accelerateLeft~q  & ( \xDirection|Equal1~0_combout  & ( (\KEY[1]~input_o  & (((\xDirection|Equal1~1_combout  & \xDirection|Equal1~6_combout )) # (\KEY[3]~input_o ))) ) ) ) # ( 
// !\xDirection|accelerateLeft~q  & ( \xDirection|Equal1~0_combout  & ( (\xDirection|Equal1~1_combout  & (\xDirection|Equal1~6_combout  & (!\KEY[3]~input_o  & \KEY[1]~input_o ))) ) ) ) # ( \xDirection|accelerateLeft~q  & ( !\xDirection|Equal1~0_combout  & ( 
// (\KEY[3]~input_o  & \KEY[1]~input_o ) ) ) )

	.dataa(!\xDirection|Equal1~1_combout ),
	.datab(!\xDirection|Equal1~6_combout ),
	.datac(!\KEY[3]~input_o ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\xDirection|accelerateLeft~q ),
	.dataf(!\xDirection|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|accelerateLeft~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|accelerateLeft~0 .extended_lut = "off";
defparam \xDirection|accelerateLeft~0 .lut_mask = 64'h0000000F0010001F;
defparam \xDirection|accelerateLeft~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y56_N2
dffeas \xDirection|accelerateLeft (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|accelerateLeft~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|accelerateLeft~q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|accelerateLeft .is_wysiwyg = "true";
defparam \xDirection|accelerateLeft .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N18
cyclonev_lcell_comb \xDirection|Add5~45 (
// Equation(s):
// \xDirection|Add5~45_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~18_combout  ) + ( \xDirection|Add5~74  ))
// \xDirection|Add5~46  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~18_combout  
// ) + ( \xDirection|Add5~74  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~18_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~45_sumout ),
	.cout(\xDirection|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~45 .extended_lut = "off";
defparam \xDirection|Add5~45 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N21
cyclonev_lcell_comb \xDirection|Add5~49 (
// Equation(s):
// \xDirection|Add5~49_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~19_combout  ) + ( \xDirection|Add5~46  ))
// \xDirection|Add5~50  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~19_combout  
// ) + ( \xDirection|Add5~46  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~19_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~49_sumout ),
	.cout(\xDirection|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~49 .extended_lut = "off";
defparam \xDirection|Add5~49 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N24
cyclonev_lcell_comb \xDirection|Add5~53 (
// Equation(s):
// \xDirection|Add5~53_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~8_combout  ) + ( \xDirection|Add5~50  ))
// \xDirection|Add5~54  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( \xDirection|speedXOut~8_combout 
//  ) + ( \xDirection|Add5~50  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~8_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~53_sumout ),
	.cout(\xDirection|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~53 .extended_lut = "off";
defparam \xDirection|Add5~53 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N18
cyclonev_lcell_comb \xDirection|speedXOut~45 (
// Equation(s):
// \xDirection|speedXOut~45_combout  = ( \xDirection|speedXOut~8_combout  & ( \xDirection|Add5~53_sumout  ) ) # ( !\xDirection|speedXOut~8_combout  & ( \xDirection|Add5~53_sumout  & ( (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~6_combout ) # 
// ((!\xDirection|Equal7~10_combout ) # (!\xDirection|Equal7~11_combout )))) ) ) ) # ( \xDirection|speedXOut~8_combout  & ( !\xDirection|Add5~53_sumout  & ( (!\xDirection|accelerateLeft~q ) # ((\xDirection|Equal7~6_combout  & (\xDirection|Equal7~10_combout  
// & \xDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~6_combout ),
	.datab(!\xDirection|Equal7~10_combout ),
	.datac(!\xDirection|Equal7~11_combout ),
	.datad(!\xDirection|accelerateLeft~q ),
	.datae(!\xDirection|speedXOut~8_combout ),
	.dataf(!\xDirection|Add5~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~45 .extended_lut = "off";
defparam \xDirection|speedXOut~45 .lut_mask = 64'h0000FF0100FEFFFF;
defparam \xDirection|speedXOut~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N19
dffeas \xDirection|speedXOut[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[14]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N15
cyclonev_lcell_comb \xDirection|Add2~49 (
// Equation(s):
// \xDirection|Add2~49_sumout  = SUM(( \xDirection|speedXOut [11] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~22  ))
// \xDirection|Add2~50  = CARRY(( \xDirection|speedXOut [11] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~22  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~49_sumout ),
	.cout(\xDirection|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~49 .extended_lut = "off";
defparam \xDirection|Add2~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \xDirection|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N18
cyclonev_lcell_comb \xDirection|Add2~69 (
// Equation(s):
// \xDirection|Add2~69_sumout  = SUM(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut [12] ) + ( \xDirection|Add2~50  ))
// \xDirection|Add2~70  = CARRY(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut [12] ) + ( \xDirection|Add2~50  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [12]),
	.datag(gnd),
	.cin(\xDirection|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~69_sumout ),
	.cout(\xDirection|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~69 .extended_lut = "off";
defparam \xDirection|Add2~69 .lut_mask = 64'h0000FF000000CCCC;
defparam \xDirection|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N21
cyclonev_lcell_comb \xDirection|Add2~73 (
// Equation(s):
// \xDirection|Add2~73_sumout  = SUM(( \xDirection|speedXOut [13] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~70  ))
// \xDirection|Add2~74  = CARRY(( \xDirection|speedXOut [13] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~70  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~73_sumout ),
	.cout(\xDirection|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~73 .extended_lut = "off";
defparam \xDirection|Add2~73 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N24
cyclonev_lcell_comb \xDirection|Add2~33 (
// Equation(s):
// \xDirection|Add2~33_sumout  = SUM(( \xDirection|speedXOut[14]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~74  ))
// \xDirection|Add2~34  = CARRY(( \xDirection|speedXOut[14]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~74  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~33_sumout ),
	.cout(\xDirection|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~33 .extended_lut = "off";
defparam \xDirection|Add2~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \xDirection|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N48
cyclonev_lcell_comb \xDirection|speedXOut~8 (
// Equation(s):
// \xDirection|speedXOut~8_combout  = ( \changeXPosition|Equal0~0_combout  & ( \xDirection|speedXOut[14]~DUPLICATE_q  & ( (!\xDirection|Equal2~2_combout ) # (!\xDirection|accelerateRight~q ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( 
// \xDirection|speedXOut[14]~DUPLICATE_q  & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Equal4~1_combout ) # (\xDirection|Add2~33_sumout )))) ) ) ) # ( \changeXPosition|Equal0~0_combout  & ( 
// !\xDirection|speedXOut[14]~DUPLICATE_q  & ( (!\xDirection|Equal2~2_combout  & \xDirection|accelerateRight~q ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( !\xDirection|speedXOut[14]~DUPLICATE_q  & ( (!\xDirection|Equal2~2_combout  & 
// (\xDirection|accelerateRight~q  & ((\xDirection|Equal4~1_combout ) # (\xDirection|Add2~33_sumout )))) ) ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\xDirection|Add2~33_sumout ),
	.datac(!\xDirection|accelerateRight~q ),
	.datad(!\xDirection|Equal4~1_combout ),
	.datae(!\changeXPosition|Equal0~0_combout ),
	.dataf(!\xDirection|speedXOut[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~8 .extended_lut = "off";
defparam \xDirection|speedXOut~8 .lut_mask = 64'h020A0A0AF2FAFAFA;
defparam \xDirection|speedXOut~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N27
cyclonev_lcell_comb \xDirection|Add5~9 (
// Equation(s):
// \xDirection|Add5~9_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~4_combout  ) + ( \xDirection|Add5~54  ))
// \xDirection|Add5~10  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~4_combout  ) 
// + ( \xDirection|Add5~54  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~4_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~9_sumout ),
	.cout(\xDirection|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~9 .extended_lut = "off";
defparam \xDirection|Add5~9 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N12
cyclonev_lcell_comb \xDirection|speedXOut~30 (
// Equation(s):
// \xDirection|speedXOut~30_combout  = ( \xDirection|speedXOut~4_combout  & ( (!\xDirection|accelerateLeft~q ) # ((\xDirection|Add5~9_sumout ) # (\xDirection|Equal7~5_combout )) ) ) # ( !\xDirection|speedXOut~4_combout  & ( (\xDirection|accelerateLeft~q  & 
// (!\xDirection|Equal7~5_combout  & \xDirection|Add5~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Equal7~5_combout ),
	.datad(!\xDirection|Add5~9_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~30 .extended_lut = "off";
defparam \xDirection|speedXOut~30 .lut_mask = 64'h00300030CFFFCFFF;
defparam \xDirection|speedXOut~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N13
dffeas \xDirection|speedXOut[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[15] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N27
cyclonev_lcell_comb \xDirection|Add2~17 (
// Equation(s):
// \xDirection|Add2~17_sumout  = SUM(( \xDirection|speedXOut [15] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~34  ))
// \xDirection|Add2~18  = CARRY(( \xDirection|speedXOut [15] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~34  ))

	.dataa(!\xDirection|speedXOut [15]),
	.datab(!\xDirection|speedXOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~17_sumout ),
	.cout(\xDirection|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~17 .extended_lut = "off";
defparam \xDirection|Add2~17 .lut_mask = 64'h0000333300005555;
defparam \xDirection|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N33
cyclonev_lcell_comb \xDirection|speedXOut~4 (
// Equation(s):
// \xDirection|speedXOut~4_combout  = ( \xDirection|Add2~17_sumout  & ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [15])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((!\xDirection|Equal2~2_combout )))) ) ) # 
// ( !\xDirection|Add2~17_sumout  & ( (!\xDirection|accelerateRight~q  & \xDirection|speedXOut [15]) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [15]),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~4 .extended_lut = "off";
defparam \xDirection|speedXOut~4 .lut_mask = 64'h0A0A0A0A4E0A4E0A;
defparam \xDirection|speedXOut~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N30
cyclonev_lcell_comb \xDirection|Add5~29 (
// Equation(s):
// \xDirection|Add5~29_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~17_combout  ) + ( \xDirection|Add5~10  ))
// \xDirection|Add5~30  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~17_combout  
// ) + ( \xDirection|Add5~10  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~17_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~29_sumout ),
	.cout(\xDirection|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~29 .extended_lut = "off";
defparam \xDirection|Add5~29 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N30
cyclonev_lcell_comb \xDirection|speedXOut~53 (
// Equation(s):
// \xDirection|speedXOut~53_combout  = ( !\changeXPosition|Equal0~0_combout  & ( (!\xDirection|Equal2~2_combout  & \xDirection|Add2~5_sumout ) ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\xDirection|Add2~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changeXPosition|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~53 .extended_lut = "off";
defparam \xDirection|speedXOut~53 .lut_mask = 64'h2222222200000000;
defparam \xDirection|speedXOut~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N0
cyclonev_lcell_comb \xDirection|Add2~29 (
// Equation(s):
// \xDirection|Add2~29_sumout  = SUM(( \xDirection|speedXOut [6] ) + ( VCC ) + ( !VCC ))
// \xDirection|Add2~30  = CARRY(( \xDirection|speedXOut [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~29_sumout ),
	.cout(\xDirection|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~29 .extended_lut = "off";
defparam \xDirection|Add2~29 .lut_mask = 64'h0000000000003333;
defparam \xDirection|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N12
cyclonev_lcell_comb \xDirection|speedXOut~7 (
// Equation(s):
// \xDirection|speedXOut~7_combout  = ( \xDirection|speedXOut [6] & ( \xDirection|Add2~29_sumout  & ( (!\xDirection|accelerateRight~q ) # (!\xDirection|Equal2~2_combout ) ) ) ) # ( !\xDirection|speedXOut [6] & ( \xDirection|Add2~29_sumout  & ( 
// (\xDirection|accelerateRight~q  & !\xDirection|Equal2~2_combout ) ) ) ) # ( \xDirection|speedXOut [6] & ( !\xDirection|Add2~29_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Equal4~1_combout ) # 
// (\changeXPosition|Equal0~0_combout )))) ) ) ) # ( !\xDirection|speedXOut [6] & ( !\xDirection|Add2~29_sumout  & ( (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\xDirection|Equal4~1_combout ) # (\changeXPosition|Equal0~0_combout 
// )))) ) ) )

	.dataa(!\changeXPosition|Equal0~0_combout ),
	.datab(!\xDirection|Equal4~1_combout ),
	.datac(!\xDirection|accelerateRight~q ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(!\xDirection|speedXOut [6]),
	.dataf(!\xDirection|Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~7 .extended_lut = "off";
defparam \xDirection|speedXOut~7 .lut_mask = 64'h0700F7F00F00FFF0;
defparam \xDirection|speedXOut~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N36
cyclonev_lcell_comb \xDirection|speedXOut~54 (
// Equation(s):
// \xDirection|speedXOut~54_combout  = ( \changeXPosition|Equal0~0_combout  ) # ( !\changeXPosition|Equal0~0_combout  & ( (\xDirection|Add2~29_sumout ) # (\xDirection|Equal4~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|Equal4~1_combout ),
	.datad(!\xDirection|Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\changeXPosition|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~54 .extended_lut = "off";
defparam \xDirection|speedXOut~54 .lut_mask = 64'h0FFF0FFFFFFFFFFF;
defparam \xDirection|speedXOut~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N0
cyclonev_lcell_comb \xDirection|Add5~69 (
// Equation(s):
// \xDirection|Add5~69_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [6])))) # (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\xDirection|speedXOut~54_combout )))) ) + ( VCC ) + ( !VCC ))
// \xDirection|Add5~70  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [6])))) # (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\xDirection|speedXOut~54_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\xDirection|Equal2~2_combout ),
	.datac(!\xDirection|speedXOut [6]),
	.datad(!\xDirection|speedXOut~54_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~69_sumout ),
	.cout(\xDirection|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~69 .extended_lut = "off";
defparam \xDirection|Add5~69 .lut_mask = 64'h0000000000000A4E;
defparam \xDirection|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N21
cyclonev_lcell_comb \xDirection|speedXOut~49 (
// Equation(s):
// \xDirection|speedXOut~49_combout  = ( \xDirection|speedXOut~7_combout  & ( \xDirection|Add5~69_sumout  ) ) # ( !\xDirection|speedXOut~7_combout  & ( \xDirection|Add5~69_sumout  & ( (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~6_combout ) # 
// ((!\xDirection|Equal7~10_combout ) # (!\xDirection|Equal7~11_combout )))) ) ) ) # ( \xDirection|speedXOut~7_combout  & ( !\xDirection|Add5~69_sumout  & ( (!\xDirection|accelerateLeft~q ) # ((\xDirection|Equal7~6_combout  & (\xDirection|Equal7~10_combout  
// & \xDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~6_combout ),
	.datab(!\xDirection|Equal7~10_combout ),
	.datac(!\xDirection|accelerateLeft~q ),
	.datad(!\xDirection|Equal7~11_combout ),
	.datae(!\xDirection|speedXOut~7_combout ),
	.dataf(!\xDirection|Add5~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~49 .extended_lut = "off";
defparam \xDirection|speedXOut~49 .lut_mask = 64'h0000F0F10F0EFFFF;
defparam \xDirection|speedXOut~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N22
dffeas \xDirection|speedXOut[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[6] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N3
cyclonev_lcell_comb \xDirection|Add5~25 (
// Equation(s):
// \xDirection|Add5~25_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (\xDirection|speedXOut [25])) # (\xDirection|accelerateRight~q  & ((\xDirection|speedXOut~53_combout ))) ) + ( \xDirection|speedXOut~6_combout  ) + ( \xDirection|Add5~70  ))
// \xDirection|Add5~26  = CARRY(( (!\xDirection|accelerateRight~q  & (\xDirection|speedXOut [25])) # (\xDirection|accelerateRight~q  & ((\xDirection|speedXOut~53_combout ))) ) + ( \xDirection|speedXOut~6_combout  ) + ( \xDirection|Add5~70  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(gnd),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~53_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~6_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~25_sumout ),
	.cout(\xDirection|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~25 .extended_lut = "off";
defparam \xDirection|Add5~25 .lut_mask = 64'h0000FF0000000A5F;
defparam \xDirection|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N15
cyclonev_lcell_comb \xDirection|speedXOut~38 (
// Equation(s):
// \xDirection|speedXOut~38_combout  = ( \xDirection|speedXOut~6_combout  & ( \xDirection|Add5~25_sumout  ) ) # ( !\xDirection|speedXOut~6_combout  & ( \xDirection|Add5~25_sumout  & ( (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~6_combout ) # 
// ((!\xDirection|Equal7~10_combout ) # (!\xDirection|Equal7~11_combout )))) ) ) ) # ( \xDirection|speedXOut~6_combout  & ( !\xDirection|Add5~25_sumout  & ( (!\xDirection|accelerateLeft~q ) # ((\xDirection|Equal7~6_combout  & (\xDirection|Equal7~10_combout  
// & \xDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~6_combout ),
	.datab(!\xDirection|Equal7~10_combout ),
	.datac(!\xDirection|accelerateLeft~q ),
	.datad(!\xDirection|Equal7~11_combout ),
	.datae(!\xDirection|speedXOut~6_combout ),
	.dataf(!\xDirection|Add5~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~38 .extended_lut = "off";
defparam \xDirection|speedXOut~38 .lut_mask = 64'h0000F0F10F0EFFFF;
defparam \xDirection|speedXOut~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N16
dffeas \xDirection|speedXOut[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[7] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N3
cyclonev_lcell_comb \xDirection|Add2~25 (
// Equation(s):
// \xDirection|Add2~25_sumout  = SUM(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut [7] ) + ( \xDirection|Add2~30  ))
// \xDirection|Add2~26  = CARRY(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut [7] ) + ( \xDirection|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut [7]),
	.datad(!\xDirection|speedXOut [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~25_sumout ),
	.cout(\xDirection|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~25 .extended_lut = "off";
defparam \xDirection|Add2~25 .lut_mask = 64'h0000F0F00000FF00;
defparam \xDirection|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y56_N9
cyclonev_lcell_comb \xDirection|speedXOut~6 (
// Equation(s):
// \xDirection|speedXOut~6_combout  = ( \xDirection|accelerateRight~q  & ( (!\changeXPosition|Equal0~0_combout  & (!\xDirection|Equal2~2_combout  & \xDirection|Add2~25_sumout )) ) ) # ( !\xDirection|accelerateRight~q  & ( \xDirection|speedXOut [7] ) )

	.dataa(!\changeXPosition|Equal0~0_combout ),
	.datab(!\xDirection|Equal2~2_combout ),
	.datac(!\xDirection|speedXOut [7]),
	.datad(!\xDirection|Add2~25_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|accelerateRight~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~6 .extended_lut = "off";
defparam \xDirection|speedXOut~6 .lut_mask = 64'h0F0F0F0F00880088;
defparam \xDirection|speedXOut~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N6
cyclonev_lcell_comb \xDirection|Add5~1 (
// Equation(s):
// \xDirection|Add5~1_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~0_combout  ) + ( \xDirection|Add5~26  ))
// \xDirection|Add5~2  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( \xDirection|speedXOut~0_combout  
// ) + ( \xDirection|Add5~26  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~0_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~1_sumout ),
	.cout(\xDirection|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~1 .extended_lut = "off";
defparam \xDirection|Add5~1 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N9
cyclonev_lcell_comb \xDirection|Add5~5 (
// Equation(s):
// \xDirection|Add5~5_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~20_combout  ) + ( \xDirection|Add5~2  ))
// \xDirection|Add5~6  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( \xDirection|speedXOut~20_combout 
//  ) + ( \xDirection|Add5~2  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~20_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~5_sumout ),
	.cout(\xDirection|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~5 .extended_lut = "off";
defparam \xDirection|Add5~5 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N39
cyclonev_lcell_comb \xDirection|speedXOut~29 (
// Equation(s):
// \xDirection|speedXOut~29_combout  = ( !\xDirection|speedXOut[14]~23_combout  & ( (!\xDirection|Equal7~5_combout  & ((!\xDirection|accelerateLeft~q  & ((\xDirection|speedXOut~20_combout ))) # (\xDirection|accelerateLeft~q  & (\xDirection|Add5~5_sumout )))) 
// # (\xDirection|Equal7~5_combout  & (((\xDirection|speedXOut~20_combout )))) ) )

	.dataa(!\xDirection|Equal7~5_combout ),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Add5~5_sumout ),
	.datad(!\xDirection|speedXOut~20_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut[14]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~29 .extended_lut = "off";
defparam \xDirection|speedXOut~29 .lut_mask = 64'h02DF02DF00000000;
defparam \xDirection|speedXOut~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N40
dffeas \xDirection|speedXOut[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[9] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N30
cyclonev_lcell_comb \xDirection|speedXOut~24 (
// Equation(s):
// \xDirection|speedXOut~24_combout  = ( \xDirection|speedXOut~0_combout  & ( (!\xDirection|speedXOut[14]~23_combout  & (((!\xDirection|accelerateLeft~q ) # (\xDirection|Add5~1_sumout )) # (\xDirection|Equal7~5_combout ))) ) ) # ( 
// !\xDirection|speedXOut~0_combout  & ( (!\xDirection|Equal7~5_combout  & (\xDirection|accelerateLeft~q  & (\xDirection|Add5~1_sumout  & !\xDirection|speedXOut[14]~23_combout ))) ) )

	.dataa(!\xDirection|Equal7~5_combout ),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Add5~1_sumout ),
	.datad(!\xDirection|speedXOut[14]~23_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~24 .extended_lut = "off";
defparam \xDirection|speedXOut~24 .lut_mask = 64'h02000200DF00DF00;
defparam \xDirection|speedXOut~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N31
dffeas \xDirection|speedXOut[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[8] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N6
cyclonev_lcell_comb \xDirection|Add2~1 (
// Equation(s):
// \xDirection|Add2~1_sumout  = SUM(( \xDirection|speedXOut [8] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~26  ))
// \xDirection|Add2~2  = CARRY(( \xDirection|speedXOut [8] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~26  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~1_sumout ),
	.cout(\xDirection|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~1 .extended_lut = "off";
defparam \xDirection|Add2~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \xDirection|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N9
cyclonev_lcell_comb \xDirection|Add2~77 (
// Equation(s):
// \xDirection|Add2~77_sumout  = SUM(( \xDirection|speedXOut [9] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~2  ))
// \xDirection|Add2~78  = CARRY(( \xDirection|speedXOut [9] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~2  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~77_sumout ),
	.cout(\xDirection|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~77 .extended_lut = "off";
defparam \xDirection|Add2~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \xDirection|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N27
cyclonev_lcell_comb \xDirection|speedXOut~20 (
// Equation(s):
// \xDirection|speedXOut~20_combout  = ( \xDirection|speedXOut [9] & ( \xDirection|Add2~77_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\changeXPosition|Equal0~0_combout  & !\xDirection|Equal2~2_combout )) ) ) ) # ( !\xDirection|speedXOut [9] & ( 
// \xDirection|Add2~77_sumout  & ( (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & !\xDirection|Equal2~2_combout )) ) ) ) # ( \xDirection|speedXOut [9] & ( !\xDirection|Add2~77_sumout  & ( (!\xDirection|accelerateRight~q ) # 
// ((!\changeXPosition|Equal0~0_combout  & (!\xDirection|Equal2~2_combout  & \xDirection|Equal4~1_combout ))) ) ) ) # ( !\xDirection|speedXOut [9] & ( !\xDirection|Add2~77_sumout  & ( (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & 
// (!\xDirection|Equal2~2_combout  & \xDirection|Equal4~1_combout ))) ) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Equal2~2_combout ),
	.datad(!\xDirection|Equal4~1_combout ),
	.datae(!\xDirection|speedXOut [9]),
	.dataf(!\xDirection|Add2~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~20 .extended_lut = "off";
defparam \xDirection|speedXOut~20 .lut_mask = 64'h0040AAEA4040EAEA;
defparam \xDirection|speedXOut~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N15
cyclonev_lcell_comb \xDirection|speedXOut[14]~21 (
// Equation(s):
// \xDirection|speedXOut[14]~21_combout  = ( !\xDirection|speedXOut~20_combout  & ( (!\xDirection|speedXOut~0_combout  & \xDirection|accelerateLeft~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut~0_combout ),
	.datad(!\xDirection|accelerateLeft~q ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~21 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~21 .lut_mask = 64'h00F000F000000000;
defparam \xDirection|speedXOut[14]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N38
dffeas \xDirection|speedXOut[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[23] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N51
cyclonev_lcell_comb \xDirection|Add2~9 (
// Equation(s):
// \xDirection|Add2~9_sumout  = SUM(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut[23]~DUPLICATE_q  ) + ( \xDirection|Add2~38  ))
// \xDirection|Add2~10  = CARRY(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut[23]~DUPLICATE_q  ) + ( \xDirection|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[23]~DUPLICATE_q ),
	.datad(!\xDirection|speedXOut [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~9_sumout ),
	.cout(\xDirection|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~9 .extended_lut = "off";
defparam \xDirection|Add2~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \xDirection|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N39
cyclonev_lcell_comb \xDirection|speedXOut~2 (
// Equation(s):
// \xDirection|speedXOut~2_combout  = ( \xDirection|Add2~9_sumout  & ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [23])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & (!\xDirection|Equal2~2_combout ))) ) ) # ( 
// !\xDirection|Add2~9_sumout  & ( (!\xDirection|accelerateRight~q  & \xDirection|speedXOut [23]) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Equal2~2_combout ),
	.datad(!\xDirection|speedXOut [23]),
	.datae(gnd),
	.dataf(!\xDirection|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~2 .extended_lut = "off";
defparam \xDirection|speedXOut~2 .lut_mask = 64'h00AA00AA40EA40EA;
defparam \xDirection|speedXOut~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N12
cyclonev_lcell_comb \xDirection|Add2~21 (
// Equation(s):
// \xDirection|Add2~21_sumout  = SUM(( \xDirection|speedXOut [10] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~78  ))
// \xDirection|Add2~22  = CARRY(( \xDirection|speedXOut [10] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~78  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~21_sumout ),
	.cout(\xDirection|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~21 .extended_lut = "off";
defparam \xDirection|Add2~21 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N6
cyclonev_lcell_comb \xDirection|speedXOut~5 (
// Equation(s):
// \xDirection|speedXOut~5_combout  = ( \xDirection|speedXOut [10] & ( (!\xDirection|accelerateRight~q ) # ((!\changeXPosition|Equal0~0_combout  & (\xDirection|Add2~21_sumout  & !\xDirection|Equal2~2_combout ))) ) ) # ( !\xDirection|speedXOut [10] & ( 
// (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & (\xDirection|Add2~21_sumout  & !\xDirection|Equal2~2_combout ))) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Add2~21_sumout ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~5 .extended_lut = "off";
defparam \xDirection|speedXOut~5 .lut_mask = 64'h04000400AEAAAEAA;
defparam \xDirection|speedXOut~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N42
cyclonev_lcell_comb \xDirection|Equal7~0 (
// Equation(s):
// \xDirection|Equal7~0_combout  = ( !\xDirection|speedXOut~4_combout  & ( (!\xDirection|speedXOut~6_combout  & (!\xDirection|speedXOut~2_combout  & (!\xDirection|speedXOut~3_combout  & !\xDirection|speedXOut~5_combout ))) ) )

	.dataa(!\xDirection|speedXOut~6_combout ),
	.datab(!\xDirection|speedXOut~2_combout ),
	.datac(!\xDirection|speedXOut~3_combout ),
	.datad(!\xDirection|speedXOut~5_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~0 .extended_lut = "off";
defparam \xDirection|Equal7~0 .lut_mask = 64'h8000800000000000;
defparam \xDirection|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N39
cyclonev_lcell_comb \xDirection|Add5~61 (
// Equation(s):
// \xDirection|Add5~61_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~10_combout  ) + ( \xDirection|Add5~66  ))
// \xDirection|Add5~62  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~10_combout  ) + ( \xDirection|Add5~66  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~10_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~61_sumout ),
	.cout(\xDirection|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~61 .extended_lut = "off";
defparam \xDirection|Add5~61 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N42
cyclonev_lcell_comb \xDirection|Add5~37 (
// Equation(s):
// \xDirection|Add5~37_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~16_combout  ) + ( \xDirection|Add5~62  ))
// \xDirection|Add5~38  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~16_combout  
// ) + ( \xDirection|Add5~62  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~16_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~37_sumout ),
	.cout(\xDirection|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~37 .extended_lut = "off";
defparam \xDirection|Add5~37 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N33
cyclonev_lcell_comb \xDirection|speedXOut~41 (
// Equation(s):
// \xDirection|speedXOut~41_combout  = ( \xDirection|Add5~37_sumout  & ( ((\xDirection|speedXOut[14]~23_combout ) # (\xDirection|speedXOut~16_combout )) # (\xDirection|speedXOut[14]~31_combout ) ) ) # ( !\xDirection|Add5~37_sumout  & ( 
// ((!\xDirection|speedXOut[14]~31_combout  & \xDirection|speedXOut~16_combout )) # (\xDirection|speedXOut[14]~23_combout ) ) )

	.dataa(!\xDirection|speedXOut[14]~31_combout ),
	.datab(!\xDirection|speedXOut~16_combout ),
	.datac(!\xDirection|speedXOut[14]~23_combout ),
	.datad(gnd),
	.datae(!\xDirection|Add5~37_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~41 .extended_lut = "off";
defparam \xDirection|speedXOut~41 .lut_mask = 64'h2F2F7F7F2F2F7F7F;
defparam \xDirection|speedXOut~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N35
dffeas \xDirection|speedXOut[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[20] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y56_N4
dffeas \xDirection|speedXOut[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[17]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N30
cyclonev_lcell_comb \xDirection|Add2~65 (
// Equation(s):
// \xDirection|Add2~65_sumout  = SUM(( \xDirection|speedXOut [16] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~18  ))
// \xDirection|Add2~66  = CARRY(( \xDirection|speedXOut [16] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~18  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~65_sumout ),
	.cout(\xDirection|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~65 .extended_lut = "off";
defparam \xDirection|Add2~65 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N33
cyclonev_lcell_comb \xDirection|Add2~13 (
// Equation(s):
// \xDirection|Add2~13_sumout  = SUM(( \xDirection|speedXOut[17]~DUPLICATE_q  ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~66  ))
// \xDirection|Add2~14  = CARRY(( \xDirection|speedXOut[17]~DUPLICATE_q  ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~66  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~13_sumout ),
	.cout(\xDirection|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~13 .extended_lut = "off";
defparam \xDirection|Add2~13 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N36
cyclonev_lcell_comb \xDirection|Add2~45 (
// Equation(s):
// \xDirection|Add2~45_sumout  = SUM(( \xDirection|speedXOut[18]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~14  ))
// \xDirection|Add2~46  = CARRY(( \xDirection|speedXOut[18]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~14  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~45_sumout ),
	.cout(\xDirection|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~45 .extended_lut = "off";
defparam \xDirection|Add2~45 .lut_mask = 64'h0000CCCC00000F0F;
defparam \xDirection|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N39
cyclonev_lcell_comb \xDirection|Add2~41 (
// Equation(s):
// \xDirection|Add2~41_sumout  = SUM(( \xDirection|speedXOut[19]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~46  ))
// \xDirection|Add2~42  = CARRY(( \xDirection|speedXOut[19]~DUPLICATE_q  ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~46  ))

	.dataa(!\xDirection|speedXOut[19]~DUPLICATE_q ),
	.datab(!\xDirection|speedXOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~41_sumout ),
	.cout(\xDirection|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~41 .extended_lut = "off";
defparam \xDirection|Add2~41 .lut_mask = 64'h0000CCCC00005555;
defparam \xDirection|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N42
cyclonev_lcell_comb \xDirection|Add2~61 (
// Equation(s):
// \xDirection|Add2~61_sumout  = SUM(( \xDirection|speedXOut [20] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~42  ))
// \xDirection|Add2~62  = CARRY(( \xDirection|speedXOut [20] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~42  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~61_sumout ),
	.cout(\xDirection|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~61 .extended_lut = "off";
defparam \xDirection|Add2~61 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N45
cyclonev_lcell_comb \xDirection|Add2~53 (
// Equation(s):
// \xDirection|Add2~53_sumout  = SUM(( \xDirection|speedXOut [21] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~62  ))
// \xDirection|Add2~54  = CARRY(( \xDirection|speedXOut [21] ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~62  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~53_sumout ),
	.cout(\xDirection|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~53 .extended_lut = "off";
defparam \xDirection|Add2~53 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N6
cyclonev_lcell_comb \xDirection|speedXOut~25 (
// Equation(s):
// \xDirection|speedXOut~25_combout  = ( \xDirection|speedXOut [21] & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~53_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) ) # ( !\xDirection|speedXOut [21] & ( 
// (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~53_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) )

	.dataa(!\changeXPosition|Equal0~0_combout ),
	.datab(!\xDirection|Add2~53_sumout ),
	.datac(!\xDirection|accelerateRight~q ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~25 .extended_lut = "off";
defparam \xDirection|speedXOut~25 .lut_mask = 64'h07000700F7F0F7F0;
defparam \xDirection|speedXOut~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N45
cyclonev_lcell_comb \xDirection|Add5~33 (
// Equation(s):
// \xDirection|Add5~33_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~25_combout  ) + ( \xDirection|Add5~38  ))
// \xDirection|Add5~34  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~25_combout  
// ) + ( \xDirection|Add5~38  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~25_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~33_sumout ),
	.cout(\xDirection|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~33 .extended_lut = "off";
defparam \xDirection|Add5~33 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N48
cyclonev_lcell_comb \xDirection|speedXOut~40 (
// Equation(s):
// \xDirection|speedXOut~40_combout  = ( \xDirection|speedXOut~25_combout  & ( ((!\xDirection|speedXOut[14]~31_combout ) # (\xDirection|Add5~33_sumout )) # (\xDirection|speedXOut[14]~23_combout ) ) ) # ( !\xDirection|speedXOut~25_combout  & ( 
// ((\xDirection|Add5~33_sumout  & \xDirection|speedXOut[14]~31_combout )) # (\xDirection|speedXOut[14]~23_combout ) ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut[14]~23_combout ),
	.datac(!\xDirection|Add5~33_sumout ),
	.datad(!\xDirection|speedXOut[14]~31_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~40 .extended_lut = "off";
defparam \xDirection|speedXOut~40 .lut_mask = 64'h333F333FFF3FFF3F;
defparam \xDirection|speedXOut~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N49
dffeas \xDirection|speedXOut[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[21] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N21
cyclonev_lcell_comb \xDirection|speedXOut~14 (
// Equation(s):
// \xDirection|speedXOut~14_combout  = (!\xDirection|accelerateRight~q  & \xDirection|speedXOut [21])

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xDirection|speedXOut [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~14 .extended_lut = "off";
defparam \xDirection|speedXOut~14 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \xDirection|speedXOut~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y57_N32
dffeas \xDirection|speedXOut[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[24] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N45
cyclonev_lcell_comb \xDirection|Equal2~1 (
// Equation(s):
// \xDirection|Equal2~1_combout  = ( \xDirection|speedXOut [16] & ( (\xDirection|speedXOut [20] & (\xDirection|speedXOut [25] & (\xDirection|speedXOut [24] & \xDirection|speedXOut [21]))) ) )

	.dataa(!\xDirection|speedXOut [20]),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut [24]),
	.datad(!\xDirection|speedXOut [21]),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal2~1 .extended_lut = "off";
defparam \xDirection|Equal2~1 .lut_mask = 64'h0000000000010001;
defparam \xDirection|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N0
cyclonev_lcell_comb \rocket|Equal8~0 (
// Equation(s):
// \rocket|Equal8~0_combout  = ( !\xDirection|speedXOut [15] & ( (!\xDirection|speedXOut [7] & (!\xDirection|speedXOut [10] & (!\xDirection|speedXOut [17] & !\xDirection|speedXOut [23]))) ) )

	.dataa(!\xDirection|speedXOut [7]),
	.datab(!\xDirection|speedXOut [10]),
	.datac(!\xDirection|speedXOut [17]),
	.datad(!\xDirection|speedXOut [23]),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal8~0 .extended_lut = "off";
defparam \rocket|Equal8~0 .lut_mask = 64'h8000800000000000;
defparam \rocket|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N51
cyclonev_lcell_comb \xDirection|Equal2~0 (
// Equation(s):
// \xDirection|Equal2~0_combout  = ( !\xDirection|speedXOut [8] & ( (!\xDirection|speedXOut [9] & \xDirection|speedXOut [13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut [9]),
	.datad(!\xDirection|speedXOut [13]),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal2~0 .extended_lut = "off";
defparam \xDirection|Equal2~0 .lut_mask = 64'h00F000F000000000;
defparam \xDirection|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N6
cyclonev_lcell_comb \xDirection|speedXOut~13 (
// Equation(s):
// \xDirection|speedXOut~13_combout  = ( \rocket|Equal8~0_combout  & ( \xDirection|Equal2~0_combout  & ( (\xDirection|accelerateRight~q  & ((!\xDirection|Equal4~0_combout ) # ((!\xDirection|Equal2~1_combout ) # (!\xDirection|speedXOut [12])))) ) ) ) # ( 
// !\rocket|Equal8~0_combout  & ( \xDirection|Equal2~0_combout  & ( \xDirection|accelerateRight~q  ) ) ) # ( \rocket|Equal8~0_combout  & ( !\xDirection|Equal2~0_combout  & ( \xDirection|accelerateRight~q  ) ) ) # ( !\rocket|Equal8~0_combout  & ( 
// !\xDirection|Equal2~0_combout  & ( \xDirection|accelerateRight~q  ) ) )

	.dataa(!\xDirection|Equal4~0_combout ),
	.datab(!\xDirection|Equal2~1_combout ),
	.datac(!\xDirection|accelerateRight~q ),
	.datad(!\xDirection|speedXOut [12]),
	.datae(!\rocket|Equal8~0_combout ),
	.dataf(!\xDirection|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~13 .extended_lut = "off";
defparam \xDirection|speedXOut~13 .lut_mask = 64'h0F0F0F0F0F0F0F0E;
defparam \xDirection|speedXOut~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N33
cyclonev_lcell_comb \xDirection|speedXOut~15 (
// Equation(s):
// \xDirection|speedXOut~15_combout  = ( \xDirection|speedXOut [24] & ( !\xDirection|accelerateRight~q  ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~15 .extended_lut = "off";
defparam \xDirection|speedXOut~15 .lut_mask = 64'h00000000AAAAAAAA;
defparam \xDirection|speedXOut~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N24
cyclonev_lcell_comb \xDirection|Equal7~2 (
// Equation(s):
// \xDirection|Equal7~2_combout  = ( \changeXPosition|Equal0~0_combout  & ( !\xDirection|speedXOut~15_combout  & ( (!\xDirection|speedXOut~14_combout  & !\xDirection|speedXOut~13_combout ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( 
// !\xDirection|speedXOut~15_combout  & ( (!\xDirection|speedXOut~14_combout  & ((!\xDirection|speedXOut~13_combout ) # ((!\xDirection|Add2~57_sumout  & !\xDirection|Add2~53_sumout )))) ) ) )

	.dataa(!\xDirection|speedXOut~14_combout ),
	.datab(!\xDirection|speedXOut~13_combout ),
	.datac(!\xDirection|Add2~57_sumout ),
	.datad(!\xDirection|Add2~53_sumout ),
	.datae(!\changeXPosition|Equal0~0_combout ),
	.dataf(!\xDirection|speedXOut~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~2 .extended_lut = "off";
defparam \xDirection|Equal7~2 .lut_mask = 64'hA888888800000000;
defparam \xDirection|Equal7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N48
cyclonev_lcell_comb \xDirection|Add2~37 (
// Equation(s):
// \xDirection|Add2~37_sumout  = SUM(( \xDirection|speedXOut [25] ) + ( \xDirection|speedXOut[22]~DUPLICATE_q  ) + ( \xDirection|Add2~54  ))
// \xDirection|Add2~38  = CARRY(( \xDirection|speedXOut [25] ) + ( \xDirection|speedXOut[22]~DUPLICATE_q  ) + ( \xDirection|Add2~54  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\xDirection|speedXOut [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~37_sumout ),
	.cout(\xDirection|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~37 .extended_lut = "off";
defparam \xDirection|Add2~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \xDirection|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N15
cyclonev_lcell_comb \xDirection|speedXOut~9 (
// Equation(s):
// \xDirection|speedXOut~9_combout  = ( \xDirection|speedXOut[22]~DUPLICATE_q  & ( \xDirection|Add2~37_sumout  & ( (!\xDirection|Equal2~2_combout ) # (!\xDirection|accelerateRight~q ) ) ) ) # ( !\xDirection|speedXOut[22]~DUPLICATE_q  & ( 
// \xDirection|Add2~37_sumout  & ( (!\xDirection|Equal2~2_combout  & \xDirection|accelerateRight~q ) ) ) ) # ( \xDirection|speedXOut[22]~DUPLICATE_q  & ( !\xDirection|Add2~37_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & 
// ((\xDirection|Equal4~1_combout ) # (\changeXPosition|Equal0~0_combout )))) ) ) ) # ( !\xDirection|speedXOut[22]~DUPLICATE_q  & ( !\xDirection|Add2~37_sumout  & ( (!\xDirection|Equal2~2_combout  & (\xDirection|accelerateRight~q  & 
// ((\xDirection|Equal4~1_combout ) # (\changeXPosition|Equal0~0_combout )))) ) ) )

	.dataa(!\changeXPosition|Equal0~0_combout ),
	.datab(!\xDirection|Equal4~1_combout ),
	.datac(!\xDirection|Equal2~2_combout ),
	.datad(!\xDirection|accelerateRight~q ),
	.datae(!\xDirection|speedXOut[22]~DUPLICATE_q ),
	.dataf(!\xDirection|Add2~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~9 .extended_lut = "off";
defparam \xDirection|speedXOut~9 .lut_mask = 64'h0070FF7000F0FFF0;
defparam \xDirection|speedXOut~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N0
cyclonev_lcell_comb \xDirection|speedXOut[14]~22 (
// Equation(s):
// \xDirection|speedXOut[14]~22_combout  = ( !\xDirection|speedXOut~11_combout  & ( !\xDirection|speedXOut~12_combout  & ( (!\xDirection|speedXOut~8_combout  & (!\xDirection|speedXOut~9_combout  & (!\xDirection|speedXOut~10_combout  & 
// !\xDirection|speedXOut~7_combout ))) ) ) )

	.dataa(!\xDirection|speedXOut~8_combout ),
	.datab(!\xDirection|speedXOut~9_combout ),
	.datac(!\xDirection|speedXOut~10_combout ),
	.datad(!\xDirection|speedXOut~7_combout ),
	.datae(!\xDirection|speedXOut~11_combout ),
	.dataf(!\xDirection|speedXOut~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~22 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~22 .lut_mask = 64'h8000000000000000;
defparam \xDirection|speedXOut[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N6
cyclonev_lcell_comb \xDirection|speedXOut[14]~23 (
// Equation(s):
// \xDirection|speedXOut[14]~23_combout  = ( \xDirection|speedXOut[14]~22_combout  & ( !\xDirection|speedXOut~1_combout  & ( (\xDirection|Equal7~3_combout  & (\xDirection|speedXOut[14]~21_combout  & (\xDirection|Equal7~0_combout  & 
// \xDirection|Equal7~2_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~3_combout ),
	.datab(!\xDirection|speedXOut[14]~21_combout ),
	.datac(!\xDirection|Equal7~0_combout ),
	.datad(!\xDirection|Equal7~2_combout ),
	.datae(!\xDirection|speedXOut[14]~22_combout ),
	.dataf(!\xDirection|speedXOut~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~23 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~23 .lut_mask = 64'h0000000100000000;
defparam \xDirection|speedXOut[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N15
cyclonev_lcell_comb \xDirection|speedXOut~39 (
// Equation(s):
// \xDirection|speedXOut~39_combout  = ( \xDirection|speedXOut[14]~23_combout  ) # ( !\xDirection|speedXOut[14]~23_combout  & ( (!\xDirection|speedXOut[14]~31_combout  & ((\xDirection|speedXOut~17_combout ))) # (\xDirection|speedXOut[14]~31_combout  & 
// (\xDirection|Add5~29_sumout )) ) )

	.dataa(!\xDirection|Add5~29_sumout ),
	.datab(gnd),
	.datac(!\xDirection|speedXOut~17_combout ),
	.datad(!\xDirection|speedXOut[14]~31_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut[14]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~39 .extended_lut = "off";
defparam \xDirection|speedXOut~39 .lut_mask = 64'h0F550F55FFFFFFFF;
defparam \xDirection|speedXOut~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N16
dffeas \xDirection|speedXOut[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[16] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N18
cyclonev_lcell_comb \xDirection|speedXOut~17 (
// Equation(s):
// \xDirection|speedXOut~17_combout  = ( !\xDirection|accelerateRight~q  & ( \xDirection|Equal2~2_combout  & ( \xDirection|speedXOut [16] ) ) ) # ( \xDirection|accelerateRight~q  & ( !\xDirection|Equal2~2_combout  & ( (\xDirection|Add2~65_sumout ) # 
// (\changeXPosition|Equal0~0_combout ) ) ) ) # ( !\xDirection|accelerateRight~q  & ( !\xDirection|Equal2~2_combout  & ( \xDirection|speedXOut [16] ) ) )

	.dataa(!\xDirection|speedXOut [16]),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Add2~65_sumout ),
	.datad(gnd),
	.datae(!\xDirection|accelerateRight~q ),
	.dataf(!\xDirection|Equal2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~17 .extended_lut = "off";
defparam \xDirection|speedXOut~17 .lut_mask = 64'h55553F3F55550000;
defparam \xDirection|speedXOut~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N33
cyclonev_lcell_comb \xDirection|Add5~13 (
// Equation(s):
// \xDirection|Add5~13_sumout  = SUM(( \xDirection|speedXOut~3_combout  ) + ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout 
// )))) ) + ( \xDirection|Add5~30  ))
// \xDirection|Add5~14  = CARRY(( \xDirection|speedXOut~3_combout  ) + ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) 
// + ( \xDirection|Add5~30  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~3_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~52_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~13_sumout ),
	.cout(\xDirection|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~13 .extended_lut = "off";
defparam \xDirection|Add5~13 .lut_mask = 64'h0000F5B1000000FF;
defparam \xDirection|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N3
cyclonev_lcell_comb \xDirection|speedXOut~32 (
// Equation(s):
// \xDirection|speedXOut~32_combout  = ( \xDirection|speedXOut~3_combout  & ( (!\xDirection|speedXOut[14]~31_combout ) # (\xDirection|Add5~13_sumout ) ) ) # ( !\xDirection|speedXOut~3_combout  & ( (\xDirection|speedXOut[14]~31_combout  & 
// \xDirection|Add5~13_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[14]~31_combout ),
	.datad(!\xDirection|Add5~13_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~32 .extended_lut = "off";
defparam \xDirection|speedXOut~32 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \xDirection|speedXOut~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N5
dffeas \xDirection|speedXOut[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[17] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N30
cyclonev_lcell_comb \xDirection|speedXOut~3 (
// Equation(s):
// \xDirection|speedXOut~3_combout  = ( \xDirection|Add2~13_sumout  & ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [17])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((!\xDirection|Equal2~2_combout )))) ) ) # 
// ( !\xDirection|Add2~13_sumout  & ( (!\xDirection|accelerateRight~q  & \xDirection|speedXOut [17]) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [17]),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~3 .extended_lut = "off";
defparam \xDirection|speedXOut~3 .lut_mask = 64'h0A0A0A0A4E0A4E0A;
defparam \xDirection|speedXOut~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N36
cyclonev_lcell_comb \xDirection|Add5~65 (
// Equation(s):
// \xDirection|Add5~65_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~11_combout  ) + ( \xDirection|Add5~14  ))
// \xDirection|Add5~66  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~11_combout  ) + ( \xDirection|Add5~14  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~11_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~65_sumout ),
	.cout(\xDirection|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~65 .extended_lut = "off";
defparam \xDirection|Add5~65 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N48
cyclonev_lcell_comb \xDirection|speedXOut~48 (
// Equation(s):
// \xDirection|speedXOut~48_combout  = ( \xDirection|Add5~65_sumout  & ( (\xDirection|speedXOut[14]~31_combout ) # (\xDirection|speedXOut~11_combout ) ) ) # ( !\xDirection|Add5~65_sumout  & ( (\xDirection|speedXOut~11_combout  & 
// !\xDirection|speedXOut[14]~31_combout ) ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut~11_combout ),
	.datac(!\xDirection|speedXOut[14]~31_combout ),
	.datad(gnd),
	.datae(!\xDirection|Add5~65_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~48 .extended_lut = "off";
defparam \xDirection|speedXOut~48 .lut_mask = 64'h30303F3F30303F3F;
defparam \xDirection|speedXOut~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N49
dffeas \xDirection|speedXOut[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[18]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N57
cyclonev_lcell_comb \xDirection|speedXOut~11 (
// Equation(s):
// \xDirection|speedXOut~11_combout  = ( \xDirection|speedXOut[18]~DUPLICATE_q  & ( \xDirection|Add2~45_sumout  & ( (!\xDirection|accelerateRight~q ) # (!\xDirection|Equal2~2_combout ) ) ) ) # ( !\xDirection|speedXOut[18]~DUPLICATE_q  & ( 
// \xDirection|Add2~45_sumout  & ( (\xDirection|accelerateRight~q  & !\xDirection|Equal2~2_combout ) ) ) ) # ( \xDirection|speedXOut[18]~DUPLICATE_q  & ( !\xDirection|Add2~45_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & 
// ((\changeXPosition|Equal0~0_combout ) # (\xDirection|Equal4~1_combout )))) ) ) ) # ( !\xDirection|speedXOut[18]~DUPLICATE_q  & ( !\xDirection|Add2~45_sumout  & ( (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & 
// ((\changeXPosition|Equal0~0_combout ) # (\xDirection|Equal4~1_combout )))) ) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\xDirection|Equal2~2_combout ),
	.datac(!\xDirection|Equal4~1_combout ),
	.datad(!\changeXPosition|Equal0~0_combout ),
	.datae(!\xDirection|speedXOut[18]~DUPLICATE_q ),
	.dataf(!\xDirection|Add2~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~11 .extended_lut = "off";
defparam \xDirection|speedXOut~11 .lut_mask = 64'h0444AEEE4444EEEE;
defparam \xDirection|speedXOut~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N15
cyclonev_lcell_comb \xDirection|speedXOut~47 (
// Equation(s):
// \xDirection|speedXOut~47_combout  = ( \xDirection|Add5~61_sumout  & ( (\xDirection|speedXOut~10_combout ) # (\xDirection|speedXOut[14]~31_combout ) ) ) # ( !\xDirection|Add5~61_sumout  & ( (!\xDirection|speedXOut[14]~31_combout  & 
// \xDirection|speedXOut~10_combout ) ) )

	.dataa(!\xDirection|speedXOut[14]~31_combout ),
	.datab(gnd),
	.datac(!\xDirection|speedXOut~10_combout ),
	.datad(gnd),
	.datae(!\xDirection|Add5~61_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~47 .extended_lut = "off";
defparam \xDirection|speedXOut~47 .lut_mask = 64'h0A0A5F5F0A0A5F5F;
defparam \xDirection|speedXOut~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N16
dffeas \xDirection|speedXOut[19]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[19]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N54
cyclonev_lcell_comb \xDirection|speedXOut~10 (
// Equation(s):
// \xDirection|speedXOut~10_combout  = ( \xDirection|speedXOut[19]~DUPLICATE_q  & ( \xDirection|Add2~41_sumout  & ( (!\xDirection|accelerateRight~q ) # (!\xDirection|Equal2~2_combout ) ) ) ) # ( !\xDirection|speedXOut[19]~DUPLICATE_q  & ( 
// \xDirection|Add2~41_sumout  & ( (\xDirection|accelerateRight~q  & !\xDirection|Equal2~2_combout ) ) ) ) # ( \xDirection|speedXOut[19]~DUPLICATE_q  & ( !\xDirection|Add2~41_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & 
// ((\xDirection|Equal4~1_combout ) # (\changeXPosition|Equal0~0_combout )))) ) ) ) # ( !\xDirection|speedXOut[19]~DUPLICATE_q  & ( !\xDirection|Add2~41_sumout  & ( (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & 
// ((\xDirection|Equal4~1_combout ) # (\changeXPosition|Equal0~0_combout )))) ) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\xDirection|Equal2~2_combout ),
	.datac(!\changeXPosition|Equal0~0_combout ),
	.datad(!\xDirection|Equal4~1_combout ),
	.datae(!\xDirection|speedXOut[19]~DUPLICATE_q ),
	.dataf(!\xDirection|Add2~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~10 .extended_lut = "off";
defparam \xDirection|speedXOut~10 .lut_mask = 64'h0444AEEE4444EEEE;
defparam \xDirection|speedXOut~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N45
cyclonev_lcell_comb \xDirection|speedXOut~36 (
// Equation(s):
// \xDirection|speedXOut~36_combout  = ( !\xDirection|accelerateRight~q  & ( \xDirection|speedXOut [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xDirection|speedXOut [23]),
	.datae(gnd),
	.dataf(!\xDirection|accelerateRight~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~36 .extended_lut = "off";
defparam \xDirection|speedXOut~36 .lut_mask = 64'h00FF00FF00000000;
defparam \xDirection|speedXOut~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N18
cyclonev_lcell_comb \xDirection|Equal7~8 (
// Equation(s):
// \xDirection|Equal7~8_combout  = ( \changeXPosition|Equal0~0_combout  & ( !\xDirection|speedXOut~5_combout  & ( (!\xDirection|speedXOut~4_combout  & !\xDirection|speedXOut~36_combout ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( 
// !\xDirection|speedXOut~5_combout  & ( (!\xDirection|speedXOut~4_combout  & (!\xDirection|speedXOut~36_combout  & ((!\xDirection|Add2~9_sumout ) # (!\xDirection|speedXOut~13_combout )))) ) ) )

	.dataa(!\xDirection|speedXOut~4_combout ),
	.datab(!\xDirection|Add2~9_sumout ),
	.datac(!\xDirection|speedXOut~36_combout ),
	.datad(!\xDirection|speedXOut~13_combout ),
	.datae(!\changeXPosition|Equal0~0_combout ),
	.dataf(!\xDirection|speedXOut~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~8 .extended_lut = "off";
defparam \xDirection|Equal7~8 .lut_mask = 64'hA080A0A000000000;
defparam \xDirection|Equal7~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N0
cyclonev_lcell_comb \xDirection|speedXOut~35 (
// Equation(s):
// \xDirection|speedXOut~35_combout  = ( !\xDirection|accelerateRight~q  & ( \xDirection|speedXOut [7] ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\xDirection|accelerateRight~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~35 .extended_lut = "off";
defparam \xDirection|speedXOut~35 .lut_mask = 64'h3333000033330000;
defparam \xDirection|speedXOut~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N9
cyclonev_lcell_comb \xDirection|speedXOut~34 (
// Equation(s):
// \xDirection|speedXOut~34_combout  = (!\xDirection|accelerateRight~q  & \xDirection|speedXOut [17])

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\xDirection|speedXOut [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~34 .extended_lut = "off";
defparam \xDirection|speedXOut~34 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \xDirection|speedXOut~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N42
cyclonev_lcell_comb \xDirection|Equal7~7 (
// Equation(s):
// \xDirection|Equal7~7_combout  = ( !\xDirection|speedXOut~35_combout  & ( !\xDirection|speedXOut~34_combout  & ( ((!\xDirection|speedXOut~13_combout ) # ((!\xDirection|Add2~25_sumout  & !\xDirection|Add2~13_sumout ))) # (\changeXPosition|Equal0~0_combout ) 
// ) ) )

	.dataa(!\changeXPosition|Equal0~0_combout ),
	.datab(!\xDirection|speedXOut~13_combout ),
	.datac(!\xDirection|Add2~25_sumout ),
	.datad(!\xDirection|Add2~13_sumout ),
	.datae(!\xDirection|speedXOut~35_combout ),
	.dataf(!\xDirection|speedXOut~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~7 .extended_lut = "off";
defparam \xDirection|Equal7~7 .lut_mask = 64'hFDDD000000000000;
defparam \xDirection|Equal7~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N9
cyclonev_lcell_comb \xDirection|Equal7~9 (
// Equation(s):
// \xDirection|Equal7~9_combout  = ( \xDirection|speedXOut~8_combout  & ( (\xDirection|speedXOut~7_combout  & \xDirection|speedXOut~12_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut~7_combout ),
	.datad(!\xDirection|speedXOut~12_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~9 .extended_lut = "off";
defparam \xDirection|Equal7~9 .lut_mask = 64'h00000000000F000F;
defparam \xDirection|Equal7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N24
cyclonev_lcell_comb \xDirection|Equal7~10 (
// Equation(s):
// \xDirection|Equal7~10_combout  = ( \xDirection|speedXOut~11_combout  & ( \xDirection|Equal7~9_combout  & ( (\xDirection|speedXOut~10_combout  & (\xDirection|speedXOut~9_combout  & (\xDirection|Equal7~8_combout  & \xDirection|Equal7~7_combout ))) ) ) )

	.dataa(!\xDirection|speedXOut~10_combout ),
	.datab(!\xDirection|speedXOut~9_combout ),
	.datac(!\xDirection|Equal7~8_combout ),
	.datad(!\xDirection|Equal7~7_combout ),
	.datae(!\xDirection|speedXOut~11_combout ),
	.dataf(!\xDirection|Equal7~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~10 .extended_lut = "off";
defparam \xDirection|Equal7~10 .lut_mask = 64'h0000000000000001;
defparam \xDirection|Equal7~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N12
cyclonev_lcell_comb \xDirection|Add5~21 (
// Equation(s):
// \xDirection|Add5~21_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~5_combout  ) + ( \xDirection|Add5~6  ))
// \xDirection|Add5~22  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~5_combout  ) 
// + ( \xDirection|Add5~6  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~5_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~21_sumout ),
	.cout(\xDirection|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~21 .extended_lut = "off";
defparam \xDirection|Add5~21 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N12
cyclonev_lcell_comb \xDirection|speedXOut~37 (
// Equation(s):
// \xDirection|speedXOut~37_combout  = ( \xDirection|speedXOut~5_combout  & ( \xDirection|Add5~21_sumout  ) ) # ( !\xDirection|speedXOut~5_combout  & ( \xDirection|Add5~21_sumout  & ( (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~6_combout ) # 
// ((!\xDirection|Equal7~10_combout ) # (!\xDirection|Equal7~11_combout )))) ) ) ) # ( \xDirection|speedXOut~5_combout  & ( !\xDirection|Add5~21_sumout  & ( (!\xDirection|accelerateLeft~q ) # ((\xDirection|Equal7~6_combout  & (\xDirection|Equal7~10_combout  
// & \xDirection|Equal7~11_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~6_combout ),
	.datab(!\xDirection|Equal7~10_combout ),
	.datac(!\xDirection|Equal7~11_combout ),
	.datad(!\xDirection|accelerateLeft~q ),
	.datae(!\xDirection|speedXOut~5_combout ),
	.dataf(!\xDirection|Add5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~37 .extended_lut = "off";
defparam \xDirection|speedXOut~37 .lut_mask = 64'h0000FF0100FEFFFF;
defparam \xDirection|speedXOut~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N13
dffeas \xDirection|speedXOut[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[10] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N30
cyclonev_lcell_comb \xDirection|speedXOut~12 (
// Equation(s):
// \xDirection|speedXOut~12_combout  = ( \changeXPosition|Equal0~0_combout  & ( \xDirection|speedXOut [11] & ( (!\xDirection|accelerateRight~q ) # (!\xDirection|Equal2~2_combout ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( \xDirection|speedXOut [11] & 
// ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~49_sumout ) # (\xDirection|Equal4~1_combout )))) ) ) ) # ( \changeXPosition|Equal0~0_combout  & ( !\xDirection|speedXOut [11] & ( (\xDirection|accelerateRight~q  & 
// !\xDirection|Equal2~2_combout ) ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( !\xDirection|speedXOut [11] & ( (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~49_sumout ) # (\xDirection|Equal4~1_combout )))) ) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\xDirection|Equal4~1_combout ),
	.datac(!\xDirection|Add2~49_sumout ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(!\changeXPosition|Equal0~0_combout ),
	.dataf(!\xDirection|speedXOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~12 .extended_lut = "off";
defparam \xDirection|speedXOut~12 .lut_mask = 64'h15005500BFAAFFAA;
defparam \xDirection|speedXOut~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N15
cyclonev_lcell_comb \xDirection|Add5~73 (
// Equation(s):
// \xDirection|Add5~73_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~12_combout  ) + ( \xDirection|Add5~22  ))
// \xDirection|Add5~74  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~12_combout  ) + ( \xDirection|Add5~22  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~12_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~73_sumout ),
	.cout(\xDirection|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~73 .extended_lut = "off";
defparam \xDirection|Add5~73 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N33
cyclonev_lcell_comb \xDirection|speedXOut~43 (
// Equation(s):
// \xDirection|speedXOut~43_combout  = ( \xDirection|speedXOut~18_combout  & ( ((!\xDirection|accelerateLeft~q ) # ((\xDirection|speedXOut[14]~23_combout ) # (\xDirection|Add5~45_sumout ))) # (\xDirection|Equal7~5_combout ) ) ) # ( 
// !\xDirection|speedXOut~18_combout  & ( ((!\xDirection|Equal7~5_combout  & (\xDirection|accelerateLeft~q  & \xDirection|Add5~45_sumout ))) # (\xDirection|speedXOut[14]~23_combout ) ) )

	.dataa(!\xDirection|Equal7~5_combout ),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Add5~45_sumout ),
	.datad(!\xDirection|speedXOut[14]~23_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~43 .extended_lut = "off";
defparam \xDirection|speedXOut~43 .lut_mask = 64'h02FF02FFDFFFDFFF;
defparam \xDirection|speedXOut~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N34
dffeas \xDirection|speedXOut[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[12] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N54
cyclonev_lcell_comb \xDirection|speedXOut~18 (
// Equation(s):
// \xDirection|speedXOut~18_combout  = ( \xDirection|speedXOut [12] & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~69_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) ) # ( !\xDirection|speedXOut [12] & ( 
// (!\xDirection|Equal2~2_combout  & (\xDirection|accelerateRight~q  & ((\xDirection|Add2~69_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Add2~69_sumout ),
	.datad(!\xDirection|accelerateRight~q ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~18 .extended_lut = "off";
defparam \xDirection|speedXOut~18 .lut_mask = 64'h002A002AFF2AFF2A;
defparam \xDirection|speedXOut~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N51
cyclonev_lcell_comb \xDirection|Equal7~3 (
// Equation(s):
// \xDirection|Equal7~3_combout  = ( !\xDirection|speedXOut~16_combout  & ( (!\xDirection|speedXOut~19_combout  & (!\xDirection|speedXOut~18_combout  & !\xDirection|speedXOut~17_combout )) ) )

	.dataa(!\xDirection|speedXOut~19_combout ),
	.datab(gnd),
	.datac(!\xDirection|speedXOut~18_combout ),
	.datad(!\xDirection|speedXOut~17_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~3 .extended_lut = "off";
defparam \xDirection|Equal7~3 .lut_mask = 64'hA000A00000000000;
defparam \xDirection|Equal7~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y56_N36
cyclonev_lcell_comb \xDirection|Equal7~1 (
// Equation(s):
// \xDirection|Equal7~1_combout  = ( \xDirection|speedXOut~11_combout  & ( \xDirection|speedXOut~12_combout  & ( (\xDirection|speedXOut~8_combout  & (\xDirection|speedXOut~9_combout  & (\xDirection|speedXOut~10_combout  & \xDirection|speedXOut~7_combout ))) 
// ) ) )

	.dataa(!\xDirection|speedXOut~8_combout ),
	.datab(!\xDirection|speedXOut~9_combout ),
	.datac(!\xDirection|speedXOut~10_combout ),
	.datad(!\xDirection|speedXOut~7_combout ),
	.datae(!\xDirection|speedXOut~11_combout ),
	.dataf(!\xDirection|speedXOut~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~1 .extended_lut = "off";
defparam \xDirection|Equal7~1 .lut_mask = 64'h0000000000000001;
defparam \xDirection|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N9
cyclonev_lcell_comb \xDirection|Equal7~4 (
// Equation(s):
// \xDirection|Equal7~4_combout  = ( \xDirection|speedXOut~20_combout  & ( \xDirection|speedXOut~0_combout  ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~4 .extended_lut = "off";
defparam \xDirection|Equal7~4 .lut_mask = 64'h0000000033333333;
defparam \xDirection|Equal7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N0
cyclonev_lcell_comb \xDirection|Equal7~5 (
// Equation(s):
// \xDirection|Equal7~5_combout  = ( \xDirection|Equal7~4_combout  & ( \xDirection|speedXOut~1_combout  & ( (\xDirection|Equal7~3_combout  & (\xDirection|Equal7~1_combout  & (\xDirection|Equal7~0_combout  & \xDirection|Equal7~2_combout ))) ) ) )

	.dataa(!\xDirection|Equal7~3_combout ),
	.datab(!\xDirection|Equal7~1_combout ),
	.datac(!\xDirection|Equal7~0_combout ),
	.datad(!\xDirection|Equal7~2_combout ),
	.datae(!\xDirection|Equal7~4_combout ),
	.dataf(!\xDirection|speedXOut~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~5 .extended_lut = "off";
defparam \xDirection|Equal7~5 .lut_mask = 64'h0000000000000001;
defparam \xDirection|Equal7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N36
cyclonev_lcell_comb \xDirection|speedXOut~44 (
// Equation(s):
// \xDirection|speedXOut~44_combout  = ( \xDirection|speedXOut~19_combout  & ( ((!\xDirection|accelerateLeft~q ) # ((\xDirection|speedXOut[14]~23_combout ) # (\xDirection|Add5~49_sumout ))) # (\xDirection|Equal7~5_combout ) ) ) # ( 
// !\xDirection|speedXOut~19_combout  & ( ((!\xDirection|Equal7~5_combout  & (\xDirection|accelerateLeft~q  & \xDirection|Add5~49_sumout ))) # (\xDirection|speedXOut[14]~23_combout ) ) )

	.dataa(!\xDirection|Equal7~5_combout ),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Add5~49_sumout ),
	.datad(!\xDirection|speedXOut[14]~23_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~44 .extended_lut = "off";
defparam \xDirection|speedXOut~44 .lut_mask = 64'h02FF02FFDFFFDFFF;
defparam \xDirection|speedXOut~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N37
dffeas \xDirection|speedXOut[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[13] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N57
cyclonev_lcell_comb \xDirection|speedXOut~19 (
// Equation(s):
// \xDirection|speedXOut~19_combout  = ( \xDirection|accelerateRight~q  & ( (!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~73_sumout ) # (\changeXPosition|Equal0~0_combout ))) ) ) # ( !\xDirection|accelerateRight~q  & ( \xDirection|speedXOut [13] ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [13]),
	.datad(!\xDirection|Add2~73_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|accelerateRight~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~19 .extended_lut = "off";
defparam \xDirection|speedXOut~19 .lut_mask = 64'h0F0F0F0F22AA22AA;
defparam \xDirection|speedXOut~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N42
cyclonev_lcell_comb \xDirection|speedXOut[14]~27 (
// Equation(s):
// \xDirection|speedXOut[14]~27_combout  = ( \xDirection|speedXOut~17_combout  & ( \xDirection|speedXOut~25_combout  & ( (\xDirection|speedXOut~16_combout  & (\xDirection|speedXOut~26_combout  & (\xDirection|speedXOut~19_combout  & 
// \xDirection|speedXOut~18_combout ))) ) ) )

	.dataa(!\xDirection|speedXOut~16_combout ),
	.datab(!\xDirection|speedXOut~26_combout ),
	.datac(!\xDirection|speedXOut~19_combout ),
	.datad(!\xDirection|speedXOut~18_combout ),
	.datae(!\xDirection|speedXOut~17_combout ),
	.dataf(!\xDirection|speedXOut~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~27 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~27 .lut_mask = 64'h0000000000000001;
defparam \xDirection|speedXOut[14]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N27
cyclonev_lcell_comb \xDirection|speedXOut[14]~28 (
// Equation(s):
// \xDirection|speedXOut[14]~28_combout  = ( \xDirection|Equal7~0_combout  & ( (!\xDirection|speedXOut~1_combout  & (\xDirection|speedXOut[14]~27_combout  & (\xDirection|speedXOut[14]~21_combout  & \xDirection|Equal7~1_combout ))) ) )

	.dataa(!\xDirection|speedXOut~1_combout ),
	.datab(!\xDirection|speedXOut[14]~27_combout ),
	.datac(!\xDirection|speedXOut[14]~21_combout ),
	.datad(!\xDirection|Equal7~1_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~28 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~28 .lut_mask = 64'h0000000000020002;
defparam \xDirection|speedXOut[14]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N37
dffeas \xDirection|speedXOut[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[22]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N54
cyclonev_lcell_comb \xDirection|Add2~57 (
// Equation(s):
// \xDirection|Add2~57_sumout  = SUM(( \xDirection|speedXOut[24]~DUPLICATE_q  ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~10  ))
// \xDirection|Add2~58  = CARRY(( \xDirection|speedXOut[24]~DUPLICATE_q  ) + ( !\xDirection|speedXOut [25] ) + ( \xDirection|Add2~10  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\xDirection|speedXOut[24]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~57_sumout ),
	.cout(\xDirection|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~57 .extended_lut = "off";
defparam \xDirection|Add2~57 .lut_mask = 64'h0000333300000F0F;
defparam \xDirection|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N18
cyclonev_lcell_comb \xDirection|speedXOut~26 (
// Equation(s):
// \xDirection|speedXOut~26_combout  = ( \xDirection|speedXOut [24] & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\changeXPosition|Equal0~0_combout ) # (\xDirection|Add2~57_sumout )))) ) ) # ( !\xDirection|speedXOut [24] & ( 
// (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & ((\changeXPosition|Equal0~0_combout ) # (\xDirection|Add2~57_sumout )))) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\xDirection|Add2~57_sumout ),
	.datac(!\changeXPosition|Equal0~0_combout ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~26 .extended_lut = "off";
defparam \xDirection|speedXOut~26 .lut_mask = 64'h15001500BFAABFAA;
defparam \xDirection|speedXOut~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N48
cyclonev_lcell_comb \xDirection|Add5~57 (
// Equation(s):
// \xDirection|Add5~57_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( 
// \xDirection|speedXOut~9_combout  ) + ( \xDirection|Add5~34  ))
// \xDirection|Add5~58  = CARRY(( (!\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (((!\xDirection|speedXOut~52_combout )) # (\changeXPosition|Equal0~0_combout ))) ) + ( \xDirection|speedXOut~9_combout 
//  ) + ( \xDirection|Add5~34  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~9_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~57_sumout ),
	.cout(\xDirection|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~57 .extended_lut = "off";
defparam \xDirection|Add5~57 .lut_mask = 64'h0000FF000000F5B1;
defparam \xDirection|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N51
cyclonev_lcell_comb \xDirection|Add5~17 (
// Equation(s):
// \xDirection|Add5~17_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~2_combout  ) + ( \xDirection|Add5~58  ))
// \xDirection|Add5~18  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~2_combout  ) 
// + ( \xDirection|Add5~58  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~2_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~17_sumout ),
	.cout(\xDirection|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~17 .extended_lut = "off";
defparam \xDirection|Add5~17 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N54
cyclonev_lcell_comb \xDirection|Add5~41 (
// Equation(s):
// \xDirection|Add5~41_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// \xDirection|speedXOut~26_combout  ) + ( \xDirection|Add5~18  ))
// \xDirection|Add5~42  = CARRY(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|speedXOut~26_combout  
// ) + ( \xDirection|Add5~18  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~26_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~41_sumout ),
	.cout(\xDirection|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~41 .extended_lut = "off";
defparam \xDirection|Add5~41 .lut_mask = 64'h0000FF0000000A4E;
defparam \xDirection|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N30
cyclonev_lcell_comb \xDirection|speedXOut~42 (
// Equation(s):
// \xDirection|speedXOut~42_combout  = ( \xDirection|speedXOut~26_combout  & ( ((!\xDirection|speedXOut[14]~31_combout ) # (\xDirection|speedXOut[14]~23_combout )) # (\xDirection|Add5~41_sumout ) ) ) # ( !\xDirection|speedXOut~26_combout  & ( 
// ((\xDirection|Add5~41_sumout  & \xDirection|speedXOut[14]~31_combout )) # (\xDirection|speedXOut[14]~23_combout ) ) )

	.dataa(gnd),
	.datab(!\xDirection|Add5~41_sumout ),
	.datac(!\xDirection|speedXOut[14]~23_combout ),
	.datad(!\xDirection|speedXOut[14]~31_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~42 .extended_lut = "off";
defparam \xDirection|speedXOut~42 .lut_mask = 64'h0F3F0F3FFF3FFF3F;
defparam \xDirection|speedXOut~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y57_N31
dffeas \xDirection|speedXOut[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[24]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y57_N57
cyclonev_lcell_comb \xDirection|Add2~5 (
// Equation(s):
// \xDirection|Add2~5_sumout  = SUM(( !\xDirection|speedXOut [25] ) + ( \xDirection|speedXOut [25] ) + ( \xDirection|Add2~58  ))

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\xDirection|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add2~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add2~5 .extended_lut = "off";
defparam \xDirection|Add2~5 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \xDirection|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N33
cyclonev_lcell_comb \xDirection|speedXOut~1 (
// Equation(s):
// \xDirection|speedXOut~1_combout  = ( \changeXPosition|Equal0~0_combout  & ( (\xDirection|speedXOut [25] & !\xDirection|accelerateRight~q ) ) ) # ( !\changeXPosition|Equal0~0_combout  & ( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) 
// # (\xDirection|accelerateRight~q  & (!\xDirection|Equal2~2_combout  & (\xDirection|Add2~5_sumout ))) ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\xDirection|Add2~5_sumout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|accelerateRight~q ),
	.datae(gnd),
	.dataf(!\changeXPosition|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~1 .extended_lut = "off";
defparam \xDirection|speedXOut~1 .lut_mask = 64'h0F220F220F000F00;
defparam \xDirection|speedXOut~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y56_N57
cyclonev_lcell_comb \xDirection|Add5~77 (
// Equation(s):
// \xDirection|Add5~77_sumout  = SUM(( (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( 
// (!\xDirection|accelerateRight~q  & (((\xDirection|speedXOut [25])))) # (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & ((\xDirection|speedXOut~52_combout )))) ) + ( \xDirection|Add5~42  ))

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|speedXOut [25]),
	.datad(!\xDirection|speedXOut~52_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~52_combout ),
	.datag(gnd),
	.cin(\xDirection|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\xDirection|Add5~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Add5~77 .extended_lut = "off";
defparam \xDirection|Add5~77 .lut_mask = 64'h0000F5B100000A4E;
defparam \xDirection|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N24
cyclonev_lcell_comb \xDirection|speedXOut~51 (
// Equation(s):
// \xDirection|speedXOut~51_combout  = ( \xDirection|speedXOut[14]~23_combout  ) # ( !\xDirection|speedXOut[14]~23_combout  & ( (!\xDirection|speedXOut[14]~31_combout  & (\xDirection|speedXOut~1_combout )) # (\xDirection|speedXOut[14]~31_combout  & 
// ((\xDirection|Add5~77_sumout ))) ) )

	.dataa(!\xDirection|speedXOut~1_combout ),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[14]~31_combout ),
	.datad(!\xDirection|Add5~77_sumout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut[14]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~51 .extended_lut = "off";
defparam \xDirection|speedXOut~51 .lut_mask = 64'h505F505FFFFFFFFF;
defparam \xDirection|speedXOut~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y56_N25
dffeas \xDirection|speedXOut[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[25] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N6
cyclonev_lcell_comb \rocket|Equal8~1 (
// Equation(s):
// \rocket|Equal8~1_combout  = ( !\xDirection|speedXOut [21] & ( !\xDirection|speedXOut [13] & ( (!\xDirection|speedXOut [16] & (!\xDirection|speedXOut [24] & (!\xDirection|speedXOut [20] & !\xDirection|speedXOut [12]))) ) ) )

	.dataa(!\xDirection|speedXOut [16]),
	.datab(!\xDirection|speedXOut [24]),
	.datac(!\xDirection|speedXOut [20]),
	.datad(!\xDirection|speedXOut [12]),
	.datae(!\xDirection|speedXOut [21]),
	.dataf(!\xDirection|speedXOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal8~1 .extended_lut = "off";
defparam \rocket|Equal8~1 .lut_mask = 64'h8000000000000000;
defparam \rocket|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N0
cyclonev_lcell_comb \xDirection|Equal4~1 (
// Equation(s):
// \xDirection|Equal4~1_combout  = ( \rocket|Equal8~1_combout  & ( \xDirection|speedXOut [8] & ( (\xDirection|Equal4~0_combout  & (!\xDirection|speedXOut [25] & (\rocket|Equal8~0_combout  & \xDirection|speedXOut [9]))) ) ) )

	.dataa(!\xDirection|Equal4~0_combout ),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\rocket|Equal8~0_combout ),
	.datad(!\xDirection|speedXOut [9]),
	.datae(!\rocket|Equal8~1_combout ),
	.dataf(!\xDirection|speedXOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal4~1 .extended_lut = "off";
defparam \xDirection|Equal4~1 .lut_mask = 64'h0000000000000004;
defparam \xDirection|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N24
cyclonev_lcell_comb \xDirection|speedXOut~0 (
// Equation(s):
// \xDirection|speedXOut~0_combout  = ( \xDirection|speedXOut [8] & ( \xDirection|Add2~1_sumout  & ( (!\xDirection|accelerateRight~q ) # ((!\changeXPosition|Equal0~0_combout  & !\xDirection|Equal2~2_combout )) ) ) ) # ( !\xDirection|speedXOut [8] & ( 
// \xDirection|Add2~1_sumout  & ( (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & !\xDirection|Equal2~2_combout )) ) ) ) # ( \xDirection|speedXOut [8] & ( !\xDirection|Add2~1_sumout  & ( (!\xDirection|accelerateRight~q ) # 
// ((!\changeXPosition|Equal0~0_combout  & (\xDirection|Equal4~1_combout  & !\xDirection|Equal2~2_combout ))) ) ) ) # ( !\xDirection|speedXOut [8] & ( !\xDirection|Add2~1_sumout  & ( (\xDirection|accelerateRight~q  & (!\changeXPosition|Equal0~0_combout  & 
// (\xDirection|Equal4~1_combout  & !\xDirection|Equal2~2_combout ))) ) ) )

	.dataa(!\xDirection|accelerateRight~q ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Equal4~1_combout ),
	.datad(!\xDirection|Equal2~2_combout ),
	.datae(!\xDirection|speedXOut [8]),
	.dataf(!\xDirection|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~0 .extended_lut = "off";
defparam \xDirection|speedXOut~0 .lut_mask = 64'h0400AEAA4400EEAA;
defparam \xDirection|speedXOut~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y56_N6
cyclonev_lcell_comb \xDirection|Equal7~11 (
// Equation(s):
// \xDirection|Equal7~11_combout  = ( \xDirection|speedXOut~20_combout  & ( (\xDirection|speedXOut~0_combout  & \xDirection|speedXOut~1_combout ) ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut~0_combout ),
	.datac(!\xDirection|speedXOut~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~11 .extended_lut = "off";
defparam \xDirection|Equal7~11 .lut_mask = 64'h0000000003030303;
defparam \xDirection|Equal7~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N24
cyclonev_lcell_comb \xDirection|speedXOut~50 (
// Equation(s):
// \xDirection|speedXOut~50_combout  = ( \xDirection|Equal7~6_combout  & ( \xDirection|speedXOut~12_combout  & ( ((!\xDirection|accelerateLeft~q ) # ((\xDirection|Equal7~11_combout  & \xDirection|Equal7~10_combout ))) # (\xDirection|Add5~73_sumout ) ) ) ) # 
// ( !\xDirection|Equal7~6_combout  & ( \xDirection|speedXOut~12_combout  & ( (!\xDirection|accelerateLeft~q ) # (\xDirection|Add5~73_sumout ) ) ) ) # ( \xDirection|Equal7~6_combout  & ( !\xDirection|speedXOut~12_combout  & ( (\xDirection|Add5~73_sumout  & 
// (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~11_combout ) # (!\xDirection|Equal7~10_combout )))) ) ) ) # ( !\xDirection|Equal7~6_combout  & ( !\xDirection|speedXOut~12_combout  & ( (\xDirection|Add5~73_sumout  & \xDirection|accelerateLeft~q ) ) 
// ) )

	.dataa(!\xDirection|Equal7~11_combout ),
	.datab(!\xDirection|Equal7~10_combout ),
	.datac(!\xDirection|Add5~73_sumout ),
	.datad(!\xDirection|accelerateLeft~q ),
	.datae(!\xDirection|Equal7~6_combout ),
	.dataf(!\xDirection|speedXOut~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~50 .extended_lut = "off";
defparam \xDirection|speedXOut~50 .lut_mask = 64'h000F000EFF0FFF1F;
defparam \xDirection|speedXOut~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N26
dffeas \xDirection|speedXOut[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[11] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y55_N50
dffeas \xDirection|speedXOut[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[18] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y55_N17
dffeas \xDirection|speedXOut[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[19] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N0
cyclonev_lcell_comb \xDirection|Equal4~0 (
// Equation(s):
// \xDirection|Equal4~0_combout  = ( \xDirection|speedXOut[14]~DUPLICATE_q  & ( \xDirection|speedXOut [6] & ( (\xDirection|speedXOut [22] & (\xDirection|speedXOut [11] & (\xDirection|speedXOut [18] & \xDirection|speedXOut [19]))) ) ) )

	.dataa(!\xDirection|speedXOut [22]),
	.datab(!\xDirection|speedXOut [11]),
	.datac(!\xDirection|speedXOut [18]),
	.datad(!\xDirection|speedXOut [19]),
	.datae(!\xDirection|speedXOut[14]~DUPLICATE_q ),
	.dataf(!\xDirection|speedXOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal4~0 .extended_lut = "off";
defparam \xDirection|Equal4~0 .lut_mask = 64'h0000000000000001;
defparam \xDirection|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N48
cyclonev_lcell_comb \xDirection|Equal2~2 (
// Equation(s):
// \xDirection|Equal2~2_combout  = ( \xDirection|Equal2~0_combout  & ( (\xDirection|Equal4~0_combout  & (\xDirection|speedXOut [12] & (\rocket|Equal8~0_combout  & \xDirection|Equal2~1_combout ))) ) )

	.dataa(!\xDirection|Equal4~0_combout ),
	.datab(!\xDirection|speedXOut [12]),
	.datac(!\rocket|Equal8~0_combout ),
	.datad(!\xDirection|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\xDirection|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal2~2 .extended_lut = "off";
defparam \xDirection|Equal2~2 .lut_mask = 64'h0000000000010001;
defparam \xDirection|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N45
cyclonev_lcell_comb \xDirection|speedXOut~16 (
// Equation(s):
// \xDirection|speedXOut~16_combout  = ( \xDirection|speedXOut [20] & ( (!\xDirection|accelerateRight~q ) # ((!\xDirection|Equal2~2_combout  & ((\xDirection|Add2~61_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) ) # ( !\xDirection|speedXOut [20] & ( 
// (!\xDirection|Equal2~2_combout  & (\xDirection|accelerateRight~q  & ((\xDirection|Add2~61_sumout ) # (\changeXPosition|Equal0~0_combout )))) ) )

	.dataa(!\xDirection|Equal2~2_combout ),
	.datab(!\changeXPosition|Equal0~0_combout ),
	.datac(!\xDirection|Add2~61_sumout ),
	.datad(!\xDirection|accelerateRight~q ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~16 .extended_lut = "off";
defparam \xDirection|speedXOut~16 .lut_mask = 64'h002A002AFF2AFF2A;
defparam \xDirection|speedXOut~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N18
cyclonev_lcell_comb \xDirection|Equal7~6 (
// Equation(s):
// \xDirection|Equal7~6_combout  = ( !\xDirection|speedXOut~17_combout  & ( !\xDirection|speedXOut~25_combout  & ( (!\xDirection|speedXOut~16_combout  & (!\xDirection|speedXOut~26_combout  & (!\xDirection|speedXOut~19_combout  & 
// !\xDirection|speedXOut~18_combout ))) ) ) )

	.dataa(!\xDirection|speedXOut~16_combout ),
	.datab(!\xDirection|speedXOut~26_combout ),
	.datac(!\xDirection|speedXOut~19_combout ),
	.datad(!\xDirection|speedXOut~18_combout ),
	.datae(!\xDirection|speedXOut~17_combout ),
	.dataf(!\xDirection|speedXOut~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|Equal7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|Equal7~6 .extended_lut = "off";
defparam \xDirection|Equal7~6 .lut_mask = 64'h8000000000000000;
defparam \xDirection|Equal7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y56_N54
cyclonev_lcell_comb \xDirection|speedXOut[14]~31 (
// Equation(s):
// \xDirection|speedXOut[14]~31_combout  = ( \xDirection|Equal7~4_combout  & ( \xDirection|speedXOut~1_combout  & ( (\xDirection|accelerateLeft~q  & ((!\xDirection|Equal7~6_combout ) # ((!\xDirection|Equal7~0_combout ) # (!\xDirection|Equal7~1_combout )))) ) 
// ) ) # ( !\xDirection|Equal7~4_combout  & ( \xDirection|speedXOut~1_combout  & ( \xDirection|accelerateLeft~q  ) ) ) # ( \xDirection|Equal7~4_combout  & ( !\xDirection|speedXOut~1_combout  & ( \xDirection|accelerateLeft~q  ) ) ) # ( 
// !\xDirection|Equal7~4_combout  & ( !\xDirection|speedXOut~1_combout  & ( \xDirection|accelerateLeft~q  ) ) )

	.dataa(!\xDirection|Equal7~6_combout ),
	.datab(!\xDirection|accelerateLeft~q ),
	.datac(!\xDirection|Equal7~0_combout ),
	.datad(!\xDirection|Equal7~1_combout ),
	.datae(!\xDirection|Equal7~4_combout ),
	.dataf(!\xDirection|speedXOut~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut[14]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut[14]~31 .extended_lut = "off";
defparam \xDirection|speedXOut[14]~31 .lut_mask = 64'h3333333333333332;
defparam \xDirection|speedXOut[14]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N36
cyclonev_lcell_comb \xDirection|speedXOut~46 (
// Equation(s):
// \xDirection|speedXOut~46_combout  = ( \xDirection|speedXOut~9_combout  & ( \xDirection|Add5~57_sumout  ) ) # ( !\xDirection|speedXOut~9_combout  & ( \xDirection|Add5~57_sumout  & ( \xDirection|speedXOut[14]~31_combout  ) ) ) # ( 
// \xDirection|speedXOut~9_combout  & ( !\xDirection|Add5~57_sumout  & ( !\xDirection|speedXOut[14]~31_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[14]~31_combout ),
	.datad(gnd),
	.datae(!\xDirection|speedXOut~9_combout ),
	.dataf(!\xDirection|Add5~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~46 .extended_lut = "off";
defparam \xDirection|speedXOut~46 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \xDirection|speedXOut~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N38
dffeas \xDirection|speedXOut[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[22] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N54
cyclonev_lcell_comb \rocket|Equal8~2 (
// Equation(s):
// \rocket|Equal8~2_combout  = ( !\xDirection|speedXOut[14]~DUPLICATE_q  & ( !\xDirection|speedXOut [6] & ( (!\xDirection|speedXOut [22] & (!\xDirection|speedXOut [11] & (!\xDirection|speedXOut [18] & !\xDirection|speedXOut [19]))) ) ) )

	.dataa(!\xDirection|speedXOut [22]),
	.datab(!\xDirection|speedXOut [11]),
	.datac(!\xDirection|speedXOut [18]),
	.datad(!\xDirection|speedXOut [19]),
	.datae(!\xDirection|speedXOut[14]~DUPLICATE_q ),
	.dataf(!\xDirection|speedXOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal8~2 .extended_lut = "off";
defparam \rocket|Equal8~2 .lut_mask = 64'h8000000000000000;
defparam \rocket|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N12
cyclonev_lcell_comb \changeXPosition|Equal0~0 (
// Equation(s):
// \changeXPosition|Equal0~0_combout  = ( \rocket|Equal8~1_combout  & ( !\xDirection|speedXOut [8] & ( (\rocket|Equal8~2_combout  & (!\xDirection|speedXOut [25] & (\rocket|Equal8~0_combout  & !\xDirection|speedXOut [9]))) ) ) )

	.dataa(!\rocket|Equal8~2_combout ),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\rocket|Equal8~0_combout ),
	.datad(!\xDirection|speedXOut [9]),
	.datae(!\rocket|Equal8~1_combout ),
	.dataf(!\xDirection|speedXOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Equal0~0 .extended_lut = "off";
defparam \changeXPosition|Equal0~0 .lut_mask = 64'h0000040000000000;
defparam \changeXPosition|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N36
cyclonev_lcell_comb \xDirection|speedXOut~33 (
// Equation(s):
// \xDirection|speedXOut~33_combout  = ( \xDirection|speedXOut~2_combout  & ( (!\xDirection|speedXOut[14]~31_combout ) # (\xDirection|Add5~17_sumout ) ) ) # ( !\xDirection|speedXOut~2_combout  & ( (\xDirection|Add5~17_sumout  & 
// \xDirection|speedXOut[14]~31_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|Add5~17_sumout ),
	.datad(!\xDirection|speedXOut[14]~31_combout ),
	.datae(gnd),
	.dataf(!\xDirection|speedXOut~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\xDirection|speedXOut~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \xDirection|speedXOut~33 .extended_lut = "off";
defparam \xDirection|speedXOut~33 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \xDirection|speedXOut~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N37
dffeas \xDirection|speedXOut[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[23]~DUPLICATE .is_wysiwyg = "true";
defparam \xDirection|speedXOut[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N36
cyclonev_lcell_comb \changeXPosition|Add0~9 (
// Equation(s):
// \changeXPosition|Add0~9_sumout  = SUM(( \changeXPosition|speedCounter [22] ) + ( GND ) + ( \changeXPosition|Add0~14  ))
// \changeXPosition|Add0~10  = CARRY(( \changeXPosition|speedCounter [22] ) + ( GND ) + ( \changeXPosition|Add0~14  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~9_sumout ),
	.cout(\changeXPosition|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~9 .extended_lut = "off";
defparam \changeXPosition|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N39
cyclonev_lcell_comb \changeXPosition|Add0~5 (
// Equation(s):
// \changeXPosition|Add0~5_sumout  = SUM(( \changeXPosition|speedCounter [23] ) + ( GND ) + ( \changeXPosition|Add0~10  ))
// \changeXPosition|Add0~6  = CARRY(( \changeXPosition|speedCounter [23] ) + ( GND ) + ( \changeXPosition|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~5_sumout ),
	.cout(\changeXPosition|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~5 .extended_lut = "off";
defparam \changeXPosition|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N0
cyclonev_lcell_comb \rocketPosition|Add0~29 (
// Equation(s):
// \rocketPosition|Add0~29_sumout  = SUM(( \rocketPosition|rocketLocation [6] ) + ( VCC ) + ( !VCC ))
// \rocketPosition|Add0~30  = CARRY(( \rocketPosition|rocketLocation [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~29_sumout ),
	.cout(\rocketPosition|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~29 .extended_lut = "off";
defparam \rocketPosition|Add0~29 .lut_mask = 64'h0000000000003333;
defparam \rocketPosition|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N30
cyclonev_lcell_comb \changeYPosition|Add0~97 (
// Equation(s):
// \changeYPosition|Add0~97_sumout  = SUM(( \changeYPosition|speedCounter [0] ) + ( VCC ) + ( !VCC ))
// \changeYPosition|Add0~98  = CARRY(( \changeYPosition|speedCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~97_sumout ),
	.cout(\changeYPosition|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~97 .extended_lut = "off";
defparam \changeYPosition|Add0~97 .lut_mask = 64'h0000000000003333;
defparam \changeYPosition|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N32
dffeas \changeYPosition|speedCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[0] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N33
cyclonev_lcell_comb \changeYPosition|Add0~93 (
// Equation(s):
// \changeYPosition|Add0~93_sumout  = SUM(( \changeYPosition|speedCounter [1] ) + ( GND ) + ( \changeYPosition|Add0~98  ))
// \changeYPosition|Add0~94  = CARRY(( \changeYPosition|speedCounter [1] ) + ( GND ) + ( \changeYPosition|Add0~98  ))

	.dataa(!\changeYPosition|speedCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~93_sumout ),
	.cout(\changeYPosition|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~93 .extended_lut = "off";
defparam \changeYPosition|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \changeYPosition|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N35
dffeas \changeYPosition|speedCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[1] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N36
cyclonev_lcell_comb \changeYPosition|Add0~89 (
// Equation(s):
// \changeYPosition|Add0~89_sumout  = SUM(( \changeYPosition|speedCounter [2] ) + ( GND ) + ( \changeYPosition|Add0~94  ))
// \changeYPosition|Add0~90  = CARRY(( \changeYPosition|speedCounter [2] ) + ( GND ) + ( \changeYPosition|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~89_sumout ),
	.cout(\changeYPosition|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~89 .extended_lut = "off";
defparam \changeYPosition|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N38
dffeas \changeYPosition|speedCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[2] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N39
cyclonev_lcell_comb \changeYPosition|Add0~85 (
// Equation(s):
// \changeYPosition|Add0~85_sumout  = SUM(( \changeYPosition|speedCounter [3] ) + ( GND ) + ( \changeYPosition|Add0~90  ))
// \changeYPosition|Add0~86  = CARRY(( \changeYPosition|speedCounter [3] ) + ( GND ) + ( \changeYPosition|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~85_sumout ),
	.cout(\changeYPosition|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~85 .extended_lut = "off";
defparam \changeYPosition|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N41
dffeas \changeYPosition|speedCounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[3] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N42
cyclonev_lcell_comb \changeYPosition|Add0~81 (
// Equation(s):
// \changeYPosition|Add0~81_sumout  = SUM(( \changeYPosition|speedCounter [4] ) + ( GND ) + ( \changeYPosition|Add0~86  ))
// \changeYPosition|Add0~82  = CARRY(( \changeYPosition|speedCounter [4] ) + ( GND ) + ( \changeYPosition|Add0~86  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~81_sumout ),
	.cout(\changeYPosition|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~81 .extended_lut = "off";
defparam \changeYPosition|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N44
dffeas \changeYPosition|speedCounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[4] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N45
cyclonev_lcell_comb \changeYPosition|Add0~77 (
// Equation(s):
// \changeYPosition|Add0~77_sumout  = SUM(( \changeYPosition|speedCounter [5] ) + ( GND ) + ( \changeYPosition|Add0~82  ))
// \changeYPosition|Add0~78  = CARRY(( \changeYPosition|speedCounter [5] ) + ( GND ) + ( \changeYPosition|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~77_sumout ),
	.cout(\changeYPosition|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~77 .extended_lut = "off";
defparam \changeYPosition|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N47
dffeas \changeYPosition|speedCounter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[5] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N48
cyclonev_lcell_comb \changeYPosition|Add0~57 (
// Equation(s):
// \changeYPosition|Add0~57_sumout  = SUM(( \changeYPosition|speedCounter [6] ) + ( GND ) + ( \changeYPosition|Add0~78  ))
// \changeYPosition|Add0~58  = CARRY(( \changeYPosition|speedCounter [6] ) + ( GND ) + ( \changeYPosition|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~57_sumout ),
	.cout(\changeYPosition|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~57 .extended_lut = "off";
defparam \changeYPosition|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N50
dffeas \changeYPosition|speedCounter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[6] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N51
cyclonev_lcell_comb \changeYPosition|Add0~53 (
// Equation(s):
// \changeYPosition|Add0~53_sumout  = SUM(( \changeYPosition|speedCounter [7] ) + ( GND ) + ( \changeYPosition|Add0~58  ))
// \changeYPosition|Add0~54  = CARRY(( \changeYPosition|speedCounter [7] ) + ( GND ) + ( \changeYPosition|Add0~58  ))

	.dataa(!\changeYPosition|speedCounter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~53_sumout ),
	.cout(\changeYPosition|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~53 .extended_lut = "off";
defparam \changeYPosition|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \changeYPosition|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N53
dffeas \changeYPosition|speedCounter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[7] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N54
cyclonev_lcell_comb \changeYPosition|Add0~49 (
// Equation(s):
// \changeYPosition|Add0~49_sumout  = SUM(( \changeYPosition|speedCounter [8] ) + ( GND ) + ( \changeYPosition|Add0~54  ))
// \changeYPosition|Add0~50  = CARRY(( \changeYPosition|speedCounter [8] ) + ( GND ) + ( \changeYPosition|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~49_sumout ),
	.cout(\changeYPosition|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~49 .extended_lut = "off";
defparam \changeYPosition|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N56
dffeas \changeYPosition|speedCounter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[8] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N57
cyclonev_lcell_comb \changeYPosition|Add0~45 (
// Equation(s):
// \changeYPosition|Add0~45_sumout  = SUM(( \changeYPosition|speedCounter [9] ) + ( GND ) + ( \changeYPosition|Add0~50  ))
// \changeYPosition|Add0~46  = CARRY(( \changeYPosition|speedCounter [9] ) + ( GND ) + ( \changeYPosition|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~45_sumout ),
	.cout(\changeYPosition|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~45 .extended_lut = "off";
defparam \changeYPosition|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N59
dffeas \changeYPosition|speedCounter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[9] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N0
cyclonev_lcell_comb \changeYPosition|Add0~41 (
// Equation(s):
// \changeYPosition|Add0~41_sumout  = SUM(( \changeYPosition|speedCounter[10]~DUPLICATE_q  ) + ( GND ) + ( \changeYPosition|Add0~46  ))
// \changeYPosition|Add0~42  = CARRY(( \changeYPosition|speedCounter[10]~DUPLICATE_q  ) + ( GND ) + ( \changeYPosition|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~41_sumout ),
	.cout(\changeYPosition|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~41 .extended_lut = "off";
defparam \changeYPosition|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N1
dffeas \changeYPosition|speedCounter[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N3
cyclonev_lcell_comb \changeYPosition|Add0~37 (
// Equation(s):
// \changeYPosition|Add0~37_sumout  = SUM(( \changeYPosition|speedCounter [11] ) + ( GND ) + ( \changeYPosition|Add0~42  ))
// \changeYPosition|Add0~38  = CARRY(( \changeYPosition|speedCounter [11] ) + ( GND ) + ( \changeYPosition|Add0~42  ))

	.dataa(!\changeYPosition|speedCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~37_sumout ),
	.cout(\changeYPosition|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~37 .extended_lut = "off";
defparam \changeYPosition|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \changeYPosition|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N5
dffeas \changeYPosition|speedCounter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[11] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N6
cyclonev_lcell_comb \changeYPosition|Add0~33 (
// Equation(s):
// \changeYPosition|Add0~33_sumout  = SUM(( \changeYPosition|speedCounter [12] ) + ( GND ) + ( \changeYPosition|Add0~38  ))
// \changeYPosition|Add0~34  = CARRY(( \changeYPosition|speedCounter [12] ) + ( GND ) + ( \changeYPosition|Add0~38  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~33_sumout ),
	.cout(\changeYPosition|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~33 .extended_lut = "off";
defparam \changeYPosition|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N8
dffeas \changeYPosition|speedCounter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[12] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N9
cyclonev_lcell_comb \changeYPosition|Add0~29 (
// Equation(s):
// \changeYPosition|Add0~29_sumout  = SUM(( \changeYPosition|speedCounter [13] ) + ( GND ) + ( \changeYPosition|Add0~34  ))
// \changeYPosition|Add0~30  = CARRY(( \changeYPosition|speedCounter [13] ) + ( GND ) + ( \changeYPosition|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~29_sumout ),
	.cout(\changeYPosition|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~29 .extended_lut = "off";
defparam \changeYPosition|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N11
dffeas \changeYPosition|speedCounter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[13] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N12
cyclonev_lcell_comb \changeYPosition|Add0~25 (
// Equation(s):
// \changeYPosition|Add0~25_sumout  = SUM(( \changeYPosition|speedCounter [14] ) + ( GND ) + ( \changeYPosition|Add0~30  ))
// \changeYPosition|Add0~26  = CARRY(( \changeYPosition|speedCounter [14] ) + ( GND ) + ( \changeYPosition|Add0~30  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~25_sumout ),
	.cout(\changeYPosition|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~25 .extended_lut = "off";
defparam \changeYPosition|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N14
dffeas \changeYPosition|speedCounter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[14] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N15
cyclonev_lcell_comb \changeYPosition|Add0~21 (
// Equation(s):
// \changeYPosition|Add0~21_sumout  = SUM(( \changeYPosition|speedCounter [15] ) + ( GND ) + ( \changeYPosition|Add0~26  ))
// \changeYPosition|Add0~22  = CARRY(( \changeYPosition|speedCounter [15] ) + ( GND ) + ( \changeYPosition|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~21_sumout ),
	.cout(\changeYPosition|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~21 .extended_lut = "off";
defparam \changeYPosition|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N16
dffeas \changeYPosition|speedCounter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[15] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N18
cyclonev_lcell_comb \changeYPosition|Add0~65 (
// Equation(s):
// \changeYPosition|Add0~65_sumout  = SUM(( \changeYPosition|speedCounter [16] ) + ( GND ) + ( \changeYPosition|Add0~22  ))
// \changeYPosition|Add0~66  = CARRY(( \changeYPosition|speedCounter [16] ) + ( GND ) + ( \changeYPosition|Add0~22  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~65_sumout ),
	.cout(\changeYPosition|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~65 .extended_lut = "off";
defparam \changeYPosition|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N19
dffeas \changeYPosition|speedCounter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[16] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N21
cyclonev_lcell_comb \changeYPosition|Add0~61 (
// Equation(s):
// \changeYPosition|Add0~61_sumout  = SUM(( \changeYPosition|speedCounter [17] ) + ( GND ) + ( \changeYPosition|Add0~66  ))
// \changeYPosition|Add0~62  = CARRY(( \changeYPosition|speedCounter [17] ) + ( GND ) + ( \changeYPosition|Add0~66  ))

	.dataa(!\changeYPosition|speedCounter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~61_sumout ),
	.cout(\changeYPosition|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~61 .extended_lut = "off";
defparam \changeYPosition|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \changeYPosition|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N23
dffeas \changeYPosition|speedCounter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[17] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N24
cyclonev_lcell_comb \changeYPosition|Add0~73 (
// Equation(s):
// \changeYPosition|Add0~73_sumout  = SUM(( \changeYPosition|speedCounter [18] ) + ( GND ) + ( \changeYPosition|Add0~62  ))
// \changeYPosition|Add0~74  = CARRY(( \changeYPosition|speedCounter [18] ) + ( GND ) + ( \changeYPosition|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~73_sumout ),
	.cout(\changeYPosition|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~73 .extended_lut = "off";
defparam \changeYPosition|Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N27
cyclonev_lcell_comb \changeYPosition|Add0~69 (
// Equation(s):
// \changeYPosition|Add0~69_sumout  = SUM(( \changeYPosition|speedCounter [19] ) + ( GND ) + ( \changeYPosition|Add0~74  ))
// \changeYPosition|Add0~70  = CARRY(( \changeYPosition|speedCounter [19] ) + ( GND ) + ( \changeYPosition|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~69_sumout ),
	.cout(\changeYPosition|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~69 .extended_lut = "off";
defparam \changeYPosition|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N28
dffeas \changeYPosition|speedCounter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[19] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N30
cyclonev_lcell_comb \changeYPosition|Add0~17 (
// Equation(s):
// \changeYPosition|Add0~17_sumout  = SUM(( \changeYPosition|speedCounter [20] ) + ( GND ) + ( \changeYPosition|Add0~70  ))
// \changeYPosition|Add0~18  = CARRY(( \changeYPosition|speedCounter [20] ) + ( GND ) + ( \changeYPosition|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~17_sumout ),
	.cout(\changeYPosition|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~17 .extended_lut = "off";
defparam \changeYPosition|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N31
dffeas \changeYPosition|speedCounter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[20] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N33
cyclonev_lcell_comb \changeYPosition|Add0~13 (
// Equation(s):
// \changeYPosition|Add0~13_sumout  = SUM(( \changeYPosition|speedCounter [21] ) + ( GND ) + ( \changeYPosition|Add0~18  ))
// \changeYPosition|Add0~14  = CARRY(( \changeYPosition|speedCounter [21] ) + ( GND ) + ( \changeYPosition|Add0~18  ))

	.dataa(!\changeYPosition|speedCounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~13_sumout ),
	.cout(\changeYPosition|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~13 .extended_lut = "off";
defparam \changeYPosition|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \changeYPosition|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N35
dffeas \changeYPosition|speedCounter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[21] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N36
cyclonev_lcell_comb \changeYPosition|Add0~9 (
// Equation(s):
// \changeYPosition|Add0~9_sumout  = SUM(( \changeYPosition|speedCounter [22] ) + ( GND ) + ( \changeYPosition|Add0~14  ))
// \changeYPosition|Add0~10  = CARRY(( \changeYPosition|speedCounter [22] ) + ( GND ) + ( \changeYPosition|Add0~14  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~9_sumout ),
	.cout(\changeYPosition|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~9 .extended_lut = "off";
defparam \changeYPosition|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N37
dffeas \changeYPosition|speedCounter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[22] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N39
cyclonev_lcell_comb \changeYPosition|Add0~5 (
// Equation(s):
// \changeYPosition|Add0~5_sumout  = SUM(( \changeYPosition|speedCounter [23] ) + ( GND ) + ( \changeYPosition|Add0~10  ))
// \changeYPosition|Add0~6  = CARRY(( \changeYPosition|speedCounter [23] ) + ( GND ) + ( \changeYPosition|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~5_sumout ),
	.cout(\changeYPosition|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~5 .extended_lut = "off";
defparam \changeYPosition|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeYPosition|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N42
cyclonev_lcell_comb \changeYPosition|Add0~1 (
// Equation(s):
// \changeYPosition|Add0~1_sumout  = SUM(( \changeYPosition|speedCounter [24] ) + ( GND ) + ( \changeYPosition|Add0~6  ))

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeYPosition|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeYPosition|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|Add0~1 .extended_lut = "off";
defparam \changeYPosition|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \changeYPosition|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N43
dffeas \changeYPosition|speedCounter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[24] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N54
cyclonev_lcell_comb \changeYPosition|moveNegative~0 (
// Equation(s):
// \changeYPosition|moveNegative~0_combout  = ( !\yDirection|speedYOut [25] & ( !\changeYPosition|moveNegative~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|moveNegative~q ),
	.datad(gnd),
	.datae(!\yDirection|speedYOut [25]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|moveNegative~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|moveNegative~0 .extended_lut = "off";
defparam \changeYPosition|moveNegative~0 .lut_mask = 64'hF0F00000F0F00000;
defparam \changeYPosition|moveNegative~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N3
cyclonev_lcell_comb \changeYPosition|moveNegative~1 (
// Equation(s):
// \changeYPosition|moveNegative~1_combout  = ( \changeYPosition|speedCounter[24]~0_combout  & ( !\changeYPosition|moveNegative~0_combout  & ( (!\changeYPosition|speedCounter [24] & (!\changeYPosition|LessThan0~13_combout  & 
// (!\changeYPosition|LessThan0~0_combout  & !\yDirection|speedYOut [24]))) # (\changeYPosition|speedCounter [24] & ((!\yDirection|speedYOut [24]) # ((!\changeYPosition|LessThan0~13_combout  & !\changeYPosition|LessThan0~0_combout )))) ) ) )

	.dataa(!\changeYPosition|LessThan0~13_combout ),
	.datab(!\changeYPosition|speedCounter [24]),
	.datac(!\changeYPosition|LessThan0~0_combout ),
	.datad(!\yDirection|speedYOut [24]),
	.datae(!\changeYPosition|speedCounter[24]~0_combout ),
	.dataf(!\changeYPosition|moveNegative~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|moveNegative~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|moveNegative~1 .extended_lut = "off";
defparam \changeYPosition|moveNegative~1 .lut_mask = 64'h0000B32000000000;
defparam \changeYPosition|moveNegative~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N5
dffeas \changeYPosition|moveNegative (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|moveNegative~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|moveNegative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|moveNegative .is_wysiwyg = "true";
defparam \changeYPosition|moveNegative .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N0
cyclonev_lcell_comb \rocketPosition|Add1~29 (
// Equation(s):
// \rocketPosition|Add1~29_sumout  = SUM(( \rocketPosition|rocketLocation [6] ) + ( VCC ) + ( !VCC ))
// \rocketPosition|Add1~30  = CARRY(( \rocketPosition|rocketLocation [6] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~29_sumout ),
	.cout(\rocketPosition|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~29 .extended_lut = "off";
defparam \rocketPosition|Add1~29 .lut_mask = 64'h0000000000003333;
defparam \rocketPosition|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N39
cyclonev_lcell_comb \rocketPosition|rocketLocation~13 (
// Equation(s):
// \rocketPosition|rocketLocation~13_combout  = (!\changeYPosition|moveNegative~q  & (\rocketPosition|rocketLocation [6])) # (\changeYPosition|moveNegative~q  & ((\rocketPosition|Add1~29_sumout )))

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [6]),
	.datad(!\rocketPosition|Add1~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~13 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~13 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \rocketPosition|rocketLocation~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N42
cyclonev_lcell_comb \changeXPosition|Add0~1 (
// Equation(s):
// \changeXPosition|Add0~1_sumout  = SUM(( \changeXPosition|speedCounter [24] ) + ( GND ) + ( \changeXPosition|Add0~6  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~1 .extended_lut = "off";
defparam \changeXPosition|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N44
dffeas \changeXPosition|speedCounter[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[24] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y57_N41
dffeas \changeXPosition|movePositive (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|movePositive~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|movePositive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|movePositive .is_wysiwyg = "true";
defparam \changeXPosition|movePositive .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N15
cyclonev_lcell_comb \changeXPosition|movePositive~0 (
// Equation(s):
// \changeXPosition|movePositive~0_combout  = (\xDirection|speedXOut [25] & !\changeXPosition|movePositive~q )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(!\changeXPosition|movePositive~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|movePositive~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|movePositive~0 .extended_lut = "off";
defparam \changeXPosition|movePositive~0 .lut_mask = 64'h3030303030303030;
defparam \changeXPosition|movePositive~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N39
cyclonev_lcell_comb \changeXPosition|movePositive~1 (
// Equation(s):
// \changeXPosition|movePositive~1_combout  = ( \changeXPosition|speedCounter[24]~0_combout  & ( !\changeXPosition|movePositive~0_combout  & ( (!\xDirection|speedXOut [24] & (((!\changeXPosition|LessThan0~13_combout  & !\changeXPosition|LessThan0~0_combout 
// )) # (\changeXPosition|speedCounter [24]))) # (\xDirection|speedXOut [24] & (!\changeXPosition|LessThan0~13_combout  & (!\changeXPosition|LessThan0~0_combout  & \changeXPosition|speedCounter [24]))) ) ) )

	.dataa(!\changeXPosition|LessThan0~13_combout ),
	.datab(!\changeXPosition|LessThan0~0_combout ),
	.datac(!\xDirection|speedXOut [24]),
	.datad(!\changeXPosition|speedCounter [24]),
	.datae(!\changeXPosition|speedCounter[24]~0_combout ),
	.dataf(!\changeXPosition|movePositive~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|movePositive~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|movePositive~1 .extended_lut = "off";
defparam \changeXPosition|movePositive~1 .lut_mask = 64'h000080F800000000;
defparam \changeXPosition|movePositive~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y57_N40
dffeas \changeXPosition|movePositive~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|movePositive~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|movePositive~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|movePositive~DUPLICATE .is_wysiwyg = "true";
defparam \changeXPosition|movePositive~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N0
cyclonev_lcell_comb \rocketPosition|Add3~65 (
// Equation(s):
// \rocketPosition|Add3~65_sumout  = SUM(( \rocketPosition|rocketLocation [0] ) + ( (\changeXPosition|movePositive~DUPLICATE_q ) # (\changeXPosition|moveNegative~q ) ) + ( !VCC ))
// \rocketPosition|Add3~66  = CARRY(( \rocketPosition|rocketLocation [0] ) + ( (\changeXPosition|movePositive~DUPLICATE_q ) # (\changeXPosition|moveNegative~q ) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\changeXPosition|movePositive~DUPLICATE_q ),
	.datad(!\rocketPosition|rocketLocation [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~65_sumout ),
	.cout(\rocketPosition|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~65 .extended_lut = "off";
defparam \rocketPosition|Add3~65 .lut_mask = 64'h0000C0C0000000FF;
defparam \rocketPosition|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N33
cyclonev_lcell_comb \rocket|Equal9~0 (
// Equation(s):
// \rocket|Equal9~0_combout  = ( !\rocketPosition|rocketLocation [13] & ( (\rocketPosition|rocketLocation [14] & (\rocketPosition|rocketLocation [3] & (\rocketPosition|rocketLocation [11] & \rocketPosition|rocketLocation [2]))) ) )

	.dataa(!\rocketPosition|rocketLocation [14]),
	.datab(!\rocketPosition|rocketLocation [3]),
	.datac(!\rocketPosition|rocketLocation [11]),
	.datad(!\rocketPosition|rocketLocation [2]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal9~0 .extended_lut = "off";
defparam \rocket|Equal9~0 .lut_mask = 64'h0001000100000000;
defparam \rocket|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N48
cyclonev_lcell_comb \rocket|Equal2~1 (
// Equation(s):
// \rocket|Equal2~1_combout  = ( !\rocketPosition|rocketLocation [4] & ( (!\rocketPosition|rocketLocation [6] & (\rocketPosition|rocketLocation [13] & !\rocketPosition|rocketLocation [9])) ) )

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [6]),
	.datac(!\rocketPosition|rocketLocation [13]),
	.datad(!\rocketPosition|rocketLocation [9]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal2~1 .extended_lut = "off";
defparam \rocket|Equal2~1 .lut_mask = 64'h0C000C0000000000;
defparam \rocket|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N15
cyclonev_lcell_comb \rocket|Equal0~0 (
// Equation(s):
// \rocket|Equal0~0_combout  = ( !\rocketPosition|rocketLocation [14] & ( (!\rocketPosition|rocketLocation [3] & !\rocketPosition|rocketLocation [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [3]),
	.datad(!\rocketPosition|rocketLocation [11]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal0~0 .extended_lut = "off";
defparam \rocket|Equal0~0 .lut_mask = 64'hF000F00000000000;
defparam \rocket|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N51
cyclonev_lcell_comb \rocket|Equal0~1 (
// Equation(s):
// \rocket|Equal0~1_combout  = ( !\rocketPosition|rocketLocation [7] & ( (!\rocketPosition|rocketLocation [1] & (!\rocketPosition|rocketLocation [2] & !\rocketPosition|rocketLocation [8])) ) )

	.dataa(!\rocketPosition|rocketLocation [1]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [2]),
	.datad(!\rocketPosition|rocketLocation [8]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal0~1 .extended_lut = "off";
defparam \rocket|Equal0~1 .lut_mask = 64'hA000A00000000000;
defparam \rocket|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N27
cyclonev_lcell_comb \rocketPosition|Add0~21 (
// Equation(s):
// \rocketPosition|Add0~21_sumout  = SUM(( \rocketPosition|rocketLocation [15] ) + ( VCC ) + ( \rocketPosition|Add0~10  ))
// \rocketPosition|Add0~22  = CARRY(( \rocketPosition|rocketLocation [15] ) + ( VCC ) + ( \rocketPosition|Add0~10  ))

	.dataa(!\rocketPosition|rocketLocation [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~21_sumout ),
	.cout(\rocketPosition|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~21 .extended_lut = "off";
defparam \rocketPosition|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \rocketPosition|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N30
cyclonev_lcell_comb \rocketPosition|Add0~25 (
// Equation(s):
// \rocketPosition|Add0~25_sumout  = SUM(( \rocketPosition|rocketLocation [16] ) + ( VCC ) + ( \rocketPosition|Add0~22  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~25 .extended_lut = "off";
defparam \rocketPosition|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \rocketPosition|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N3
cyclonev_lcell_comb \rocketPosition|Add1~41 (
// Equation(s):
// \rocketPosition|Add1~41_sumout  = SUM(( \rocketPosition|rocketLocation [7] ) + ( GND ) + ( \rocketPosition|Add1~30  ))
// \rocketPosition|Add1~42  = CARRY(( \rocketPosition|rocketLocation [7] ) + ( GND ) + ( \rocketPosition|Add1~30  ))

	.dataa(!\rocketPosition|rocketLocation [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~41_sumout ),
	.cout(\rocketPosition|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~41 .extended_lut = "off";
defparam \rocketPosition|Add1~41 .lut_mask = 64'h0000FFFF00005555;
defparam \rocketPosition|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N6
cyclonev_lcell_comb \rocketPosition|Add1~33 (
// Equation(s):
// \rocketPosition|Add1~33_sumout  = SUM(( \rocketPosition|rocketLocation [8] ) + ( VCC ) + ( \rocketPosition|Add1~42  ))
// \rocketPosition|Add1~34  = CARRY(( \rocketPosition|rocketLocation [8] ) + ( VCC ) + ( \rocketPosition|Add1~42  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~33_sumout ),
	.cout(\rocketPosition|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~33 .extended_lut = "off";
defparam \rocketPosition|Add1~33 .lut_mask = 64'h0000000000003333;
defparam \rocketPosition|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N9
cyclonev_lcell_comb \rocketPosition|Add1~37 (
// Equation(s):
// \rocketPosition|Add1~37_sumout  = SUM(( \rocketPosition|rocketLocation [9] ) + ( GND ) + ( \rocketPosition|Add1~34  ))
// \rocketPosition|Add1~38  = CARRY(( \rocketPosition|rocketLocation [9] ) + ( GND ) + ( \rocketPosition|Add1~34  ))

	.dataa(!\rocketPosition|rocketLocation [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~37_sumout ),
	.cout(\rocketPosition|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~37 .extended_lut = "off";
defparam \rocketPosition|Add1~37 .lut_mask = 64'h0000FFFF00005555;
defparam \rocketPosition|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N12
cyclonev_lcell_comb \rocketPosition|Add1~13 (
// Equation(s):
// \rocketPosition|Add1~13_sumout  = SUM(( \rocketPosition|rocketLocation [10] ) + ( GND ) + ( \rocketPosition|Add1~38  ))
// \rocketPosition|Add1~14  = CARRY(( \rocketPosition|rocketLocation [10] ) + ( GND ) + ( \rocketPosition|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~13_sumout ),
	.cout(\rocketPosition|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~13 .extended_lut = "off";
defparam \rocketPosition|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rocketPosition|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N15
cyclonev_lcell_comb \rocketPosition|Add1~5 (
// Equation(s):
// \rocketPosition|Add1~5_sumout  = SUM(( \rocketPosition|rocketLocation [11] ) + ( GND ) + ( \rocketPosition|Add1~14  ))
// \rocketPosition|Add1~6  = CARRY(( \rocketPosition|rocketLocation [11] ) + ( GND ) + ( \rocketPosition|Add1~14  ))

	.dataa(!\rocketPosition|rocketLocation [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~5_sumout ),
	.cout(\rocketPosition|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~5 .extended_lut = "off";
defparam \rocketPosition|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \rocketPosition|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N18
cyclonev_lcell_comb \rocketPosition|Add1~17 (
// Equation(s):
// \rocketPosition|Add1~17_sumout  = SUM(( \rocketPosition|rocketLocation [12] ) + ( GND ) + ( \rocketPosition|Add1~6  ))
// \rocketPosition|Add1~18  = CARRY(( \rocketPosition|rocketLocation [12] ) + ( GND ) + ( \rocketPosition|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~17_sumout ),
	.cout(\rocketPosition|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~17 .extended_lut = "off";
defparam \rocketPosition|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rocketPosition|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N21
cyclonev_lcell_comb \rocketPosition|Add1~1 (
// Equation(s):
// \rocketPosition|Add1~1_sumout  = SUM(( \rocketPosition|rocketLocation [13] ) + ( GND ) + ( \rocketPosition|Add1~18  ))
// \rocketPosition|Add1~2  = CARRY(( \rocketPosition|rocketLocation [13] ) + ( GND ) + ( \rocketPosition|Add1~18  ))

	.dataa(!\rocketPosition|rocketLocation [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~1_sumout ),
	.cout(\rocketPosition|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~1 .extended_lut = "off";
defparam \rocketPosition|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \rocketPosition|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N24
cyclonev_lcell_comb \rocketPosition|Add1~9 (
// Equation(s):
// \rocketPosition|Add1~9_sumout  = SUM(( \rocketPosition|rocketLocation [14] ) + ( GND ) + ( \rocketPosition|Add1~2  ))
// \rocketPosition|Add1~10  = CARRY(( \rocketPosition|rocketLocation [14] ) + ( GND ) + ( \rocketPosition|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~9_sumout ),
	.cout(\rocketPosition|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~9 .extended_lut = "off";
defparam \rocketPosition|Add1~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rocketPosition|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N27
cyclonev_lcell_comb \rocketPosition|Add1~21 (
// Equation(s):
// \rocketPosition|Add1~21_sumout  = SUM(( \rocketPosition|rocketLocation [15] ) + ( GND ) + ( \rocketPosition|Add1~10  ))
// \rocketPosition|Add1~22  = CARRY(( \rocketPosition|rocketLocation [15] ) + ( GND ) + ( \rocketPosition|Add1~10  ))

	.dataa(!\rocketPosition|rocketLocation [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~21_sumout ),
	.cout(\rocketPosition|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~21 .extended_lut = "off";
defparam \rocketPosition|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \rocketPosition|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N30
cyclonev_lcell_comb \rocketPosition|Add1~25 (
// Equation(s):
// \rocketPosition|Add1~25_sumout  = SUM(( \rocketPosition|rocketLocation [16] ) + ( GND ) + ( \rocketPosition|Add1~22  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add1~25 .extended_lut = "off";
defparam \rocketPosition|Add1~25 .lut_mask = 64'h0000FFFF00003333;
defparam \rocketPosition|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N51
cyclonev_lcell_comb \rocketPosition|rocketLocation~12 (
// Equation(s):
// \rocketPosition|rocketLocation~12_combout  = ( \rocketPosition|Add1~25_sumout  & ( (\rocketPosition|rocketLocation [16]) # (\changeYPosition|moveNegative~q ) ) ) # ( !\rocketPosition|Add1~25_sumout  & ( (!\changeYPosition|moveNegative~q  & 
// \rocketPosition|rocketLocation [16]) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~12 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rocketPosition|rocketLocation~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N36
cyclonev_lcell_comb \rocketPosition|rocketLocation~11 (
// Equation(s):
// \rocketPosition|rocketLocation~11_combout  = ( \rocketPosition|Add1~21_sumout  & ( (\rocketPosition|rocketLocation [15]) # (\changeYPosition|moveNegative~q ) ) ) # ( !\rocketPosition|Add1~21_sumout  & ( (!\changeYPosition|moveNegative~q  & 
// \rocketPosition|rocketLocation [15]) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~11 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~11 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rocketPosition|rocketLocation~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N42
cyclonev_lcell_comb \rocketPosition|rocketLocation~8 (
// Equation(s):
// \rocketPosition|rocketLocation~8_combout  = ( \rocketPosition|Add1~9_sumout  & ( (\rocketPosition|rocketLocation [14]) # (\changeYPosition|moveNegative~q ) ) ) # ( !\rocketPosition|Add1~9_sumout  & ( (!\changeYPosition|moveNegative~q  & 
// \rocketPosition|rocketLocation [14]) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~8 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rocketPosition|rocketLocation~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N21
cyclonev_lcell_comb \rocketPosition|Add0~1 (
// Equation(s):
// \rocketPosition|Add0~1_sumout  = SUM(( \rocketPosition|rocketLocation [13] ) + ( VCC ) + ( \rocketPosition|Add0~18  ))
// \rocketPosition|Add0~2  = CARRY(( \rocketPosition|rocketLocation [13] ) + ( VCC ) + ( \rocketPosition|Add0~18  ))

	.dataa(!\rocketPosition|rocketLocation [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~1_sumout ),
	.cout(\rocketPosition|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~1 .extended_lut = "off";
defparam \rocketPosition|Add0~1 .lut_mask = 64'h0000000000005555;
defparam \rocketPosition|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N36
cyclonev_lcell_comb \rocketPosition|rocketLocation~6 (
// Equation(s):
// \rocketPosition|rocketLocation~6_combout  = (!\changeYPosition|moveNegative~q  & (\rocketPosition|rocketLocation [13])) # (\changeYPosition|moveNegative~q  & ((\rocketPosition|Add1~1_sumout )))

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [13]),
	.datad(!\rocketPosition|Add1~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~6 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~6 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \rocketPosition|rocketLocation~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N18
cyclonev_lcell_comb \rocketPosition|Add0~17 (
// Equation(s):
// \rocketPosition|Add0~17_sumout  = SUM(( \rocketPosition|rocketLocation [12] ) + ( VCC ) + ( \rocketPosition|Add0~6  ))
// \rocketPosition|Add0~18  = CARRY(( \rocketPosition|rocketLocation [12] ) + ( VCC ) + ( \rocketPosition|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~17_sumout ),
	.cout(\rocketPosition|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~17 .extended_lut = "off";
defparam \rocketPosition|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \rocketPosition|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N0
cyclonev_lcell_comb \rocketPosition|rocketLocation~10 (
// Equation(s):
// \rocketPosition|rocketLocation~10_combout  = ( \rocketPosition|Add1~17_sumout  & ( (\changeYPosition|moveNegative~q ) # (\rocketPosition|rocketLocation [12]) ) ) # ( !\rocketPosition|Add1~17_sumout  & ( (\rocketPosition|rocketLocation [12] & 
// !\changeYPosition|moveNegative~q ) ) )

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [12]),
	.datac(!\changeYPosition|moveNegative~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~10 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~10 .lut_mask = 64'h303030303F3F3F3F;
defparam \rocketPosition|rocketLocation~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N45
cyclonev_lcell_comb \rocketPosition|rocketLocation~7 (
// Equation(s):
// \rocketPosition|rocketLocation~7_combout  = ( \rocketPosition|rocketLocation [11] & ( (!\changeYPosition|moveNegative~q ) # (\rocketPosition|Add1~5_sumout ) ) ) # ( !\rocketPosition|rocketLocation [11] & ( (\changeYPosition|moveNegative~q  & 
// \rocketPosition|Add1~5_sumout ) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~7 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~7 .lut_mask = 64'h05050505AFAFAFAF;
defparam \rocketPosition|rocketLocation~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N57
cyclonev_lcell_comb \rocketPosition|rocketLocation~9 (
// Equation(s):
// \rocketPosition|rocketLocation~9_combout  = ( \rocketPosition|Add1~13_sumout  & ( (\rocketPosition|rocketLocation [10]) # (\changeYPosition|moveNegative~q ) ) ) # ( !\rocketPosition|Add1~13_sumout  & ( (!\changeYPosition|moveNegative~q  & 
// \rocketPosition|rocketLocation [10]) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~9 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~9 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rocketPosition|rocketLocation~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N48
cyclonev_lcell_comb \rocketPosition|rocketLocation~15 (
// Equation(s):
// \rocketPosition|rocketLocation~15_combout  = ( \rocketPosition|Add1~37_sumout  & ( (\rocketPosition|rocketLocation [9]) # (\changeYPosition|moveNegative~q ) ) ) # ( !\rocketPosition|Add1~37_sumout  & ( (!\changeYPosition|moveNegative~q  & 
// \rocketPosition|rocketLocation [9]) ) )

	.dataa(!\changeYPosition|moveNegative~q ),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~15 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~15 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \rocketPosition|rocketLocation~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N54
cyclonev_lcell_comb \rocketPosition|rocketLocation~14 (
// Equation(s):
// \rocketPosition|rocketLocation~14_combout  = ( \rocketPosition|Add1~33_sumout  & ( (\changeYPosition|moveNegative~q ) # (\rocketPosition|rocketLocation [8]) ) ) # ( !\rocketPosition|Add1~33_sumout  & ( (\rocketPosition|rocketLocation [8] & 
// !\changeYPosition|moveNegative~q ) ) )

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [8]),
	.datac(!\changeYPosition|moveNegative~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~14 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~14 .lut_mask = 64'h303030303F3F3F3F;
defparam \rocketPosition|rocketLocation~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y50_N57
cyclonev_lcell_comb \rocketPosition|rocketLocation~16 (
// Equation(s):
// \rocketPosition|rocketLocation~16_combout  = ( \changeYPosition|moveNegative~q  & ( \rocketPosition|Add1~41_sumout  ) ) # ( !\changeYPosition|moveNegative~q  & ( \rocketPosition|rocketLocation [7] ) )

	.dataa(!\rocketPosition|rocketLocation [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rocketPosition|Add1~41_sumout ),
	.datae(gnd),
	.dataf(!\changeYPosition|moveNegative~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~16 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~16 .lut_mask = 64'h5555555500FF00FF;
defparam \rocketPosition|rocketLocation~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N18
cyclonev_lcell_comb \rocketPosition|Add3~41 (
// Equation(s):
// \rocketPosition|Add3~41_sumout  = SUM(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~13_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~29_sumout )) ) + ( 
// \rocketPosition|Add3~30  ))
// \rocketPosition|Add3~42  = CARRY(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~13_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~29_sumout )) ) + ( 
// \rocketPosition|Add3~30  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(gnd),
	.datac(!\rocketPosition|Add0~29_sumout ),
	.datad(!\changeXPosition|moveNegative~q ),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation~13_combout ),
	.datag(gnd),
	.cin(\rocketPosition|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~41_sumout ),
	.cout(\rocketPosition|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~41 .extended_lut = "off";
defparam \rocketPosition|Add3~41 .lut_mask = 64'h0000FA50000000FF;
defparam \rocketPosition|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N21
cyclonev_lcell_comb \rocketPosition|Add3~57 (
// Equation(s):
// \rocketPosition|Add3~57_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~16_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~41_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~42  ))
// \rocketPosition|Add3~58  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~16_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~41_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~42  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~41_sumout ),
	.datad(!\rocketPosition|rocketLocation~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~57_sumout ),
	.cout(\rocketPosition|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~57 .extended_lut = "off";
defparam \rocketPosition|Add3~57 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N24
cyclonev_lcell_comb \rocketPosition|Add3~49 (
// Equation(s):
// \rocketPosition|Add3~49_sumout  = SUM(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~14_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~33_sumout )) ) + ( 
// \rocketPosition|Add3~58  ))
// \rocketPosition|Add3~50  = CARRY(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~14_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~33_sumout )) ) + ( 
// \rocketPosition|Add3~58  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\rocketPosition|Add0~33_sumout ),
	.datac(!\rocketPosition|rocketLocation~14_combout ),
	.datad(!\changeXPosition|moveNegative~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~49_sumout ),
	.cout(\rocketPosition|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~49 .extended_lut = "off";
defparam \rocketPosition|Add3~49 .lut_mask = 64'h0000E4E4000000FF;
defparam \rocketPosition|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N27
cyclonev_lcell_comb \rocketPosition|Add3~53 (
// Equation(s):
// \rocketPosition|Add3~53_sumout  = SUM(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~15_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~37_sumout )) ) + ( 
// \rocketPosition|Add3~50  ))
// \rocketPosition|Add3~54  = CARRY(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~15_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~37_sumout )) ) + ( 
// \rocketPosition|Add3~50  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(gnd),
	.datac(!\rocketPosition|Add0~37_sumout ),
	.datad(!\changeXPosition|moveNegative~q ),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation~15_combout ),
	.datag(gnd),
	.cin(\rocketPosition|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~53_sumout ),
	.cout(\rocketPosition|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~53 .extended_lut = "off";
defparam \rocketPosition|Add3~53 .lut_mask = 64'h0000FA50000000FF;
defparam \rocketPosition|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N30
cyclonev_lcell_comb \rocketPosition|Add3~21 (
// Equation(s):
// \rocketPosition|Add3~21_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~9_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~13_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~54  ))
// \rocketPosition|Add3~22  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~9_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~13_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~54  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~13_sumout ),
	.datad(!\rocketPosition|rocketLocation~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~21_sumout ),
	.cout(\rocketPosition|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~21 .extended_lut = "off";
defparam \rocketPosition|Add3~21 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N33
cyclonev_lcell_comb \rocketPosition|Add3~13 (
// Equation(s):
// \rocketPosition|Add3~13_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~7_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~5_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~22  ))
// \rocketPosition|Add3~14  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~7_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~5_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~22  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~5_sumout ),
	.datad(!\rocketPosition|rocketLocation~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~13_sumout ),
	.cout(\rocketPosition|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~13 .extended_lut = "off";
defparam \rocketPosition|Add3~13 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N36
cyclonev_lcell_comb \rocketPosition|Add3~25 (
// Equation(s):
// \rocketPosition|Add3~25_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~10_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~17_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~14  ))
// \rocketPosition|Add3~26  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~10_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~17_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~14  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~17_sumout ),
	.datad(!\rocketPosition|rocketLocation~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~25_sumout ),
	.cout(\rocketPosition|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~25 .extended_lut = "off";
defparam \rocketPosition|Add3~25 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N39
cyclonev_lcell_comb \rocketPosition|Add3~1 (
// Equation(s):
// \rocketPosition|Add3~1_sumout  = SUM(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~6_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~1_sumout )) ) + ( 
// \rocketPosition|Add3~26  ))
// \rocketPosition|Add3~2  = CARRY(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~6_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~1_sumout )) ) + ( 
// \rocketPosition|Add3~26  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation~6_combout ),
	.datag(gnd),
	.cin(\rocketPosition|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~1_sumout ),
	.cout(\rocketPosition|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~1 .extended_lut = "off";
defparam \rocketPosition|Add3~1 .lut_mask = 64'h0000FA5000003333;
defparam \rocketPosition|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N42
cyclonev_lcell_comb \rocketPosition|Add3~17 (
// Equation(s):
// \rocketPosition|Add3~17_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~8_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~9_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~2  ))
// \rocketPosition|Add3~18  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~8_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~9_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~2  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~9_sumout ),
	.datad(!\rocketPosition|rocketLocation~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~17_sumout ),
	.cout(\rocketPosition|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~17 .extended_lut = "off";
defparam \rocketPosition|Add3~17 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N45
cyclonev_lcell_comb \rocketPosition|Add3~33 (
// Equation(s):
// \rocketPosition|Add3~33_sumout  = SUM(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~11_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~21_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~18  ))
// \rocketPosition|Add3~34  = CARRY(( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~11_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~21_sumout )) ) + ( \changeXPosition|moveNegative~q  ) + ( 
// \rocketPosition|Add3~18  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~21_sumout ),
	.datad(!\rocketPosition|rocketLocation~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~33_sumout ),
	.cout(\rocketPosition|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~33 .extended_lut = "off";
defparam \rocketPosition|Add3~33 .lut_mask = 64'h0000CCCC000005AF;
defparam \rocketPosition|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N48
cyclonev_lcell_comb \rocketPosition|Add3~37 (
// Equation(s):
// \rocketPosition|Add3~37_sumout  = SUM(( \changeXPosition|moveNegative~q  ) + ( (!\changeYPosition|movePositive~q  & ((\rocketPosition|rocketLocation~12_combout ))) # (\changeYPosition|movePositive~q  & (\rocketPosition|Add0~25_sumout )) ) + ( 
// \rocketPosition|Add3~34  ))

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation~12_combout ),
	.datag(gnd),
	.cin(\rocketPosition|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~37 .extended_lut = "off";
defparam \rocketPosition|Add3~37 .lut_mask = 64'h0000FA5000003333;
defparam \rocketPosition|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N50
dffeas \rocketPosition|rocketLocation[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [16]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[16] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N36
cyclonev_lcell_comb \rocket|Equal0~2 (
// Equation(s):
// \rocket|Equal0~2_combout  = ( \rocketPosition|rocketLocation [12] & ( !\rocketPosition|rocketLocation [4] & ( (\rocketPosition|rocketLocation [5] & (!\rocketPosition|rocketLocation [16] & (\rocketPosition|rocketLocation [15] & 
// !\rocketPosition|rocketLocation [10]))) ) ) )

	.dataa(!\rocketPosition|rocketLocation [5]),
	.datab(!\rocketPosition|rocketLocation [16]),
	.datac(!\rocketPosition|rocketLocation [15]),
	.datad(!\rocketPosition|rocketLocation [10]),
	.datae(!\rocketPosition|rocketLocation [12]),
	.dataf(!\rocketPosition|rocketLocation [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal0~2 .extended_lut = "off";
defparam \rocket|Equal0~2 .lut_mask = 64'h0000040000000000;
defparam \rocket|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N45
cyclonev_lcell_comb \rocket|Equal0~3 (
// Equation(s):
// \rocket|Equal0~3_combout  = ( !\rocketPosition|rocketLocation [13] & ( (\rocketPosition|rocketLocation [6] & \rocketPosition|rocketLocation [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [6]),
	.datad(!\rocketPosition|rocketLocation [9]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal0~3 .extended_lut = "off";
defparam \rocket|Equal0~3 .lut_mask = 64'h000F000F00000000;
defparam \rocket|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N42
cyclonev_lcell_comb \rocket|Equal2~0 (
// Equation(s):
// \rocket|Equal2~0_combout  = ( \rocketPosition|rocketLocation [10] & ( (!\rocketPosition|rocketLocation [5] & (!\rocketPosition|rocketLocation [16] & (\rocketPosition|rocketLocation [15] & !\rocketPosition|rocketLocation [12]))) ) )

	.dataa(!\rocketPosition|rocketLocation [5]),
	.datab(!\rocketPosition|rocketLocation [16]),
	.datac(!\rocketPosition|rocketLocation [15]),
	.datad(!\rocketPosition|rocketLocation [12]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal2~0 .extended_lut = "off";
defparam \rocket|Equal2~0 .lut_mask = 64'h0000000008000800;
defparam \rocket|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N54
cyclonev_lcell_comb \rocket|crashed~0 (
// Equation(s):
// \rocket|crashed~0_combout  = ( \rocket|Equal0~3_combout  & ( \rocket|Equal2~0_combout  & ( (\rocket|Equal0~0_combout  & (\rocket|Equal0~1_combout  & ((\rocket|Equal0~2_combout ) # (\rocket|Equal2~1_combout )))) ) ) ) # ( !\rocket|Equal0~3_combout  & ( 
// \rocket|Equal2~0_combout  & ( (\rocket|Equal2~1_combout  & (\rocket|Equal0~0_combout  & \rocket|Equal0~1_combout )) ) ) ) # ( \rocket|Equal0~3_combout  & ( !\rocket|Equal2~0_combout  & ( (\rocket|Equal0~0_combout  & (\rocket|Equal0~1_combout  & 
// \rocket|Equal0~2_combout )) ) ) )

	.dataa(!\rocket|Equal2~1_combout ),
	.datab(!\rocket|Equal0~0_combout ),
	.datac(!\rocket|Equal0~1_combout ),
	.datad(!\rocket|Equal0~2_combout ),
	.datae(!\rocket|Equal0~3_combout ),
	.dataf(!\rocket|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|crashed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|crashed~0 .extended_lut = "off";
defparam \rocket|crashed~0 .lut_mask = 64'h0000000301010103;
defparam \rocket|crashed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N57
cyclonev_lcell_comb \rocket|always0~0 (
// Equation(s):
// \rocket|always0~0_combout  = ( \rocketPosition|rocketLocation [1] & ( \rocketPosition|rocketLocation [7] & ( (\rocketPosition|rocketLocation [9] & !\rocketPosition|rocketLocation [0]) ) ) ) # ( !\rocketPosition|rocketLocation [1] & ( 
// \rocketPosition|rocketLocation [7] & ( (\rocketPosition|rocketLocation [9] & \rocketPosition|rocketLocation [0]) ) ) )

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [9]),
	.datac(!\rocketPosition|rocketLocation [0]),
	.datad(gnd),
	.datae(!\rocketPosition|rocketLocation [1]),
	.dataf(!\rocketPosition|rocketLocation [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|always0~0 .extended_lut = "off";
defparam \rocket|always0~0 .lut_mask = 64'h0000000003033030;
defparam \rocket|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N6
cyclonev_lcell_comb \rocket|always0~1 (
// Equation(s):
// \rocket|always0~1_combout  = ( !\rocketPosition|rocketLocation [8] & ( (\rocketPosition|rocketLocation [6] & (\rocket|always0~0_combout  & \rocketPosition|rocketLocation [4])) ) )

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [6]),
	.datac(!\rocket|always0~0_combout ),
	.datad(!\rocketPosition|rocketLocation [4]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|always0~1 .extended_lut = "off";
defparam \rocket|always0~1 .lut_mask = 64'h0003000300000000;
defparam \rocket|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N18
cyclonev_lcell_comb \rocket|always0~2 (
// Equation(s):
// \rocket|always0~2_combout  = ( \rocketPosition|rocketLocation [13] & ( (!\rocketPosition|rocketLocation [14] & (!\rocketPosition|rocketLocation [3] & (!\rocketPosition|rocketLocation [11] & \rocketPosition|rocketLocation [2]))) ) )

	.dataa(!\rocketPosition|rocketLocation [14]),
	.datab(!\rocketPosition|rocketLocation [3]),
	.datac(!\rocketPosition|rocketLocation [11]),
	.datad(!\rocketPosition|rocketLocation [2]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|always0~2 .extended_lut = "off";
defparam \rocket|always0~2 .lut_mask = 64'h0000000000800080;
defparam \rocket|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N9
cyclonev_lcell_comb \rocket|Equal9~2 (
// Equation(s):
// \rocket|Equal9~2_combout  = ( !\rocketPosition|rocketLocation [7] & ( (!\rocketPosition|rocketLocation [9] & \rocketPosition|rocketLocation [1]) ) )

	.dataa(!\rocketPosition|rocketLocation [9]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal9~2 .extended_lut = "off";
defparam \rocket|Equal9~2 .lut_mask = 64'h0A0A0A0A00000000;
defparam \rocket|Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N21
cyclonev_lcell_comb \rocket|Equal9~1 (
// Equation(s):
// \rocket|Equal9~1_combout  = (!\rocketPosition|rocketLocation [6] & \rocketPosition|rocketLocation [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [6]),
	.datad(!\rocketPosition|rocketLocation [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal9~1 .extended_lut = "off";
defparam \rocket|Equal9~1 .lut_mask = 64'h00F000F000F000F0;
defparam \rocket|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N24
cyclonev_lcell_comb \rocket|crashed~1 (
// Equation(s):
// \rocket|crashed~1_combout  = ( \rocket|always0~0_combout  & ( \rocket|Equal0~2_combout  & ( (\rocket|Equal9~1_combout  & (((\rocket|Equal9~2_combout  & \rocket|Equal9~0_combout )) # (\rocket|always0~2_combout ))) ) ) ) # ( !\rocket|always0~0_combout  & ( 
// \rocket|Equal0~2_combout  & ( (\rocket|Equal9~2_combout  & (\rocket|Equal9~0_combout  & \rocket|Equal9~1_combout )) ) ) )

	.dataa(!\rocket|always0~2_combout ),
	.datab(!\rocket|Equal9~2_combout ),
	.datac(!\rocket|Equal9~0_combout ),
	.datad(!\rocket|Equal9~1_combout ),
	.datae(!\rocket|always0~0_combout ),
	.dataf(!\rocket|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|crashed~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|crashed~1 .extended_lut = "off";
defparam \rocket|crashed~1 .lut_mask = 64'h0000000000030057;
defparam \rocket|crashed~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N12
cyclonev_lcell_comb \rocket|crashed~2 (
// Equation(s):
// \rocket|crashed~2_combout  = ( !\rocket|crashed~1_combout  & ( (!\rocket|crashed~0_combout  & ((!\rocket|Equal9~0_combout ) # ((!\rocket|Equal2~0_combout ) # (!\rocket|always0~1_combout )))) ) )

	.dataa(!\rocket|Equal9~0_combout ),
	.datab(!\rocket|crashed~0_combout ),
	.datac(!\rocket|Equal2~0_combout ),
	.datad(!\rocket|always0~1_combout ),
	.datae(gnd),
	.dataf(!\rocket|crashed~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|crashed~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|crashed~2 .extended_lut = "off";
defparam \rocket|crashed~2 .lut_mask = 64'hCCC8CCC800000000;
defparam \rocket|crashed~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N39
cyclonev_lcell_comb \edgeFSM|Add0~13 (
// Equation(s):
// \edgeFSM|Add0~13_sumout  = SUM(( \rocketPosition|rocketLocation [13] ) + ( GND ) + ( \edgeFSM|Add0~66  ))
// \edgeFSM|Add0~14  = CARRY(( \rocketPosition|rocketLocation [13] ) + ( GND ) + ( \edgeFSM|Add0~66  ))

	.dataa(!\rocketPosition|rocketLocation [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~13_sumout ),
	.cout(\edgeFSM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~13 .extended_lut = "off";
defparam \edgeFSM|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \edgeFSM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N42
cyclonev_lcell_comb \edgeFSM|Add0~9 (
// Equation(s):
// \edgeFSM|Add0~9_sumout  = SUM(( \rocketPosition|rocketLocation [14] ) + ( GND ) + ( \edgeFSM|Add0~14  ))
// \edgeFSM|Add0~10  = CARRY(( \rocketPosition|rocketLocation [14] ) + ( GND ) + ( \edgeFSM|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~9_sumout ),
	.cout(\edgeFSM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~9 .extended_lut = "off";
defparam \edgeFSM|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N45
cyclonev_lcell_comb \edgeFSM|Add0~5 (
// Equation(s):
// \edgeFSM|Add0~5_sumout  = SUM(( \rocketPosition|rocketLocation [15] ) + ( GND ) + ( \edgeFSM|Add0~10  ))
// \edgeFSM|Add0~6  = CARRY(( \rocketPosition|rocketLocation [15] ) + ( GND ) + ( \edgeFSM|Add0~10  ))

	.dataa(!\rocketPosition|rocketLocation [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~5_sumout ),
	.cout(\edgeFSM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~5 .extended_lut = "off";
defparam \edgeFSM|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \edgeFSM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N48
cyclonev_lcell_comb \edgeFSM|Add0~1 (
// Equation(s):
// \edgeFSM|Add0~1_sumout  = SUM(( \rocketPosition|rocketLocation [16] ) + ( GND ) + ( \edgeFSM|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~1 .extended_lut = "off";
defparam \edgeFSM|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N49
dffeas \edgeFSM|address[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [16]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[16] .is_wysiwyg = "true";
defparam \edgeFSM|address[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y54_N43
dffeas \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|address [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N54
cyclonev_lcell_comb \rocketPosition|rocketLocation[2]~0 (
// Equation(s):
// \rocketPosition|rocketLocation[2]~0_combout  = ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\KEY[0]~input_o ) # ((!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & 
// \rocket|crashed~2_combout )) ) ) # ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\KEY[0]~input_o ) # ((!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & \rocket|crashed~2_combout ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.datad(!\rocket|crashed~2_combout ),
	.datae(gnd),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation[2]~0 .extended_lut = "off";
defparam \rocketPosition|rocketLocation[2]~0 .lut_mask = 64'hAAEAAAEAAAFAAAFA;
defparam \rocketPosition|rocketLocation[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N2
dffeas \rocketPosition|rocketLocation[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [0]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[0] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N3
cyclonev_lcell_comb \rocketPosition|Add3~61 (
// Equation(s):
// \rocketPosition|Add3~61_sumout  = SUM(( \rocketPosition|rocketLocation [1] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~66  ))
// \rocketPosition|Add3~62  = CARRY(( \rocketPosition|rocketLocation [1] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~66  ))

	.dataa(gnd),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(gnd),
	.datad(!\rocketPosition|rocketLocation [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~61_sumout ),
	.cout(\rocketPosition|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~61 .extended_lut = "off";
defparam \rocketPosition|Add3~61 .lut_mask = 64'h0000CCCC000000FF;
defparam \rocketPosition|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N5
dffeas \rocketPosition|rocketLocation[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [1]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[1] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N6
cyclonev_lcell_comb \rocketPosition|Add3~5 (
// Equation(s):
// \rocketPosition|Add3~5_sumout  = SUM(( \rocketPosition|rocketLocation [2] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~62  ))
// \rocketPosition|Add3~6  = CARRY(( \rocketPosition|rocketLocation [2] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~62  ))

	.dataa(gnd),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(gnd),
	.datad(!\rocketPosition|rocketLocation [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~5_sumout ),
	.cout(\rocketPosition|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~5 .extended_lut = "off";
defparam \rocketPosition|Add3~5 .lut_mask = 64'h0000CCCC000000FF;
defparam \rocketPosition|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N57
cyclonev_lcell_comb \rocketPosition|rocketLocation~1 (
// Equation(s):
// \rocketPosition|rocketLocation~1_combout  = ( \rocketPosition|Add3~5_sumout  ) # ( !\rocketPosition|Add3~5_sumout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add3~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~1 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~1 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \rocketPosition|rocketLocation~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N59
dffeas \rocketPosition|rocketLocation[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|rocketLocation~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [2]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[2] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N9
cyclonev_lcell_comb \rocketPosition|Add3~9 (
// Equation(s):
// \rocketPosition|Add3~9_sumout  = SUM(( \rocketPosition|rocketLocation [3] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~6  ))
// \rocketPosition|Add3~10  = CARRY(( \rocketPosition|rocketLocation [3] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~6  ))

	.dataa(!\rocketPosition|rocketLocation [3]),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~9_sumout ),
	.cout(\rocketPosition|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~9 .extended_lut = "off";
defparam \rocketPosition|Add3~9 .lut_mask = 64'h0000CCCC00005555;
defparam \rocketPosition|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N30
cyclonev_lcell_comb \rocketPosition|rocketLocation~2 (
// Equation(s):
// \rocketPosition|rocketLocation~2_combout  = ( \rocketPosition|Add3~9_sumout  ) # ( !\rocketPosition|Add3~9_sumout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\rocketPosition|Add3~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~2 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~2 .lut_mask = 64'hFF00FF00FFFFFFFF;
defparam \rocketPosition|rocketLocation~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y50_N32
dffeas \rocketPosition|rocketLocation[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|rocketLocation~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [3]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[3] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N12
cyclonev_lcell_comb \rocketPosition|Add3~45 (
// Equation(s):
// \rocketPosition|Add3~45_sumout  = SUM(( \rocketPosition|rocketLocation [4] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~10  ))
// \rocketPosition|Add3~46  = CARRY(( \rocketPosition|rocketLocation [4] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~10  ))

	.dataa(gnd),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(gnd),
	.datad(!\rocketPosition|rocketLocation [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~45_sumout ),
	.cout(\rocketPosition|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~45 .extended_lut = "off";
defparam \rocketPosition|Add3~45 .lut_mask = 64'h0000CCCC000000FF;
defparam \rocketPosition|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N48
cyclonev_lcell_comb \rocketPosition|rocketLocation~5 (
// Equation(s):
// \rocketPosition|rocketLocation~5_combout  = ( \rocketPosition|Add3~45_sumout  ) # ( !\rocketPosition|Add3~45_sumout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\rocketPosition|Add3~45_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~5 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~5 .lut_mask = 64'hF0F0FFFFF0F0FFFF;
defparam \rocketPosition|rocketLocation~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y50_N50
dffeas \rocketPosition|rocketLocation[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|rocketLocation~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [4]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[4] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y50_N15
cyclonev_lcell_comb \rocketPosition|Add3~29 (
// Equation(s):
// \rocketPosition|Add3~29_sumout  = SUM(( \rocketPosition|rocketLocation [5] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~46  ))
// \rocketPosition|Add3~30  = CARRY(( \rocketPosition|rocketLocation [5] ) + ( \changeXPosition|moveNegative~q  ) + ( \rocketPosition|Add3~46  ))

	.dataa(gnd),
	.datab(!\changeXPosition|moveNegative~q ),
	.datac(!\rocketPosition|rocketLocation [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add3~29_sumout ),
	.cout(\rocketPosition|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add3~29 .extended_lut = "off";
defparam \rocketPosition|Add3~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \rocketPosition|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N17
dffeas \rocketPosition|rocketLocation[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [5]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[5] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y50_N20
dffeas \rocketPosition|rocketLocation[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [6]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[6] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N3
cyclonev_lcell_comb \rocketPosition|Add0~41 (
// Equation(s):
// \rocketPosition|Add0~41_sumout  = SUM(( \rocketPosition|rocketLocation [7] ) + ( VCC ) + ( \rocketPosition|Add0~30  ))
// \rocketPosition|Add0~42  = CARRY(( \rocketPosition|rocketLocation [7] ) + ( VCC ) + ( \rocketPosition|Add0~30  ))

	.dataa(!\rocketPosition|rocketLocation [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~41_sumout ),
	.cout(\rocketPosition|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~41 .extended_lut = "off";
defparam \rocketPosition|Add0~41 .lut_mask = 64'h0000000000005555;
defparam \rocketPosition|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N23
dffeas \rocketPosition|rocketLocation[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [7]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[7] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N6
cyclonev_lcell_comb \rocketPosition|Add0~33 (
// Equation(s):
// \rocketPosition|Add0~33_sumout  = SUM(( \rocketPosition|rocketLocation [8] ) + ( GND ) + ( \rocketPosition|Add0~42  ))
// \rocketPosition|Add0~34  = CARRY(( \rocketPosition|rocketLocation [8] ) + ( GND ) + ( \rocketPosition|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~33_sumout ),
	.cout(\rocketPosition|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~33 .extended_lut = "off";
defparam \rocketPosition|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \rocketPosition|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N26
dffeas \rocketPosition|rocketLocation[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [8]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[8] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N9
cyclonev_lcell_comb \rocketPosition|Add0~37 (
// Equation(s):
// \rocketPosition|Add0~37_sumout  = SUM(( \rocketPosition|rocketLocation [9] ) + ( VCC ) + ( \rocketPosition|Add0~34  ))
// \rocketPosition|Add0~38  = CARRY(( \rocketPosition|rocketLocation [9] ) + ( VCC ) + ( \rocketPosition|Add0~34  ))

	.dataa(!\rocketPosition|rocketLocation [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~37_sumout ),
	.cout(\rocketPosition|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~37 .extended_lut = "off";
defparam \rocketPosition|Add0~37 .lut_mask = 64'h0000000000005555;
defparam \rocketPosition|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N29
dffeas \rocketPosition|rocketLocation[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [9]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[9] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N12
cyclonev_lcell_comb \rocketPosition|Add0~13 (
// Equation(s):
// \rocketPosition|Add0~13_sumout  = SUM(( \rocketPosition|rocketLocation [10] ) + ( VCC ) + ( \rocketPosition|Add0~38  ))
// \rocketPosition|Add0~14  = CARRY(( \rocketPosition|rocketLocation [10] ) + ( VCC ) + ( \rocketPosition|Add0~38  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~13_sumout ),
	.cout(\rocketPosition|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~13 .extended_lut = "off";
defparam \rocketPosition|Add0~13 .lut_mask = 64'h0000000000003333;
defparam \rocketPosition|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N6
cyclonev_lcell_comb \rocketPosition|rocketLocation~3 (
// Equation(s):
// \rocketPosition|rocketLocation~3_combout  = ( \rocketPosition|Add3~21_sumout  ) # ( !\rocketPosition|Add3~21_sumout  & ( !\KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~3 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~3 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \rocketPosition|rocketLocation~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y50_N8
dffeas \rocketPosition|rocketLocation[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|rocketLocation~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [10]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[10] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N15
cyclonev_lcell_comb \rocketPosition|Add0~5 (
// Equation(s):
// \rocketPosition|Add0~5_sumout  = SUM(( \rocketPosition|rocketLocation [11] ) + ( VCC ) + ( \rocketPosition|Add0~14  ))
// \rocketPosition|Add0~6  = CARRY(( \rocketPosition|rocketLocation [11] ) + ( VCC ) + ( \rocketPosition|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~5_sumout ),
	.cout(\rocketPosition|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~5 .extended_lut = "off";
defparam \rocketPosition|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \rocketPosition|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N35
dffeas \rocketPosition|rocketLocation[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [11]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[11] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y50_N24
cyclonev_lcell_comb \rocketPosition|Add0~9 (
// Equation(s):
// \rocketPosition|Add0~9_sumout  = SUM(( \rocketPosition|rocketLocation [14] ) + ( VCC ) + ( \rocketPosition|Add0~2  ))
// \rocketPosition|Add0~10  = CARRY(( \rocketPosition|rocketLocation [14] ) + ( VCC ) + ( \rocketPosition|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\rocketPosition|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\rocketPosition|Add0~9_sumout ),
	.cout(\rocketPosition|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|Add0~9 .extended_lut = "off";
defparam \rocketPosition|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \rocketPosition|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y50_N44
dffeas \rocketPosition|rocketLocation[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [14]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[14] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y50_N47
dffeas \rocketPosition|rocketLocation[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [15]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[15] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N46
dffeas \edgeFSM|address[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[15] .is_wysiwyg = "true";
defparam \edgeFSM|address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N51
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = ( \edgeFSM|address [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y54_N53
dffeas \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N43
dffeas \edgeFSM|address[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[14] .is_wysiwyg = "true";
defparam \edgeFSM|address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y54_N49
dffeas \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|address [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N0
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( !\edgeFSM|address [14] & ( !\edgeFSM|address [15] & ( (\edgeFSM|address [16] & !\edgeFSM|address [13]) ) ) )

	.dataa(!\edgeFSM|address [16]),
	.datab(gnd),
	.datac(!\edgeFSM|address [13]),
	.datad(gnd),
	.datae(!\edgeFSM|address [14]),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h5050000000000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y48_N5
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_12 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N2
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_12 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N58
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_12 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N53
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_12 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N50
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_13 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N2
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_13 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N41
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_13 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N38
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_13 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N29
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_14 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_14 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N8
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_14 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_14 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N59
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_14 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_14 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N56
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_14 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_14 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N23
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_15 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N44
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_15~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_15 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N14
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_15~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_15 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N3
cyclonev_lcell_comb \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder_combout  = \edgeFSM|EVC|nextState.EDGE_VALUE_15~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|nextState.EDGE_VALUE_15~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y46_N5
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.EDGE_VALUE_15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_15 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N26
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_15~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_16 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N10
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_16~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_16 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N32
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_16~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_16 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N34
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_16~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_16 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_16 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N18
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder_combout  = ( \edgeFSM|EVC|currentState.EDGE_VALUE_16~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.EDGE_VALUE_16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y46_N19
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_17~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_17 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N45
cyclonev_lcell_comb \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder_combout  = ( \edgeFSM|EVC|nextState.READ_ADDRESS_17~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|nextState.READ_ADDRESS_17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y46_N47
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.READ_ADDRESS_17~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_17 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y46_N16
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_17~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_17 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N34
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_17~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_17 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N6
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder_combout  = ( \edgeFSM|EVC|currentState.EDGE_VALUE_17~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.EDGE_VALUE_17~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N8
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_18~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_18 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N47
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_18~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_18 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N44
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_18~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_18 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N27
cyclonev_lcell_comb \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder_combout  = \edgeFSM|EVC|nextState.EDGE_VALUE_18~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|nextState.EDGE_VALUE_18~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N29
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.EDGE_VALUE_18~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_18 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N26
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_18~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_19 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N2
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_19 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N40
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_19 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N38
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_19 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N59
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_20 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_20 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N49
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_20~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_20 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_20 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N53
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_20~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_20 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_20 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N32
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_20~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_20 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_20 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N34
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_20~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_21 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N12
cyclonev_lcell_comb \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder_combout  = ( \edgeFSM|EVC|nextState.READ_ADDRESS_21~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|nextState.READ_ADDRESS_21~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N14
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.READ_ADDRESS_21~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_21 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N15
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder_combout  = \edgeFSM|EVC|currentState.READ_ADDRESS_21~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_21~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N17
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_21~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_21 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_21 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N5
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_21~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_21 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_21 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N55
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_21~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_22 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N32
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_22~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_22 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N5
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_22~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_22 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N2
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_22~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_22 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_22 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N7
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_22~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_23 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N14
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_23 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N23
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_23 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N20
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_23 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N53
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_24 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N17
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_24 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N47
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_24 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N44
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_24 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N38
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_25 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_25 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N41
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_25 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N24
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder_combout  = ( \edgeFSM|EVC|currentState.READ_ADDRESS_25~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_25~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N26
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_25~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_25 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_25 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N35
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_25 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_25 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N41
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_26 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_26 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N38
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_26 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_26 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N47
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_26 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_26 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N44
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_26 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_26 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N14
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_27 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N59
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_27 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N56
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_27 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N5
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_27 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N1
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_28 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N9
cyclonev_lcell_comb \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder_combout  = ( \edgeFSM|EVC|nextState.READ_ADDRESS_28~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|nextState.READ_ADDRESS_28~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y47_N11
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.READ_ADDRESS_28~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_28 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_28 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N20
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_28~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_28 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_28 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y47_N22
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_28~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_28 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N45
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_1~0 (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_1~0_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_28~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.EDGE_VALUE_28~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_1~0 .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N47
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_1 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N8
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_1 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N21
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_1~0 (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_1~0_combout  = ( !\edgeFSM|EVC|currentState.READ_ADDRESS_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_1~0 .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_1~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N23
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_1 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N13
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_1 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N54
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder_combout  = ( \edgeFSM|EVC|currentState.EDGE_VALUE_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.EDGE_VALUE_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N56
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_2 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N23
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_2 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N52
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_2 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N28
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_2 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N46
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_3 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N8
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_3 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N44
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_3 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N11
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_3 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N29
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_4 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N26
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_4 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N15
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder_combout  = ( \edgeFSM|EVC|currentState.READ_ADDRESS_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N16
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_4 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y48_N11
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_4 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N29
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_5 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N32
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_5 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N18
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder_combout  = \edgeFSM|EVC|currentState.READ_ADDRESS_5~q 

	.dataa(gnd),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_5~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder .lut_mask = 64'h3333333333333333;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N20
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_5 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N8
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_5 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y50_N59
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_6 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y50_N35
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_6 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y50_N40
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_6 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N12
cyclonev_lcell_comb \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder_combout  = ( \edgeFSM|EVC|nextState.EDGE_VALUE_6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|nextState.EDGE_VALUE_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N14
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.EDGE_VALUE_6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_6 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N27
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder_combout  = ( \edgeFSM|EVC|currentState.EDGE_VALUE_6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.EDGE_VALUE_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y48_N29
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_7 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N17
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_7 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N23
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_7 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N53
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_7 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N29
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_8 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N41
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_8 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N38
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_8 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N59
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_8 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N56
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_9 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N17
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_9 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N11
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_9 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N53
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_9 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N19
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.EDGE_VALUE_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_10 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N44
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.READ_ADDRESS_10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_10 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N30
cyclonev_lcell_comb \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder_combout  = \edgeFSM|EVC|currentState.READ_ADDRESS_10~q 

	.dataa(gnd),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_10~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder .lut_mask = 64'h3333333333333333;
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N32
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.EDGE_VALUE_10~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_10 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_10 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N35
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_10 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_10 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N24
cyclonev_lcell_comb \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder (
// Equation(s):
// \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder_combout  = \edgeFSM|EVC|currentState.EDGE_VALUE_10~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|currentState.EDGE_VALUE_10~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N26
dffeas \edgeFSM|EVC|nextState.READ_ADDRESS_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|nextState.READ_ADDRESS_11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.READ_ADDRESS_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_11 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.READ_ADDRESS_11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N48
cyclonev_lcell_comb \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder (
// Equation(s):
// \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder_combout  = \edgeFSM|EVC|nextState.READ_ADDRESS_11~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|nextState.READ_ADDRESS_11~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder .extended_lut = "off";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y47_N50
dffeas \edgeFSM|EVC|currentState.READ_ADDRESS_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|currentState.READ_ADDRESS_11~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.READ_ADDRESS_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_11 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.READ_ADDRESS_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N2
dffeas \edgeFSM|EVC|nextState.EDGE_VALUE_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|currentState.READ_ADDRESS_11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|nextState.EDGE_VALUE_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_11 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|nextState.EDGE_VALUE_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y47_N5
dffeas \edgeFSM|EVC|currentState.EDGE_VALUE_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|EVC|nextState.EDGE_VALUE_11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|currentState.EDGE_VALUE_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_11 .is_wysiwyg = "true";
defparam \edgeFSM|EVC|currentState.EDGE_VALUE_11 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y47_N12
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~0 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~0_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_1~q  & ( \edgeFSM|EVC|currentState.READ_ADDRESS_1~q  & ( (!\edgeFSM|EVC|currentState.EDGE_VALUE_9~q  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_9~q  & 
// !\edgeFSM|EVC|currentState.READ_ADDRESS_11~q )) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.EDGE_VALUE_9~q ),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_9~q ),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_11~q ),
	.datad(gnd),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_1~q ),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~0 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~0 .lut_mask = 64'h0000000080800000;
defparam \edgeFSM|EVC|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y47_N36
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~2 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~2_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_19~q  & ( (!\edgeFSM|EVC|currentState.READ_ADDRESS_19~q  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_21~q  & !\edgeFSM|EVC|currentState.EDGE_VALUE_21~q )) ) )

	.dataa(!\edgeFSM|EVC|currentState.READ_ADDRESS_19~q ),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_21~q ),
	.datac(!\edgeFSM|EVC|currentState.EDGE_VALUE_21~q ),
	.datad(gnd),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_19~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~2 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~2 .lut_mask = 64'h8080000080800000;
defparam \edgeFSM|EVC|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y46_N36
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~1 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~1_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_13~q  & ( (!\edgeFSM|EVC|currentState.EDGE_VALUE_15~q  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_17~q  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_13~q  & 
// !\edgeFSM|EVC|currentState.READ_ADDRESS_15~q ))) ) )

	.dataa(!\edgeFSM|EVC|currentState.EDGE_VALUE_15~q ),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_17~q ),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_13~q ),
	.datad(!\edgeFSM|EVC|currentState.READ_ADDRESS_15~q ),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_13~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~1 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~1 .lut_mask = 64'h8000000080000000;
defparam \edgeFSM|EVC|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N33
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~3 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~3_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_17~q  & ( \edgeFSM|EVC|WideOr1~1_combout  & ( (!\edgeFSM|EVC|currentState.EDGE_VALUE_11~q  & (\edgeFSM|EVC|WideOr1~0_combout  & \edgeFSM|EVC|WideOr1~2_combout )) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.EDGE_VALUE_11~q ),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|WideOr1~0_combout ),
	.datad(!\edgeFSM|EVC|WideOr1~2_combout ),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_17~q ),
	.dataf(!\edgeFSM|EVC|WideOr1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~3 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~3 .lut_mask = 64'h00000000000A0000;
defparam \edgeFSM|EVC|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N51
cyclonev_lcell_comb \edgeFSM|EVC|WideOr3~0 (
// Equation(s):
// \edgeFSM|EVC|WideOr3~0_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_7~q  & ( !\edgeFSM|EVC|currentState.READ_ADDRESS_7~q  & ( (!\edgeFSM|EVC|currentState.EDGE_VALUE_27~q  & !\edgeFSM|EVC|currentState.READ_ADDRESS_27~q ) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.EDGE_VALUE_27~q ),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_27~q ),
	.datad(gnd),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_7~q ),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr3~0 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr3~0 .lut_mask = 64'hA0A0000000000000;
defparam \edgeFSM|EVC|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y48_N9
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~4 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~4_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_3~q  & ( !\edgeFSM|EVC|currentState.READ_ADDRESS_3~q  & ( (!\edgeFSM|EVC|currentState.EDGE_VALUE_23~q  & !\edgeFSM|EVC|currentState.READ_ADDRESS_23~q ) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.EDGE_VALUE_23~q ),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_23~q ),
	.datad(gnd),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_3~q ),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~4 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~4 .lut_mask = 64'hA0A0000000000000;
defparam \edgeFSM|EVC|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y48_N6
cyclonev_lcell_comb \edgeFSM|EVC|WideOr2~0 (
// Equation(s):
// \edgeFSM|EVC|WideOr2~0_combout  = ( !\edgeFSM|EVC|currentState.EDGE_VALUE_5~q  & ( !\edgeFSM|EVC|currentState.READ_ADDRESS_5~q  & ( (!\edgeFSM|EVC|currentState.READ_ADDRESS_25~q  & !\edgeFSM|EVC|currentState.EDGE_VALUE_25~q ) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.READ_ADDRESS_25~q ),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|currentState.EDGE_VALUE_25~q ),
	.datad(gnd),
	.datae(!\edgeFSM|EVC|currentState.EDGE_VALUE_5~q ),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr2~0 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr2~0 .lut_mask = 64'hA0A0000000000000;
defparam \edgeFSM|EVC|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N24
cyclonev_lcell_comb \edgeFSM|EVC|WideOr3 (
// Equation(s):
// \edgeFSM|EVC|WideOr3~combout  = ( \edgeFSM|EVC|WideOr2~0_combout  & ( (\edgeFSM|EVC|WideOr1~3_combout  & (\edgeFSM|EVC|WideOr3~0_combout  & \edgeFSM|EVC|WideOr1~4_combout )) ) )

	.dataa(!\edgeFSM|EVC|WideOr1~3_combout ),
	.datab(gnd),
	.datac(!\edgeFSM|EVC|WideOr3~0_combout ),
	.datad(!\edgeFSM|EVC|WideOr1~4_combout ),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr3~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr3 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr3 .lut_mask = 64'h0000000000050005;
defparam \edgeFSM|EVC|WideOr3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N25
dffeas \edgeFSM|EVC|relativePositionValue[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|WideOr3~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|relativePositionValue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|relativePositionValue[0] .is_wysiwyg = "true";
defparam \edgeFSM|EVC|relativePositionValue[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N0
cyclonev_lcell_comb \edgeFSM|Add0~17 (
// Equation(s):
// \edgeFSM|Add0~17_sumout  = SUM(( \rocketPosition|rocketLocation [0] ) + ( \edgeFSM|EVC|relativePositionValue [0] ) + ( !VCC ))
// \edgeFSM|Add0~18  = CARRY(( \rocketPosition|rocketLocation [0] ) + ( \edgeFSM|EVC|relativePositionValue [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|relativePositionValue [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~17_sumout ),
	.cout(\edgeFSM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~17 .extended_lut = "off";
defparam \edgeFSM|Add0~17 .lut_mask = 64'h0000FF0000003333;
defparam \edgeFSM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N1
dffeas \edgeFSM|address[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[0] .is_wysiwyg = "true";
defparam \edgeFSM|address[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N27
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1~5 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~5_combout  = ( !\edgeFSM|EVC|currentState.READ_ADDRESS_22~q  & ( (\edgeFSM|EVC|WideOr1~3_combout  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_2~q  & (!\edgeFSM|EVC|currentState.EDGE_VALUE_22~q  & 
// !\edgeFSM|EVC|currentState.EDGE_VALUE_2~q ))) ) )

	.dataa(!\edgeFSM|EVC|WideOr1~3_combout ),
	.datab(!\edgeFSM|EVC|currentState.READ_ADDRESS_2~q ),
	.datac(!\edgeFSM|EVC|currentState.EDGE_VALUE_22~q ),
	.datad(!\edgeFSM|EVC|currentState.EDGE_VALUE_2~q ),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_22~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1~5 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1~5 .lut_mask = 64'h4000400000000000;
defparam \edgeFSM|EVC|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N18
cyclonev_lcell_comb \edgeFSM|EVC|WideOr2 (
// Equation(s):
// \edgeFSM|EVC|WideOr2~combout  = ( \edgeFSM|EVC|WideOr1~5_combout  & ( \edgeFSM|EVC|WideOr2~0_combout  & ( (!\edgeFSM|EVC|currentState.READ_ADDRESS_26~q  & (!\edgeFSM|EVC|currentState.EDGE_VALUE_6~q  & (!\edgeFSM|EVC|currentState.READ_ADDRESS_6~q  & 
// !\edgeFSM|EVC|currentState.EDGE_VALUE_26~q ))) ) ) )

	.dataa(!\edgeFSM|EVC|currentState.READ_ADDRESS_26~q ),
	.datab(!\edgeFSM|EVC|currentState.EDGE_VALUE_6~q ),
	.datac(!\edgeFSM|EVC|currentState.READ_ADDRESS_6~q ),
	.datad(!\edgeFSM|EVC|currentState.EDGE_VALUE_26~q ),
	.datae(!\edgeFSM|EVC|WideOr1~5_combout ),
	.dataf(!\edgeFSM|EVC|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr2 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr2 .lut_mask = 64'h0000000000008000;
defparam \edgeFSM|EVC|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N19
dffeas \edgeFSM|EVC|relativePositionValue[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|WideOr2~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|relativePositionValue [1]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|relativePositionValue[1] .is_wysiwyg = "true";
defparam \edgeFSM|EVC|relativePositionValue[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N3
cyclonev_lcell_comb \edgeFSM|Add0~21 (
// Equation(s):
// \edgeFSM|Add0~21_sumout  = SUM(( \edgeFSM|EVC|relativePositionValue [1] ) + ( \rocketPosition|rocketLocation [1] ) + ( \edgeFSM|Add0~18  ))
// \edgeFSM|Add0~22  = CARRY(( \edgeFSM|EVC|relativePositionValue [1] ) + ( \rocketPosition|rocketLocation [1] ) + ( \edgeFSM|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [1]),
	.datad(!\edgeFSM|EVC|relativePositionValue [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~21_sumout ),
	.cout(\edgeFSM|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~21 .extended_lut = "off";
defparam \edgeFSM|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \edgeFSM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N4
dffeas \edgeFSM|address[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[1] .is_wysiwyg = "true";
defparam \edgeFSM|address[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y48_N48
cyclonev_lcell_comb \edgeFSM|EVC|WideOr1 (
// Equation(s):
// \edgeFSM|EVC|WideOr1~combout  = ( !\edgeFSM|EVC|currentState.READ_ADDRESS_24~q  & ( !\edgeFSM|EVC|currentState.READ_ADDRESS_4~q  & ( (\edgeFSM|EVC|WideOr1~5_combout  & (!\edgeFSM|EVC|currentState.EDGE_VALUE_4~q  & (\edgeFSM|EVC|WideOr1~4_combout  & 
// !\edgeFSM|EVC|currentState.EDGE_VALUE_24~q ))) ) ) )

	.dataa(!\edgeFSM|EVC|WideOr1~5_combout ),
	.datab(!\edgeFSM|EVC|currentState.EDGE_VALUE_4~q ),
	.datac(!\edgeFSM|EVC|WideOr1~4_combout ),
	.datad(!\edgeFSM|EVC|currentState.EDGE_VALUE_24~q ),
	.datae(!\edgeFSM|EVC|currentState.READ_ADDRESS_24~q ),
	.dataf(!\edgeFSM|EVC|currentState.READ_ADDRESS_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|EVC|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|EVC|WideOr1 .extended_lut = "off";
defparam \edgeFSM|EVC|WideOr1 .lut_mask = 64'h0400000000000000;
defparam \edgeFSM|EVC|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y48_N49
dffeas \edgeFSM|EVC|relativePositionValue[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|EVC|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|EVC|relativePositionValue [2]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|EVC|relativePositionValue[2] .is_wysiwyg = "true";
defparam \edgeFSM|EVC|relativePositionValue[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N6
cyclonev_lcell_comb \edgeFSM|Add0~25 (
// Equation(s):
// \edgeFSM|Add0~25_sumout  = SUM(( \rocketPosition|rocketLocation [2] ) + ( \edgeFSM|EVC|relativePositionValue [2] ) + ( \edgeFSM|Add0~22  ))
// \edgeFSM|Add0~26  = CARRY(( \rocketPosition|rocketLocation [2] ) + ( \edgeFSM|EVC|relativePositionValue [2] ) + ( \edgeFSM|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|EVC|relativePositionValue [2]),
	.datag(gnd),
	.cin(\edgeFSM|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~25_sumout ),
	.cout(\edgeFSM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~25 .extended_lut = "off";
defparam \edgeFSM|Add0~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \edgeFSM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N7
dffeas \edgeFSM|address[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[2] .is_wysiwyg = "true";
defparam \edgeFSM|address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N9
cyclonev_lcell_comb \edgeFSM|Add0~29 (
// Equation(s):
// \edgeFSM|Add0~29_sumout  = SUM(( \rocketPosition|rocketLocation [3] ) + ( GND ) + ( \edgeFSM|Add0~26  ))
// \edgeFSM|Add0~30  = CARRY(( \rocketPosition|rocketLocation [3] ) + ( GND ) + ( \edgeFSM|Add0~26  ))

	.dataa(!\rocketPosition|rocketLocation [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~29_sumout ),
	.cout(\edgeFSM|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~29 .extended_lut = "off";
defparam \edgeFSM|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \edgeFSM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N10
dffeas \edgeFSM|address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[3] .is_wysiwyg = "true";
defparam \edgeFSM|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N12
cyclonev_lcell_comb \edgeFSM|Add0~33 (
// Equation(s):
// \edgeFSM|Add0~33_sumout  = SUM(( \rocketPosition|rocketLocation [4] ) + ( GND ) + ( \edgeFSM|Add0~30  ))
// \edgeFSM|Add0~34  = CARRY(( \rocketPosition|rocketLocation [4] ) + ( GND ) + ( \edgeFSM|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~33_sumout ),
	.cout(\edgeFSM|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~33 .extended_lut = "off";
defparam \edgeFSM|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N13
dffeas \edgeFSM|address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[4] .is_wysiwyg = "true";
defparam \edgeFSM|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N15
cyclonev_lcell_comb \edgeFSM|Add0~37 (
// Equation(s):
// \edgeFSM|Add0~37_sumout  = SUM(( \rocketPosition|rocketLocation [5] ) + ( GND ) + ( \edgeFSM|Add0~34  ))
// \edgeFSM|Add0~38  = CARRY(( \rocketPosition|rocketLocation [5] ) + ( GND ) + ( \edgeFSM|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~37_sumout ),
	.cout(\edgeFSM|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~37 .extended_lut = "off";
defparam \edgeFSM|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N16
dffeas \edgeFSM|address[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[5] .is_wysiwyg = "true";
defparam \edgeFSM|address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N18
cyclonev_lcell_comb \edgeFSM|Add0~41 (
// Equation(s):
// \edgeFSM|Add0~41_sumout  = SUM(( \rocketPosition|rocketLocation [6] ) + ( GND ) + ( \edgeFSM|Add0~38  ))
// \edgeFSM|Add0~42  = CARRY(( \rocketPosition|rocketLocation [6] ) + ( GND ) + ( \edgeFSM|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~41_sumout ),
	.cout(\edgeFSM|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~41 .extended_lut = "off";
defparam \edgeFSM|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N19
dffeas \edgeFSM|address[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[6] .is_wysiwyg = "true";
defparam \edgeFSM|address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N21
cyclonev_lcell_comb \edgeFSM|Add0~45 (
// Equation(s):
// \edgeFSM|Add0~45_sumout  = SUM(( \rocketPosition|rocketLocation [7] ) + ( GND ) + ( \edgeFSM|Add0~42  ))
// \edgeFSM|Add0~46  = CARRY(( \rocketPosition|rocketLocation [7] ) + ( GND ) + ( \edgeFSM|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~45_sumout ),
	.cout(\edgeFSM|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~45 .extended_lut = "off";
defparam \edgeFSM|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N22
dffeas \edgeFSM|address[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[7] .is_wysiwyg = "true";
defparam \edgeFSM|address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N24
cyclonev_lcell_comb \edgeFSM|Add0~49 (
// Equation(s):
// \edgeFSM|Add0~49_sumout  = SUM(( \rocketPosition|rocketLocation [8] ) + ( GND ) + ( \edgeFSM|Add0~46  ))
// \edgeFSM|Add0~50  = CARRY(( \rocketPosition|rocketLocation [8] ) + ( GND ) + ( \edgeFSM|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~49_sumout ),
	.cout(\edgeFSM|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~49 .extended_lut = "off";
defparam \edgeFSM|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N25
dffeas \edgeFSM|address[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[8] .is_wysiwyg = "true";
defparam \edgeFSM|address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N27
cyclonev_lcell_comb \edgeFSM|Add0~53 (
// Equation(s):
// \edgeFSM|Add0~53_sumout  = SUM(( \rocketPosition|rocketLocation [9] ) + ( GND ) + ( \edgeFSM|Add0~50  ))
// \edgeFSM|Add0~54  = CARRY(( \rocketPosition|rocketLocation [9] ) + ( GND ) + ( \edgeFSM|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~53_sumout ),
	.cout(\edgeFSM|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~53 .extended_lut = "off";
defparam \edgeFSM|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N28
dffeas \edgeFSM|address[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[9] .is_wysiwyg = "true";
defparam \edgeFSM|address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N30
cyclonev_lcell_comb \edgeFSM|Add0~57 (
// Equation(s):
// \edgeFSM|Add0~57_sumout  = SUM(( \rocketPosition|rocketLocation [10] ) + ( GND ) + ( \edgeFSM|Add0~54  ))
// \edgeFSM|Add0~58  = CARRY(( \rocketPosition|rocketLocation [10] ) + ( GND ) + ( \edgeFSM|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~57_sumout ),
	.cout(\edgeFSM|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~57 .extended_lut = "off";
defparam \edgeFSM|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \edgeFSM|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N31
dffeas \edgeFSM|address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[10] .is_wysiwyg = "true";
defparam \edgeFSM|address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N33
cyclonev_lcell_comb \edgeFSM|Add0~61 (
// Equation(s):
// \edgeFSM|Add0~61_sumout  = SUM(( \rocketPosition|rocketLocation [11] ) + ( GND ) + ( \edgeFSM|Add0~58  ))
// \edgeFSM|Add0~62  = CARRY(( \rocketPosition|rocketLocation [11] ) + ( GND ) + ( \edgeFSM|Add0~58  ))

	.dataa(!\rocketPosition|rocketLocation [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~61_sumout ),
	.cout(\edgeFSM|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~61 .extended_lut = "off";
defparam \edgeFSM|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \edgeFSM|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N34
dffeas \edgeFSM|address[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[11] .is_wysiwyg = "true";
defparam \edgeFSM|address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y52_N36
cyclonev_lcell_comb \edgeFSM|Add0~65 (
// Equation(s):
// \edgeFSM|Add0~65_sumout  = SUM(( \rocketPosition|rocketLocation [12] ) + ( GND ) + ( \edgeFSM|Add0~62  ))
// \edgeFSM|Add0~66  = CARRY(( \rocketPosition|rocketLocation [12] ) + ( GND ) + ( \edgeFSM|Add0~62  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\edgeFSM|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\edgeFSM|Add0~65_sumout ),
	.cout(\edgeFSM|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|Add0~65 .extended_lut = "off";
defparam \edgeFSM|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \edgeFSM|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y52_N37
dffeas \edgeFSM|address[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[12] .is_wysiwyg = "true";
defparam \edgeFSM|address[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y54_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y54_N47
dffeas \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\edgeFSM|address [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N54
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w [3] = ( !\edgeFSM|address [15] & ( (\edgeFSM|address [13] & (!\edgeFSM|address [14] & \edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .lut_mask = 64'h0404040400000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y55_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "55555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555555";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N45
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  = ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & ( \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3])) ) ) ) # ( 
// !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & ( \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) ) # ( 
// !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & ( !\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24~portadataout ))) ) ) )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datae(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0]),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h0008000000080808;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y57_N39
cyclonev_lcell_comb \rocket|Equal8~3 (
// Equation(s):
// \rocket|Equal8~3_combout  = ( \rocket|Equal8~2_combout  & ( (\rocket|Equal8~1_combout  & (!\xDirection|speedXOut [9] & (!\xDirection|speedXOut [8] & \rocket|Equal8~0_combout ))) ) )

	.dataa(!\rocket|Equal8~1_combout ),
	.datab(!\xDirection|speedXOut [9]),
	.datac(!\xDirection|speedXOut [8]),
	.datad(!\rocket|Equal8~0_combout ),
	.datae(gnd),
	.dataf(!\rocket|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|Equal8~3 .extended_lut = "off";
defparam \rocket|Equal8~3 .lut_mask = 64'h0000000000400040;
defparam \rocket|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N54
cyclonev_lcell_comb \changeXPosition|speedCounter[24]~0 (
// Equation(s):
// \changeXPosition|speedCounter[24]~0_combout  = ( \rocket|crashed~2_combout  & ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & 
// ((!\rocket|Equal8~3_combout ) # (\xDirection|speedXOut [25]))) ) ) ) # ( \rocket|crashed~2_combout  & ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & ((!\rocket|Equal8~3_combout ) # (\xDirection|speedXOut [25])))) ) ) 
// )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.datac(!\rocket|Equal8~3_combout ),
	.datad(!\xDirection|speedXOut [25]),
	.datae(!\rocket|crashed~2_combout ),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|speedCounter[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|speedCounter[24]~0 .extended_lut = "off";
defparam \changeXPosition|speedCounter[24]~0 .lut_mask = 64'h000080880000C0CC;
defparam \changeXPosition|speedCounter[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N41
dffeas \changeXPosition|speedCounter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[23] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N51
cyclonev_lcell_comb \changeXPosition|LessThan0~0 (
// Equation(s):
// \changeXPosition|LessThan0~0_combout  = ( !\changeXPosition|speedCounter [23] & ( \xDirection|speedXOut[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changeXPosition|speedCounter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~0 .extended_lut = "off";
defparam \changeXPosition|LessThan0~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \changeXPosition|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N48
cyclonev_lcell_comb \changeXPosition|LessThan0~14 (
// Equation(s):
// \changeXPosition|LessThan0~14_combout  = ( \changeXPosition|speedCounter [24] & ( (!\xDirection|speedXOut[24]~DUPLICATE_q ) # ((!\changeXPosition|LessThan0~0_combout  & !\changeXPosition|LessThan0~13_combout )) ) ) # ( !\changeXPosition|speedCounter [24] 
// & ( (!\changeXPosition|LessThan0~0_combout  & (!\xDirection|speedXOut[24]~DUPLICATE_q  & !\changeXPosition|LessThan0~13_combout )) ) )

	.dataa(!\changeXPosition|LessThan0~0_combout ),
	.datab(!\xDirection|speedXOut[24]~DUPLICATE_q ),
	.datac(!\changeXPosition|LessThan0~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changeXPosition|speedCounter [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~14 .extended_lut = "off";
defparam \changeXPosition|LessThan0~14 .lut_mask = 64'h80808080ECECECEC;
defparam \changeXPosition|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N31
dffeas \changeXPosition|speedCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[0] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N33
cyclonev_lcell_comb \changeXPosition|Add0~93 (
// Equation(s):
// \changeXPosition|Add0~93_sumout  = SUM(( \changeXPosition|speedCounter [1] ) + ( GND ) + ( \changeXPosition|Add0~98  ))
// \changeXPosition|Add0~94  = CARRY(( \changeXPosition|speedCounter [1] ) + ( GND ) + ( \changeXPosition|Add0~98  ))

	.dataa(!\changeXPosition|speedCounter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~93_sumout ),
	.cout(\changeXPosition|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~93 .extended_lut = "off";
defparam \changeXPosition|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \changeXPosition|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N35
dffeas \changeXPosition|speedCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[1] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N36
cyclonev_lcell_comb \changeXPosition|Add0~89 (
// Equation(s):
// \changeXPosition|Add0~89_sumout  = SUM(( \changeXPosition|speedCounter [2] ) + ( GND ) + ( \changeXPosition|Add0~94  ))
// \changeXPosition|Add0~90  = CARRY(( \changeXPosition|speedCounter [2] ) + ( GND ) + ( \changeXPosition|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~89_sumout ),
	.cout(\changeXPosition|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~89 .extended_lut = "off";
defparam \changeXPosition|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N38
dffeas \changeXPosition|speedCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[2] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N39
cyclonev_lcell_comb \changeXPosition|Add0~85 (
// Equation(s):
// \changeXPosition|Add0~85_sumout  = SUM(( \changeXPosition|speedCounter [3] ) + ( GND ) + ( \changeXPosition|Add0~90  ))
// \changeXPosition|Add0~86  = CARRY(( \changeXPosition|speedCounter [3] ) + ( GND ) + ( \changeXPosition|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~85_sumout ),
	.cout(\changeXPosition|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~85 .extended_lut = "off";
defparam \changeXPosition|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N41
dffeas \changeXPosition|speedCounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[3] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N42
cyclonev_lcell_comb \changeXPosition|Add0~81 (
// Equation(s):
// \changeXPosition|Add0~81_sumout  = SUM(( \changeXPosition|speedCounter [4] ) + ( GND ) + ( \changeXPosition|Add0~86  ))
// \changeXPosition|Add0~82  = CARRY(( \changeXPosition|speedCounter [4] ) + ( GND ) + ( \changeXPosition|Add0~86  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~81_sumout ),
	.cout(\changeXPosition|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~81 .extended_lut = "off";
defparam \changeXPosition|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N44
dffeas \changeXPosition|speedCounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[4] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N45
cyclonev_lcell_comb \changeXPosition|Add0~77 (
// Equation(s):
// \changeXPosition|Add0~77_sumout  = SUM(( \changeXPosition|speedCounter [5] ) + ( GND ) + ( \changeXPosition|Add0~82  ))
// \changeXPosition|Add0~78  = CARRY(( \changeXPosition|speedCounter [5] ) + ( GND ) + ( \changeXPosition|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~77_sumout ),
	.cout(\changeXPosition|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~77 .extended_lut = "off";
defparam \changeXPosition|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N47
dffeas \changeXPosition|speedCounter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[5] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N48
cyclonev_lcell_comb \changeXPosition|Add0~57 (
// Equation(s):
// \changeXPosition|Add0~57_sumout  = SUM(( \changeXPosition|speedCounter [6] ) + ( GND ) + ( \changeXPosition|Add0~78  ))
// \changeXPosition|Add0~58  = CARRY(( \changeXPosition|speedCounter [6] ) + ( GND ) + ( \changeXPosition|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~57_sumout ),
	.cout(\changeXPosition|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~57 .extended_lut = "off";
defparam \changeXPosition|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N50
dffeas \changeXPosition|speedCounter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[6] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N51
cyclonev_lcell_comb \changeXPosition|Add0~53 (
// Equation(s):
// \changeXPosition|Add0~53_sumout  = SUM(( \changeXPosition|speedCounter [7] ) + ( GND ) + ( \changeXPosition|Add0~58  ))
// \changeXPosition|Add0~54  = CARRY(( \changeXPosition|speedCounter [7] ) + ( GND ) + ( \changeXPosition|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~53_sumout ),
	.cout(\changeXPosition|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~53 .extended_lut = "off";
defparam \changeXPosition|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N52
dffeas \changeXPosition|speedCounter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[7] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N54
cyclonev_lcell_comb \changeXPosition|Add0~49 (
// Equation(s):
// \changeXPosition|Add0~49_sumout  = SUM(( \changeXPosition|speedCounter [8] ) + ( GND ) + ( \changeXPosition|Add0~54  ))
// \changeXPosition|Add0~50  = CARRY(( \changeXPosition|speedCounter [8] ) + ( GND ) + ( \changeXPosition|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~49_sumout ),
	.cout(\changeXPosition|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~49 .extended_lut = "off";
defparam \changeXPosition|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N56
dffeas \changeXPosition|speedCounter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[8] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N57
cyclonev_lcell_comb \changeXPosition|Add0~45 (
// Equation(s):
// \changeXPosition|Add0~45_sumout  = SUM(( \changeXPosition|speedCounter [9] ) + ( GND ) + ( \changeXPosition|Add0~50  ))
// \changeXPosition|Add0~46  = CARRY(( \changeXPosition|speedCounter [9] ) + ( GND ) + ( \changeXPosition|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~45_sumout ),
	.cout(\changeXPosition|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~45 .extended_lut = "off";
defparam \changeXPosition|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y58_N59
dffeas \changeXPosition|speedCounter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[9] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N0
cyclonev_lcell_comb \changeXPosition|Add0~41 (
// Equation(s):
// \changeXPosition|Add0~41_sumout  = SUM(( \changeXPosition|speedCounter [10] ) + ( GND ) + ( \changeXPosition|Add0~46  ))
// \changeXPosition|Add0~42  = CARRY(( \changeXPosition|speedCounter [10] ) + ( GND ) + ( \changeXPosition|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~41_sumout ),
	.cout(\changeXPosition|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~41 .extended_lut = "off";
defparam \changeXPosition|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N2
dffeas \changeXPosition|speedCounter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[10] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N3
cyclonev_lcell_comb \changeXPosition|Add0~37 (
// Equation(s):
// \changeXPosition|Add0~37_sumout  = SUM(( \changeXPosition|speedCounter [11] ) + ( GND ) + ( \changeXPosition|Add0~42  ))
// \changeXPosition|Add0~38  = CARRY(( \changeXPosition|speedCounter [11] ) + ( GND ) + ( \changeXPosition|Add0~42  ))

	.dataa(!\changeXPosition|speedCounter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~37_sumout ),
	.cout(\changeXPosition|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~37 .extended_lut = "off";
defparam \changeXPosition|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \changeXPosition|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N5
dffeas \changeXPosition|speedCounter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[11] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N6
cyclonev_lcell_comb \changeXPosition|Add0~33 (
// Equation(s):
// \changeXPosition|Add0~33_sumout  = SUM(( \changeXPosition|speedCounter [12] ) + ( GND ) + ( \changeXPosition|Add0~38  ))
// \changeXPosition|Add0~34  = CARRY(( \changeXPosition|speedCounter [12] ) + ( GND ) + ( \changeXPosition|Add0~38  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~33_sumout ),
	.cout(\changeXPosition|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~33 .extended_lut = "off";
defparam \changeXPosition|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N8
dffeas \changeXPosition|speedCounter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[12] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N9
cyclonev_lcell_comb \changeXPosition|Add0~29 (
// Equation(s):
// \changeXPosition|Add0~29_sumout  = SUM(( \changeXPosition|speedCounter [13] ) + ( GND ) + ( \changeXPosition|Add0~34  ))
// \changeXPosition|Add0~30  = CARRY(( \changeXPosition|speedCounter [13] ) + ( GND ) + ( \changeXPosition|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~29_sumout ),
	.cout(\changeXPosition|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~29 .extended_lut = "off";
defparam \changeXPosition|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N11
dffeas \changeXPosition|speedCounter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[13] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N12
cyclonev_lcell_comb \changeXPosition|Add0~25 (
// Equation(s):
// \changeXPosition|Add0~25_sumout  = SUM(( \changeXPosition|speedCounter [14] ) + ( GND ) + ( \changeXPosition|Add0~30  ))
// \changeXPosition|Add0~26  = CARRY(( \changeXPosition|speedCounter [14] ) + ( GND ) + ( \changeXPosition|Add0~30  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~25_sumout ),
	.cout(\changeXPosition|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~25 .extended_lut = "off";
defparam \changeXPosition|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N13
dffeas \changeXPosition|speedCounter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[14] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N15
cyclonev_lcell_comb \changeXPosition|Add0~21 (
// Equation(s):
// \changeXPosition|Add0~21_sumout  = SUM(( \changeXPosition|speedCounter [15] ) + ( GND ) + ( \changeXPosition|Add0~26  ))
// \changeXPosition|Add0~22  = CARRY(( \changeXPosition|speedCounter [15] ) + ( GND ) + ( \changeXPosition|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeXPosition|speedCounter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~21_sumout ),
	.cout(\changeXPosition|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~21 .extended_lut = "off";
defparam \changeXPosition|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \changeXPosition|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N17
dffeas \changeXPosition|speedCounter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[15] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N18
cyclonev_lcell_comb \changeXPosition|Add0~65 (
// Equation(s):
// \changeXPosition|Add0~65_sumout  = SUM(( \changeXPosition|speedCounter [16] ) + ( GND ) + ( \changeXPosition|Add0~22  ))
// \changeXPosition|Add0~66  = CARRY(( \changeXPosition|speedCounter [16] ) + ( GND ) + ( \changeXPosition|Add0~22  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~65_sumout ),
	.cout(\changeXPosition|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~65 .extended_lut = "off";
defparam \changeXPosition|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N19
dffeas \changeXPosition|speedCounter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[16] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N21
cyclonev_lcell_comb \changeXPosition|Add0~61 (
// Equation(s):
// \changeXPosition|Add0~61_sumout  = SUM(( \changeXPosition|speedCounter [17] ) + ( GND ) + ( \changeXPosition|Add0~66  ))
// \changeXPosition|Add0~62  = CARRY(( \changeXPosition|speedCounter [17] ) + ( GND ) + ( \changeXPosition|Add0~66  ))

	.dataa(!\changeXPosition|speedCounter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~61_sumout ),
	.cout(\changeXPosition|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~61 .extended_lut = "off";
defparam \changeXPosition|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \changeXPosition|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N23
dffeas \changeXPosition|speedCounter[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[17] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N24
cyclonev_lcell_comb \changeXPosition|Add0~73 (
// Equation(s):
// \changeXPosition|Add0~73_sumout  = SUM(( \changeXPosition|speedCounter [18] ) + ( GND ) + ( \changeXPosition|Add0~62  ))
// \changeXPosition|Add0~74  = CARRY(( \changeXPosition|speedCounter [18] ) + ( GND ) + ( \changeXPosition|Add0~62  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~73_sumout ),
	.cout(\changeXPosition|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~73 .extended_lut = "off";
defparam \changeXPosition|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N25
dffeas \changeXPosition|speedCounter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[18] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N27
cyclonev_lcell_comb \changeXPosition|Add0~69 (
// Equation(s):
// \changeXPosition|Add0~69_sumout  = SUM(( \changeXPosition|speedCounter [19] ) + ( GND ) + ( \changeXPosition|Add0~74  ))
// \changeXPosition|Add0~70  = CARRY(( \changeXPosition|speedCounter [19] ) + ( GND ) + ( \changeXPosition|Add0~74  ))

	.dataa(!\changeXPosition|speedCounter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~69_sumout ),
	.cout(\changeXPosition|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~69 .extended_lut = "off";
defparam \changeXPosition|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \changeXPosition|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N29
dffeas \changeXPosition|speedCounter[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[19] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N30
cyclonev_lcell_comb \changeXPosition|Add0~17 (
// Equation(s):
// \changeXPosition|Add0~17_sumout  = SUM(( \changeXPosition|speedCounter [20] ) + ( GND ) + ( \changeXPosition|Add0~70  ))
// \changeXPosition|Add0~18  = CARRY(( \changeXPosition|speedCounter [20] ) + ( GND ) + ( \changeXPosition|Add0~70  ))

	.dataa(gnd),
	.datab(!\changeXPosition|speedCounter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~17_sumout ),
	.cout(\changeXPosition|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~17 .extended_lut = "off";
defparam \changeXPosition|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \changeXPosition|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N32
dffeas \changeXPosition|speedCounter[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[20] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y57_N33
cyclonev_lcell_comb \changeXPosition|Add0~13 (
// Equation(s):
// \changeXPosition|Add0~13_sumout  = SUM(( \changeXPosition|speedCounter [21] ) + ( GND ) + ( \changeXPosition|Add0~18  ))
// \changeXPosition|Add0~14  = CARRY(( \changeXPosition|speedCounter [21] ) + ( GND ) + ( \changeXPosition|Add0~18  ))

	.dataa(!\changeXPosition|speedCounter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\changeXPosition|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\changeXPosition|Add0~13_sumout ),
	.cout(\changeXPosition|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|Add0~13 .extended_lut = "off";
defparam \changeXPosition|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \changeXPosition|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N35
dffeas \changeXPosition|speedCounter[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[21] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y57_N37
dffeas \changeXPosition|speedCounter[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[22] .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N42
cyclonev_lcell_comb \changeXPosition|LessThan0~1 (
// Equation(s):
// \changeXPosition|LessThan0~1_combout  = ( \changeXPosition|speedCounter [23] & ( !\xDirection|speedXOut[23]~DUPLICATE_q  ) ) # ( !\changeXPosition|speedCounter [23] & ( \xDirection|speedXOut[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\xDirection|speedXOut[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changeXPosition|speedCounter [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~1 .extended_lut = "off";
defparam \changeXPosition|LessThan0~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \changeXPosition|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y56_N20
dffeas \xDirection|speedXOut[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\xDirection|speedXOut~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\xDirection|speedXOut[14]~28_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\xDirection|speedXOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \xDirection|speedXOut[14] .is_wysiwyg = "true";
defparam \xDirection|speedXOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N48
cyclonev_lcell_comb \changeXPosition|LessThan0~7 (
// Equation(s):
// \changeXPosition|LessThan0~7_combout  = ( \changeXPosition|speedCounter [17] & ( (\xDirection|speedXOut [17] & (!\xDirection|speedXOut [16] $ (\changeXPosition|speedCounter [16]))) ) ) # ( !\changeXPosition|speedCounter [17] & ( (!\xDirection|speedXOut 
// [17] & (!\xDirection|speedXOut [16] $ (\changeXPosition|speedCounter [16]))) ) )

	.dataa(!\xDirection|speedXOut [17]),
	.datab(gnd),
	.datac(!\xDirection|speedXOut [16]),
	.datad(!\changeXPosition|speedCounter [16]),
	.datae(gnd),
	.dataf(!\changeXPosition|speedCounter [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~7 .extended_lut = "off";
defparam \changeXPosition|LessThan0~7 .lut_mask = 64'hA00AA00A50055005;
defparam \changeXPosition|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N4
dffeas \changeXPosition|speedCounter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N3
cyclonev_lcell_comb \changeXPosition|LessThan0~2 (
// Equation(s):
// \changeXPosition|LessThan0~2_combout  = (!\changeXPosition|speedCounter[11]~DUPLICATE_q  & \xDirection|speedXOut [11])

	.dataa(!\changeXPosition|speedCounter[11]~DUPLICATE_q ),
	.datab(!\xDirection|speedXOut [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~2 .extended_lut = "off";
defparam \changeXPosition|LessThan0~2 .lut_mask = 64'h2222222222222222;
defparam \changeXPosition|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N0
cyclonev_lcell_comb \changeXPosition|LessThan0~3 (
// Equation(s):
// \changeXPosition|LessThan0~3_combout  = !\changeXPosition|speedCounter[11]~DUPLICATE_q  $ (!\xDirection|speedXOut [11])

	.dataa(!\changeXPosition|speedCounter[11]~DUPLICATE_q ),
	.datab(!\xDirection|speedXOut [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~3 .extended_lut = "off";
defparam \changeXPosition|LessThan0~3 .lut_mask = 64'h6666666666666666;
defparam \changeXPosition|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N6
cyclonev_lcell_comb \changeXPosition|LessThan0~4 (
// Equation(s):
// \changeXPosition|LessThan0~4_combout  = ( \changeXPosition|speedCounter [8] & ( \changeXPosition|speedCounter [6] & ( (\xDirection|speedXOut [7] & (!\changeXPosition|speedCounter [7] & \xDirection|speedXOut [8])) ) ) ) # ( !\changeXPosition|speedCounter 
// [8] & ( \changeXPosition|speedCounter [6] & ( ((\xDirection|speedXOut [7] & !\changeXPosition|speedCounter [7])) # (\xDirection|speedXOut [8]) ) ) ) # ( \changeXPosition|speedCounter [8] & ( !\changeXPosition|speedCounter [6] & ( (\xDirection|speedXOut 
// [8] & ((!\xDirection|speedXOut [7] & (!\changeXPosition|speedCounter [7] & \xDirection|speedXOut [6])) # (\xDirection|speedXOut [7] & ((!\changeXPosition|speedCounter [7]) # (\xDirection|speedXOut [6]))))) ) ) ) # ( !\changeXPosition|speedCounter [8] & ( 
// !\changeXPosition|speedCounter [6] & ( ((!\xDirection|speedXOut [7] & (!\changeXPosition|speedCounter [7] & \xDirection|speedXOut [6])) # (\xDirection|speedXOut [7] & ((!\changeXPosition|speedCounter [7]) # (\xDirection|speedXOut [6])))) # 
// (\xDirection|speedXOut [8]) ) ) )

	.dataa(!\xDirection|speedXOut [7]),
	.datab(!\changeXPosition|speedCounter [7]),
	.datac(!\xDirection|speedXOut [6]),
	.datad(!\xDirection|speedXOut [8]),
	.datae(!\changeXPosition|speedCounter [8]),
	.dataf(!\changeXPosition|speedCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~4 .extended_lut = "off";
defparam \changeXPosition|LessThan0~4 .lut_mask = 64'h4DFF004D44FF0044;
defparam \changeXPosition|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N12
cyclonev_lcell_comb \changeXPosition|LessThan0~5 (
// Equation(s):
// \changeXPosition|LessThan0~5_combout  = ( \changeXPosition|speedCounter [9] & ( \xDirection|speedXOut [9] & ( (!\changeXPosition|LessThan0~3_combout  & ((!\xDirection|speedXOut [10] & (!\changeXPosition|speedCounter [10] & 
// \changeXPosition|LessThan0~4_combout )) # (\xDirection|speedXOut [10] & ((!\changeXPosition|speedCounter [10]) # (\changeXPosition|LessThan0~4_combout ))))) ) ) ) # ( !\changeXPosition|speedCounter [9] & ( \xDirection|speedXOut [9] & ( 
// (!\changeXPosition|LessThan0~3_combout  & ((!\changeXPosition|speedCounter [10]) # (\xDirection|speedXOut [10]))) ) ) ) # ( \changeXPosition|speedCounter [9] & ( !\xDirection|speedXOut [9] & ( (\xDirection|speedXOut [10] & (!\changeXPosition|speedCounter 
// [10] & !\changeXPosition|LessThan0~3_combout )) ) ) ) # ( !\changeXPosition|speedCounter [9] & ( !\xDirection|speedXOut [9] & ( (!\changeXPosition|LessThan0~3_combout  & ((!\xDirection|speedXOut [10] & (!\changeXPosition|speedCounter [10] & 
// \changeXPosition|LessThan0~4_combout )) # (\xDirection|speedXOut [10] & ((!\changeXPosition|speedCounter [10]) # (\changeXPosition|LessThan0~4_combout ))))) ) ) )

	.dataa(!\xDirection|speedXOut [10]),
	.datab(!\changeXPosition|speedCounter [10]),
	.datac(!\changeXPosition|LessThan0~3_combout ),
	.datad(!\changeXPosition|LessThan0~4_combout ),
	.datae(!\changeXPosition|speedCounter [9]),
	.dataf(!\xDirection|speedXOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~5 .extended_lut = "off";
defparam \changeXPosition|LessThan0~5 .lut_mask = 64'h40D04040D0D040D0;
defparam \changeXPosition|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N10
dffeas \changeXPosition|speedCounter[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y58_N18
cyclonev_lcell_comb \changeXPosition|LessThan0~6 (
// Equation(s):
// \changeXPosition|LessThan0~6_combout  = ( \xDirection|speedXOut [12] & ( \changeXPosition|speedCounter[13]~DUPLICATE_q  & ( (!\xDirection|speedXOut [13]) # ((\changeXPosition|speedCounter [12] & (!\changeXPosition|LessThan0~2_combout  & 
// !\changeXPosition|LessThan0~5_combout ))) ) ) ) # ( !\xDirection|speedXOut [12] & ( \changeXPosition|speedCounter[13]~DUPLICATE_q  & ( (!\xDirection|speedXOut [13]) # (((!\changeXPosition|LessThan0~2_combout  & !\changeXPosition|LessThan0~5_combout )) # 
// (\changeXPosition|speedCounter [12])) ) ) ) # ( \xDirection|speedXOut [12] & ( !\changeXPosition|speedCounter[13]~DUPLICATE_q  & ( (!\xDirection|speedXOut [13] & (\changeXPosition|speedCounter [12] & (!\changeXPosition|LessThan0~2_combout  & 
// !\changeXPosition|LessThan0~5_combout ))) ) ) ) # ( !\xDirection|speedXOut [12] & ( !\changeXPosition|speedCounter[13]~DUPLICATE_q  & ( (!\xDirection|speedXOut [13] & (((!\changeXPosition|LessThan0~2_combout  & !\changeXPosition|LessThan0~5_combout )) # 
// (\changeXPosition|speedCounter [12]))) ) ) )

	.dataa(!\xDirection|speedXOut [13]),
	.datab(!\changeXPosition|speedCounter [12]),
	.datac(!\changeXPosition|LessThan0~2_combout ),
	.datad(!\changeXPosition|LessThan0~5_combout ),
	.datae(!\xDirection|speedXOut [12]),
	.dataf(!\changeXPosition|speedCounter[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~6 .extended_lut = "off";
defparam \changeXPosition|LessThan0~6 .lut_mask = 64'hA2222000FBBBBAAA;
defparam \changeXPosition|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N54
cyclonev_lcell_comb \changeXPosition|LessThan0~8 (
// Equation(s):
// \changeXPosition|LessThan0~8_combout  = ( \changeXPosition|speedCounter [14] & ( \xDirection|speedXOut [15] & ( (\changeXPosition|LessThan0~7_combout  & ((!\changeXPosition|speedCounter [15]) # ((\xDirection|speedXOut [14] & 
// !\changeXPosition|LessThan0~6_combout )))) ) ) ) # ( !\changeXPosition|speedCounter [14] & ( \xDirection|speedXOut [15] & ( (\changeXPosition|LessThan0~7_combout  & (((!\changeXPosition|speedCounter [15]) # (!\changeXPosition|LessThan0~6_combout )) # 
// (\xDirection|speedXOut [14]))) ) ) ) # ( \changeXPosition|speedCounter [14] & ( !\xDirection|speedXOut [15] & ( (\xDirection|speedXOut [14] & (!\changeXPosition|speedCounter [15] & (\changeXPosition|LessThan0~7_combout  & 
// !\changeXPosition|LessThan0~6_combout ))) ) ) ) # ( !\changeXPosition|speedCounter [14] & ( !\xDirection|speedXOut [15] & ( (!\changeXPosition|speedCounter [15] & (\changeXPosition|LessThan0~7_combout  & ((!\changeXPosition|LessThan0~6_combout ) # 
// (\xDirection|speedXOut [14])))) ) ) )

	.dataa(!\xDirection|speedXOut [14]),
	.datab(!\changeXPosition|speedCounter [15]),
	.datac(!\changeXPosition|LessThan0~7_combout ),
	.datad(!\changeXPosition|LessThan0~6_combout ),
	.datae(!\changeXPosition|speedCounter [14]),
	.dataf(!\xDirection|speedXOut [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~8 .extended_lut = "off";
defparam \changeXPosition|LessThan0~8 .lut_mask = 64'h0C0404000F0D0D0C;
defparam \changeXPosition|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y56_N51
cyclonev_lcell_comb \changeXPosition|LessThan0~9 (
// Equation(s):
// \changeXPosition|LessThan0~9_combout  = (!\xDirection|speedXOut [17] & (!\changeXPosition|speedCounter [17] & (!\changeXPosition|speedCounter [16] & \xDirection|speedXOut [16]))) # (\xDirection|speedXOut [17] & ((!\changeXPosition|speedCounter [17]) # 
// ((!\changeXPosition|speedCounter [16] & \xDirection|speedXOut [16]))))

	.dataa(!\xDirection|speedXOut [17]),
	.datab(!\changeXPosition|speedCounter [17]),
	.datac(!\changeXPosition|speedCounter [16]),
	.datad(!\xDirection|speedXOut [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~9 .extended_lut = "off";
defparam \changeXPosition|LessThan0~9 .lut_mask = 64'h44D444D444D444D4;
defparam \changeXPosition|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N6
cyclonev_lcell_comb \changeXPosition|LessThan0~10 (
// Equation(s):
// \changeXPosition|LessThan0~10_combout  = ( \changeXPosition|speedCounter [18] & ( \xDirection|speedXOut [18] & ( !\xDirection|speedXOut [19] $ (\changeXPosition|speedCounter [19]) ) ) ) # ( !\changeXPosition|speedCounter [18] & ( !\xDirection|speedXOut 
// [18] & ( !\xDirection|speedXOut [19] $ (\changeXPosition|speedCounter [19]) ) ) )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [19]),
	.datac(!\changeXPosition|speedCounter [19]),
	.datad(gnd),
	.datae(!\changeXPosition|speedCounter [18]),
	.dataf(!\xDirection|speedXOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~10 .extended_lut = "off";
defparam \changeXPosition|LessThan0~10 .lut_mask = 64'hC3C300000000C3C3;
defparam \changeXPosition|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N45
cyclonev_lcell_comb \changeXPosition|LessThan0~11 (
// Equation(s):
// \changeXPosition|LessThan0~11_combout  = ( \changeXPosition|speedCounter [18] & ( \xDirection|speedXOut [18] & ( (!\changeXPosition|speedCounter [19] & \xDirection|speedXOut [19]) ) ) ) # ( !\changeXPosition|speedCounter [18] & ( \xDirection|speedXOut 
// [18] & ( (!\changeXPosition|speedCounter [19]) # (\xDirection|speedXOut [19]) ) ) ) # ( \changeXPosition|speedCounter [18] & ( !\xDirection|speedXOut [18] & ( (!\changeXPosition|speedCounter [19] & \xDirection|speedXOut [19]) ) ) ) # ( 
// !\changeXPosition|speedCounter [18] & ( !\xDirection|speedXOut [18] & ( (!\changeXPosition|speedCounter [19] & \xDirection|speedXOut [19]) ) ) )

	.dataa(!\changeXPosition|speedCounter [19]),
	.datab(gnd),
	.datac(!\xDirection|speedXOut [19]),
	.datad(gnd),
	.datae(!\changeXPosition|speedCounter [18]),
	.dataf(!\xDirection|speedXOut [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~11 .extended_lut = "off";
defparam \changeXPosition|LessThan0~11 .lut_mask = 64'h0A0A0A0AAFAF0A0A;
defparam \changeXPosition|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N48
cyclonev_lcell_comb \changeXPosition|LessThan0~12 (
// Equation(s):
// \changeXPosition|LessThan0~12_combout  = ( \changeXPosition|LessThan0~10_combout  & ( \changeXPosition|LessThan0~11_combout  & ( (\changeXPosition|speedCounter [20] & !\xDirection|speedXOut [20]) ) ) ) # ( !\changeXPosition|LessThan0~10_combout  & ( 
// \changeXPosition|LessThan0~11_combout  & ( (\changeXPosition|speedCounter [20] & !\xDirection|speedXOut [20]) ) ) ) # ( \changeXPosition|LessThan0~10_combout  & ( !\changeXPosition|LessThan0~11_combout  & ( (!\changeXPosition|speedCounter [20] & 
// (!\changeXPosition|LessThan0~8_combout  & (!\xDirection|speedXOut [20] & !\changeXPosition|LessThan0~9_combout ))) # (\changeXPosition|speedCounter [20] & ((!\xDirection|speedXOut [20]) # ((!\changeXPosition|LessThan0~8_combout  & 
// !\changeXPosition|LessThan0~9_combout )))) ) ) ) # ( !\changeXPosition|LessThan0~10_combout  & ( !\changeXPosition|LessThan0~11_combout  & ( (!\xDirection|speedXOut [20]) # (\changeXPosition|speedCounter [20]) ) ) )

	.dataa(!\changeXPosition|speedCounter [20]),
	.datab(!\changeXPosition|LessThan0~8_combout ),
	.datac(!\xDirection|speedXOut [20]),
	.datad(!\changeXPosition|LessThan0~9_combout ),
	.datae(!\changeXPosition|LessThan0~10_combout ),
	.dataf(!\changeXPosition|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~12 .extended_lut = "off";
defparam \changeXPosition|LessThan0~12 .lut_mask = 64'hF5F5D45050505050;
defparam \changeXPosition|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y57_N34
dffeas \changeXPosition|speedCounter[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeXPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeXPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|speedCounter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|speedCounter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \changeXPosition|speedCounter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N54
cyclonev_lcell_comb \changeXPosition|LessThan0~13 (
// Equation(s):
// \changeXPosition|LessThan0~13_combout  = ( \xDirection|speedXOut [21] & ( \xDirection|speedXOut[22]~DUPLICATE_q  & ( (!\changeXPosition|LessThan0~1_combout  & ((!\changeXPosition|speedCounter [22]) # ((!\changeXPosition|LessThan0~12_combout ) # 
// (!\changeXPosition|speedCounter[21]~DUPLICATE_q )))) ) ) ) # ( !\xDirection|speedXOut [21] & ( \xDirection|speedXOut[22]~DUPLICATE_q  & ( (!\changeXPosition|LessThan0~1_combout  & ((!\changeXPosition|speedCounter [22]) # 
// ((!\changeXPosition|LessThan0~12_combout  & !\changeXPosition|speedCounter[21]~DUPLICATE_q )))) ) ) ) # ( \xDirection|speedXOut [21] & ( !\xDirection|speedXOut[22]~DUPLICATE_q  & ( (!\changeXPosition|speedCounter [22] & 
// (!\changeXPosition|LessThan0~1_combout  & ((!\changeXPosition|LessThan0~12_combout ) # (!\changeXPosition|speedCounter[21]~DUPLICATE_q )))) ) ) ) # ( !\xDirection|speedXOut [21] & ( !\xDirection|speedXOut[22]~DUPLICATE_q  & ( 
// (!\changeXPosition|speedCounter [22] & (!\changeXPosition|LessThan0~1_combout  & (!\changeXPosition|LessThan0~12_combout  & !\changeXPosition|speedCounter[21]~DUPLICATE_q ))) ) ) )

	.dataa(!\changeXPosition|speedCounter [22]),
	.datab(!\changeXPosition|LessThan0~1_combout ),
	.datac(!\changeXPosition|LessThan0~12_combout ),
	.datad(!\changeXPosition|speedCounter[21]~DUPLICATE_q ),
	.datae(!\xDirection|speedXOut [21]),
	.dataf(!\xDirection|speedXOut[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|LessThan0~13 .extended_lut = "off";
defparam \changeXPosition|LessThan0~13 .lut_mask = 64'h80008880C888CCC8;
defparam \changeXPosition|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N12
cyclonev_lcell_comb \changeXPosition|moveNegative~0 (
// Equation(s):
// \changeXPosition|moveNegative~0_combout  = (!\xDirection|speedXOut [25] & !\changeXPosition|moveNegative~q )

	.dataa(gnd),
	.datab(!\xDirection|speedXOut [25]),
	.datac(gnd),
	.datad(!\changeXPosition|moveNegative~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|moveNegative~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|moveNegative~0 .extended_lut = "off";
defparam \changeXPosition|moveNegative~0 .lut_mask = 64'hCC00CC00CC00CC00;
defparam \changeXPosition|moveNegative~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y57_N36
cyclonev_lcell_comb \changeXPosition|moveNegative~1 (
// Equation(s):
// \changeXPosition|moveNegative~1_combout  = ( \changeXPosition|speedCounter[24]~0_combout  & ( !\changeXPosition|moveNegative~0_combout  & ( (!\changeXPosition|speedCounter [24] & (!\changeXPosition|LessThan0~13_combout  & 
// (!\changeXPosition|LessThan0~0_combout  & !\xDirection|speedXOut [24]))) # (\changeXPosition|speedCounter [24] & ((!\xDirection|speedXOut [24]) # ((!\changeXPosition|LessThan0~13_combout  & !\changeXPosition|LessThan0~0_combout )))) ) ) )

	.dataa(!\changeXPosition|LessThan0~13_combout ),
	.datab(!\changeXPosition|LessThan0~0_combout ),
	.datac(!\changeXPosition|speedCounter [24]),
	.datad(!\xDirection|speedXOut [24]),
	.datae(!\changeXPosition|speedCounter[24]~0_combout ),
	.dataf(!\changeXPosition|moveNegative~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeXPosition|moveNegative~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeXPosition|moveNegative~1 .extended_lut = "off";
defparam \changeXPosition|moveNegative~1 .lut_mask = 64'h00008F0800000000;
defparam \changeXPosition|moveNegative~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y57_N37
dffeas \changeXPosition|moveNegative (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeXPosition|moveNegative~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeXPosition|moveNegative~q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeXPosition|moveNegative .is_wysiwyg = "true";
defparam \changeXPosition|moveNegative .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y50_N15
cyclonev_lcell_comb \rocketPosition|rocketLocation~4 (
// Equation(s):
// \rocketPosition|rocketLocation~4_combout  = ( \rocketPosition|Add3~25_sumout  ) # ( !\rocketPosition|Add3~25_sumout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketPosition|rocketLocation~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketPosition|rocketLocation~4 .extended_lut = "off";
defparam \rocketPosition|rocketLocation~4 .lut_mask = 64'hAAAAAAAAFFFFFFFF;
defparam \rocketPosition|rocketLocation~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y50_N17
dffeas \rocketPosition|rocketLocation[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|rocketLocation~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [12]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[12] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y52_N40
dffeas \edgeFSM|address[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\edgeFSM|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\edgeFSM|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \edgeFSM|address[13] .is_wysiwyg = "true";
defparam \edgeFSM|address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N36
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( \edgeFSM|address [15] & ( (\edgeFSM|address [13] & (\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0000000010101010;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y56_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF807FFFC3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFFC1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF803FFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFC00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N24
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( \edgeFSM|address [14] & ( !\edgeFSM|address [15] & ( (!\edgeFSM|address [16] & !\edgeFSM|address [13]) ) ) )

	.dataa(!\edgeFSM|address [16]),
	.datab(gnd),
	.datac(!\edgeFSM|address [13]),
	.datad(gnd),
	.datae(!\edgeFSM|address [14]),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h0000A0A000000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y54_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N18
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !\edgeFSM|address [15] & ( (\edgeFSM|address [13] & (\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h1010101000000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y56_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "000000000000000000000000000000FF000000000000000000000000000000000000000000000000000000000000000000000000000000FF0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000000000000000000000000000000000000000000000000000000000000700000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N15
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !\edgeFSM|address [15] & ( (\edgeFSM|address [13] & (!\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y53_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N21
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !\edgeFSM|address [15] & ( (!\edgeFSM|address [13] & (!\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h8080808000000000;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y52_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N6
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout  = ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & (\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))) # (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0])) ) ) # ( 
// \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & ((!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0] & (((\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9~portadataout )))))) # 
// (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2] & (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0])) ) )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datad(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datag(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4 .extended_lut = "on";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N12
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( \edgeFSM|address [15] & ( (!\edgeFSM|address [13] & (\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y55_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "C00000003FFFFFFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000003FFFFFFFFFFFFF0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFE00000003FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFE00000007FFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFC00000007FFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FF800000007FFFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87EF80000000FFFFFFFFFFFFF80003FFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7E000000001FFFFFFFFFFFFF80007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C3E000000003FFFFFFFFFFFFF8000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC381C000000003FFFFFFFFFFFFF0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000007FFFFFFFFFFFFF0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000073FFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003F7FFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFE000000007FFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000007FFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFF00007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000FFFFFFFFFFFFFFFFE0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000003FFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N57
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( \edgeFSM|address [15] & ( (\edgeFSM|address [13] & (!\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y54_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFFC0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000007FFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000017FF0007FFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000EFFFE0003FFFFFFFFFFF00003FFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000BFFFC0001FFFFFFFFB8C00003FFFFFFFFFF83FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFF80000FFFFFFFE00000001FFFFFFFFFF01FFFFFFFFFFFF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFF800003FFFF800007FFFFFF800000001FFFFFFFFF001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000FFFFF000000FFFFFE000000001FFFFFFFFF000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFF00000007FCF8000000001FFFFFF9FE0007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFF000000000000000000000FFFFFE0F80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001FFFFE000000000000000000000FFFFF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFC000000000000000000000FFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000FF";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFC0000000000000000000001FFFC00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFC00000000000000000000007FF8000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000001FFFFC00000000000000000000003FF00000000007FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFC000003FFFFC00000000000000000000001FE00000000003FFFFFF800FFFFFFFFFFFFFFFFFFFFFFFE000003FFFF800000000000000000000000FC00000000003FFFFFF000FFFFFFFFFFFFFFFFFFFFFFFE000007FFFF8000000000000000000000007C00000000000FFFFFE000FFFFFFFFFFFFFFFFFFFFFFFE000007FFFF800000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000001FFFFC000FFFFFFFFFFFFFFFFFFFFFFFE000007FFFF80000000000000000000000000000000000000FFFF8000FFFFFFFFFFFFFFFFFFFFFFFE00000FFFFF000000000000000000000000000000000000007FFF0000FFFFFFFFFFFFFFFFFFFFFFFC00000FFFFF000000000000000000000000000000000000007FFE0000FFFFFFFFFFFFFFFFFFFFFFF800003FFFFF000000000000000000000000000000000000003FFE00007FFFFFFFFFFFFFFFFFFFFFF800067FFFFF000000000000000000000000000000000000001FFC00007FFFFFFFFFFFFFFFFFFFFFFC000FFFFFFF0000000000000000000000000000000000000003F800003FFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N39
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( \edgeFSM|address [15] & ( (!\edgeFSM|address [13] & (!\edgeFSM|address [14] & !\edgeFSM|address [16])) ) )

	.dataa(!\edgeFSM|address [13]),
	.datab(!\edgeFSM|address [14]),
	.datac(!\edgeFSM|address [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\edgeFSM|address [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y53_N0
cyclonev_ram_block \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\edgeFSM|terrain|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({\edgeFSM|address [12],\edgeFSM|address [11],\edgeFSM|address [10],\edgeFSM|address [9],\edgeFSM|address [8],\edgeFSM|address [7],\edgeFSM|address [6],\edgeFSM|address [5],\edgeFSM|address [4],\edgeFSM|address [3],\edgeFSM|address [2],\edgeFSM|address [1],\edgeFSM|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../BBMap.mif";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "edgeValueFSM:edgeFSM|TerrainMap:terrain|altsyncram:altsyncram_component|altsyncram_5ag1:auto_generated|ALTSYNCRAM";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFC000FFFFFFE00000000000000000000000000000000000000000000001FFFE3FFFFFFFFFFFFFFFFFC000FFFFFFE000000000000000000000000000000000000000000000001FFC3FFFFFFFFFFFFFFFFFE0007FFFFFE0000000000000000000000000000000000000000000000003F81FF7FFFFFFFFFFFFFFE003FFFFFFE0000000000000000000000000000000000000000000000000000003FFFFFFFFFFFFFFE00FFFFFFFC00000000000000000000000000000000000000000000000000000007FFFFFFFFFFFFFE00FFFFFFFC00000000000000000000000000000000000000000000000000000001FFFFFFFFFFFFFE00FFFFFFF800000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000FFFFFFFFFFFFBC00FFFFFFF8000000000000000000000000000000000000000000000000000000007FFFFFFFFFFF3E00FFFFFFF8000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE1E00FFFFFFF0000000000000000000000000000000000000000000000000000000003FFFFFFFFFFE0E00FFFFFFF0000000000000000000000000000000000000000000000000000000001FFFFFFFFFFC1E00FFFFFFF0000000000000000000000000000000000000000000000000000000000FFFFFFFFFF83C00FFFFFFE00000000000000000000000000000000000000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "000000000007FFFFFFFFF03C003FFFFFC00000000000000000000000000000000000000000000000000000000003FFFFFFF3C038003FFFFFC00000000000000000000000000000000000000000000000000000000001FFFFFF000010003FFFFF800000000000000000000000000000000000000000000000000000000000FFFFFE000000000FFFFE0000000000000000000000000000000000000000000000000000000000007FFFFC0000000001FFF00000000000000000000000000000000000000000000000000000000000007FFFFC00000000003F000000000000000000000000000000000000000000000000000000000000003FFFFC00000000000000";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000001FFFF8000000000000000000000000000000000000000000000000000000000000000000000000000FFFF0000000000000000000000000000000000000000000000000000000000000000000000000000FFFE00000000000000000000000000000000000000000000000000000000000000000000000000007FF000000000000000000000000000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000000000000000000000000000001FF000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y54_N30
cyclonev_lcell_comb \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 (
// Equation(s):
// \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  = ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & ( 
// ((!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout  & (\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12~portadataout  & ((\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2])))) 
// # (\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout  & (((!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]) # (\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15~portadataout 
// ))))) ) ) # ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout  & 
// (((\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2])))))) # 
// (\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout  & ((((!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]))) # (\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21~portadataout 
// ))) ) )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~4_combout ),
	.datac(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datae(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [1]),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [2]),
	.datag(!\edgeFSM|terrain|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .extended_lut = "on";
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .lut_mask = 64'h333333330C3F1D1D;
defparam \edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N48
cyclonev_lcell_comb \changeYPosition|speedCounter[24]~0 (
// Equation(s):
// \changeYPosition|speedCounter[24]~0_combout  = ( !\changeYPosition|Equal0~3_combout  & ( (\rocket|crashed~2_combout  & (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & 
// ((!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) # (\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3])))) ) )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datab(!\rocket|crashed~2_combout ),
	.datac(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.datad(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.datae(gnd),
	.dataf(!\changeYPosition|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|speedCounter[24]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|speedCounter[24]~0 .extended_lut = "off";
defparam \changeYPosition|speedCounter[24]~0 .lut_mask = 64'h2030203000000000;
defparam \changeYPosition|speedCounter[24]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N41
dffeas \changeYPosition|speedCounter[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[23] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N40
dffeas \changeYPosition|speedCounter[23]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[23]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N39
cyclonev_lcell_comb \changeYPosition|LessThan0~0 (
// Equation(s):
// \changeYPosition|LessThan0~0_combout  = ( \yDirection|speedYOut [23] & ( !\changeYPosition|speedCounter[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\yDirection|speedYOut [23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~0 .extended_lut = "off";
defparam \changeYPosition|LessThan0~0 .lut_mask = 64'h0000F0F00000F0F0;
defparam \changeYPosition|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N9
cyclonev_lcell_comb \changeYPosition|LessThan0~14 (
// Equation(s):
// \changeYPosition|LessThan0~14_combout  = ( \changeYPosition|LessThan0~13_combout  & ( (\changeYPosition|speedCounter [24] & !\yDirection|speedYOut [24]) ) ) # ( !\changeYPosition|LessThan0~13_combout  & ( (!\changeYPosition|LessThan0~0_combout  & 
// ((!\yDirection|speedYOut [24]) # (\changeYPosition|speedCounter [24]))) # (\changeYPosition|LessThan0~0_combout  & (\changeYPosition|speedCounter [24] & !\yDirection|speedYOut [24])) ) )

	.dataa(!\changeYPosition|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [24]),
	.datad(!\yDirection|speedYOut [24]),
	.datae(gnd),
	.dataf(!\changeYPosition|LessThan0~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~14 .extended_lut = "off";
defparam \changeYPosition|LessThan0~14 .lut_mask = 64'hAF0AAF0A0F000F00;
defparam \changeYPosition|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N26
dffeas \changeYPosition|speedCounter[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[18] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N25
dffeas \changeYPosition|speedCounter[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[18]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N36
cyclonev_lcell_comb \changeYPosition|LessThan0~11 (
// Equation(s):
// \changeYPosition|LessThan0~11_combout  = ( \changeYPosition|speedCounter [19] & ( (\yDirection|speedYOut[18]~DUPLICATE_q  & (\yDirection|speedYOut [19] & !\changeYPosition|speedCounter[18]~DUPLICATE_q )) ) ) # ( !\changeYPosition|speedCounter [19] & ( 
// ((\yDirection|speedYOut[18]~DUPLICATE_q  & !\changeYPosition|speedCounter[18]~DUPLICATE_q )) # (\yDirection|speedYOut [19]) ) )

	.dataa(!\yDirection|speedYOut[18]~DUPLICATE_q ),
	.datab(!\yDirection|speedYOut [19]),
	.datac(gnd),
	.datad(!\changeYPosition|speedCounter[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\changeYPosition|speedCounter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~11 .extended_lut = "off";
defparam \changeYPosition|LessThan0~11 .lut_mask = 64'h7733773311001100;
defparam \changeYPosition|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N22
dffeas \changeYPosition|speedCounter[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y47_N3
cyclonev_lcell_comb \changeYPosition|LessThan0~9 (
// Equation(s):
// \changeYPosition|LessThan0~9_combout  = ( \changeYPosition|speedCounter[17]~DUPLICATE_q  & ( (\yDirection|speedYOut [16] & (!\changeYPosition|speedCounter [16] & \yDirection|speedYOut[17]~DUPLICATE_q )) ) ) # ( 
// !\changeYPosition|speedCounter[17]~DUPLICATE_q  & ( ((\yDirection|speedYOut [16] & !\changeYPosition|speedCounter [16])) # (\yDirection|speedYOut[17]~DUPLICATE_q ) ) )

	.dataa(!\yDirection|speedYOut [16]),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter [16]),
	.datad(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datae(!\changeYPosition|speedCounter[17]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~9 .extended_lut = "off";
defparam \changeYPosition|LessThan0~9 .lut_mask = 64'h50FF005050FF0050;
defparam \changeYPosition|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N13
dffeas \changeYPosition|speedCounter[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[14]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N51
cyclonev_lcell_comb \changeYPosition|LessThan0~2 (
// Equation(s):
// \changeYPosition|LessThan0~2_combout  = (\yDirection|speedYOut [11] & !\changeYPosition|speedCounter [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\yDirection|speedYOut [11]),
	.datad(!\changeYPosition|speedCounter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~2 .extended_lut = "off";
defparam \changeYPosition|LessThan0~2 .lut_mask = 64'h0F000F000F000F00;
defparam \changeYPosition|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N2
dffeas \changeYPosition|speedCounter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[10] .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y48_N4
dffeas \changeYPosition|speedCounter[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N6
cyclonev_lcell_comb \changeYPosition|LessThan0~3 (
// Equation(s):
// \changeYPosition|LessThan0~3_combout  = ( \yDirection|speedYOut [11] & ( !\changeYPosition|speedCounter[11]~DUPLICATE_q  ) ) # ( !\yDirection|speedYOut [11] & ( \changeYPosition|speedCounter[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~3 .extended_lut = "off";
defparam \changeYPosition|LessThan0~3 .lut_mask = 64'h33333333CCCCCCCC;
defparam \changeYPosition|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N12
cyclonev_lcell_comb \changeYPosition|LessThan0~4 (
// Equation(s):
// \changeYPosition|LessThan0~4_combout  = ( \changeYPosition|speedCounter [8] & ( \yDirection|speedYOut[7]~DUPLICATE_q  & ( (\yDirection|speedYOut[8]~DUPLICATE_q  & ((!\changeYPosition|speedCounter [7]) # ((!\changeYPosition|speedCounter [6] & 
// \yDirection|speedYOut[6]~DUPLICATE_q )))) ) ) ) # ( !\changeYPosition|speedCounter [8] & ( \yDirection|speedYOut[7]~DUPLICATE_q  & ( (!\changeYPosition|speedCounter [7]) # (((!\changeYPosition|speedCounter [6] & \yDirection|speedYOut[6]~DUPLICATE_q )) # 
// (\yDirection|speedYOut[8]~DUPLICATE_q )) ) ) ) # ( \changeYPosition|speedCounter [8] & ( !\yDirection|speedYOut[7]~DUPLICATE_q  & ( (!\changeYPosition|speedCounter [7] & (\yDirection|speedYOut[8]~DUPLICATE_q  & (!\changeYPosition|speedCounter [6] & 
// \yDirection|speedYOut[6]~DUPLICATE_q ))) ) ) ) # ( !\changeYPosition|speedCounter [8] & ( !\yDirection|speedYOut[7]~DUPLICATE_q  & ( ((!\changeYPosition|speedCounter [7] & (!\changeYPosition|speedCounter [6] & \yDirection|speedYOut[6]~DUPLICATE_q ))) # 
// (\yDirection|speedYOut[8]~DUPLICATE_q ) ) ) )

	.dataa(!\changeYPosition|speedCounter [7]),
	.datab(!\yDirection|speedYOut[8]~DUPLICATE_q ),
	.datac(!\changeYPosition|speedCounter [6]),
	.datad(!\yDirection|speedYOut[6]~DUPLICATE_q ),
	.datae(!\changeYPosition|speedCounter [8]),
	.dataf(!\yDirection|speedYOut[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~4 .extended_lut = "off";
defparam \changeYPosition|LessThan0~4 .lut_mask = 64'h33B30020BBFB2232;
defparam \changeYPosition|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N18
cyclonev_lcell_comb \changeYPosition|LessThan0~5 (
// Equation(s):
// \changeYPosition|LessThan0~5_combout  = ( \changeYPosition|speedCounter [9] & ( \yDirection|speedYOut [9] & ( (!\changeYPosition|LessThan0~3_combout  & ((!\changeYPosition|speedCounter [10] & ((\changeYPosition|LessThan0~4_combout ) # 
// (\yDirection|speedYOut [10]))) # (\changeYPosition|speedCounter [10] & (\yDirection|speedYOut [10] & \changeYPosition|LessThan0~4_combout )))) ) ) ) # ( !\changeYPosition|speedCounter [9] & ( \yDirection|speedYOut [9] & ( 
// (!\changeYPosition|LessThan0~3_combout  & ((!\changeYPosition|speedCounter [10]) # (\yDirection|speedYOut [10]))) ) ) ) # ( \changeYPosition|speedCounter [9] & ( !\yDirection|speedYOut [9] & ( (!\changeYPosition|speedCounter [10] & 
// (!\changeYPosition|LessThan0~3_combout  & \yDirection|speedYOut [10])) ) ) ) # ( !\changeYPosition|speedCounter [9] & ( !\yDirection|speedYOut [9] & ( (!\changeYPosition|LessThan0~3_combout  & ((!\changeYPosition|speedCounter [10] & 
// ((\changeYPosition|LessThan0~4_combout ) # (\yDirection|speedYOut [10]))) # (\changeYPosition|speedCounter [10] & (\yDirection|speedYOut [10] & \changeYPosition|LessThan0~4_combout )))) ) ) )

	.dataa(!\changeYPosition|speedCounter [10]),
	.datab(!\changeYPosition|LessThan0~3_combout ),
	.datac(!\yDirection|speedYOut [10]),
	.datad(!\changeYPosition|LessThan0~4_combout ),
	.datae(!\changeYPosition|speedCounter [9]),
	.dataf(!\yDirection|speedYOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~5 .extended_lut = "off";
defparam \changeYPosition|LessThan0~5 .lut_mask = 64'h088C08088C8C088C;
defparam \changeYPosition|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y48_N54
cyclonev_lcell_comb \changeYPosition|LessThan0~6 (
// Equation(s):
// \changeYPosition|LessThan0~6_combout  = ( \changeYPosition|LessThan0~5_combout  & ( \yDirection|speedYOut [13] & ( (!\yDirection|speedYOut [12] & (\changeYPosition|speedCounter [12] & \changeYPosition|speedCounter [13])) ) ) ) # ( 
// !\changeYPosition|LessThan0~5_combout  & ( \yDirection|speedYOut [13] & ( (\changeYPosition|speedCounter [13] & ((!\yDirection|speedYOut [12] & ((!\changeYPosition|LessThan0~2_combout ) # (\changeYPosition|speedCounter [12]))) # (\yDirection|speedYOut 
// [12] & (\changeYPosition|speedCounter [12] & !\changeYPosition|LessThan0~2_combout )))) ) ) ) # ( \changeYPosition|LessThan0~5_combout  & ( !\yDirection|speedYOut [13] & ( ((!\yDirection|speedYOut [12] & \changeYPosition|speedCounter [12])) # 
// (\changeYPosition|speedCounter [13]) ) ) ) # ( !\changeYPosition|LessThan0~5_combout  & ( !\yDirection|speedYOut [13] & ( ((!\yDirection|speedYOut [12] & ((!\changeYPosition|LessThan0~2_combout ) # (\changeYPosition|speedCounter [12]))) # 
// (\yDirection|speedYOut [12] & (\changeYPosition|speedCounter [12] & !\changeYPosition|LessThan0~2_combout ))) # (\changeYPosition|speedCounter [13]) ) ) )

	.dataa(!\yDirection|speedYOut [12]),
	.datab(!\changeYPosition|speedCounter [12]),
	.datac(!\changeYPosition|LessThan0~2_combout ),
	.datad(!\changeYPosition|speedCounter [13]),
	.datae(!\changeYPosition|LessThan0~5_combout ),
	.dataf(!\yDirection|speedYOut [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~6 .extended_lut = "off";
defparam \changeYPosition|LessThan0~6 .lut_mask = 64'hB2FF22FF00B20022;
defparam \changeYPosition|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y48_N9
cyclonev_lcell_comb \changeYPosition|LessThan0~7 (
// Equation(s):
// \changeYPosition|LessThan0~7_combout  = ( \yDirection|speedYOut[17]~DUPLICATE_q  & ( (\changeYPosition|speedCounter[17]~DUPLICATE_q  & (!\yDirection|speedYOut [16] $ (\changeYPosition|speedCounter [16]))) ) ) # ( !\yDirection|speedYOut[17]~DUPLICATE_q  & 
// ( (!\changeYPosition|speedCounter[17]~DUPLICATE_q  & (!\yDirection|speedYOut [16] $ (\changeYPosition|speedCounter [16]))) ) )

	.dataa(!\yDirection|speedYOut [16]),
	.datab(gnd),
	.datac(!\changeYPosition|speedCounter[17]~DUPLICATE_q ),
	.datad(!\changeYPosition|speedCounter [16]),
	.datae(gnd),
	.dataf(!\yDirection|speedYOut[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~7 .extended_lut = "off";
defparam \changeYPosition|LessThan0~7 .lut_mask = 64'hA050A0500A050A05;
defparam \changeYPosition|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N30
cyclonev_lcell_comb \changeYPosition|LessThan0~8 (
// Equation(s):
// \changeYPosition|LessThan0~8_combout  = ( \changeYPosition|LessThan0~6_combout  & ( \changeYPosition|LessThan0~7_combout  & ( (!\yDirection|speedYOut [15] & (!\changeYPosition|speedCounter [15] & (!\changeYPosition|speedCounter[14]~DUPLICATE_q  & 
// \yDirection|speedYOut [14]))) # (\yDirection|speedYOut [15] & ((!\changeYPosition|speedCounter [15]) # ((!\changeYPosition|speedCounter[14]~DUPLICATE_q  & \yDirection|speedYOut [14])))) ) ) ) # ( !\changeYPosition|LessThan0~6_combout  & ( 
// \changeYPosition|LessThan0~7_combout  & ( (!\yDirection|speedYOut [15] & (!\changeYPosition|speedCounter [15] & ((!\changeYPosition|speedCounter[14]~DUPLICATE_q ) # (\yDirection|speedYOut [14])))) # (\yDirection|speedYOut [15] & 
// ((!\changeYPosition|speedCounter [15]) # ((!\changeYPosition|speedCounter[14]~DUPLICATE_q ) # (\yDirection|speedYOut [14])))) ) ) )

	.dataa(!\yDirection|speedYOut [15]),
	.datab(!\changeYPosition|speedCounter [15]),
	.datac(!\changeYPosition|speedCounter[14]~DUPLICATE_q ),
	.datad(!\yDirection|speedYOut [14]),
	.datae(!\changeYPosition|LessThan0~6_combout ),
	.dataf(!\changeYPosition|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~8 .extended_lut = "off";
defparam \changeYPosition|LessThan0~8 .lut_mask = 64'h00000000D4DD44D4;
defparam \changeYPosition|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N39
cyclonev_lcell_comb \changeYPosition|LessThan0~10 (
// Equation(s):
// \changeYPosition|LessThan0~10_combout  = ( \changeYPosition|speedCounter [19] & ( (\yDirection|speedYOut [19] & (!\yDirection|speedYOut[18]~DUPLICATE_q  $ (\changeYPosition|speedCounter[18]~DUPLICATE_q ))) ) ) # ( !\changeYPosition|speedCounter [19] & ( 
// (!\yDirection|speedYOut [19] & (!\yDirection|speedYOut[18]~DUPLICATE_q  $ (\changeYPosition|speedCounter[18]~DUPLICATE_q ))) ) )

	.dataa(!\yDirection|speedYOut[18]~DUPLICATE_q ),
	.datab(!\yDirection|speedYOut [19]),
	.datac(!\changeYPosition|speedCounter[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\changeYPosition|speedCounter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~10 .extended_lut = "off";
defparam \changeYPosition|LessThan0~10 .lut_mask = 64'h8484848421212121;
defparam \changeYPosition|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y48_N12
cyclonev_lcell_comb \changeYPosition|LessThan0~12 (
// Equation(s):
// \changeYPosition|LessThan0~12_combout  = ( \yDirection|speedYOut [20] & ( \changeYPosition|LessThan0~10_combout  & ( (!\changeYPosition|LessThan0~11_combout  & (\changeYPosition|speedCounter [20] & (!\changeYPosition|LessThan0~9_combout  & 
// !\changeYPosition|LessThan0~8_combout ))) ) ) ) # ( !\yDirection|speedYOut [20] & ( \changeYPosition|LessThan0~10_combout  & ( ((!\changeYPosition|LessThan0~11_combout  & (!\changeYPosition|LessThan0~9_combout  & !\changeYPosition|LessThan0~8_combout ))) 
// # (\changeYPosition|speedCounter [20]) ) ) ) # ( \yDirection|speedYOut [20] & ( !\changeYPosition|LessThan0~10_combout  & ( (!\changeYPosition|LessThan0~11_combout  & \changeYPosition|speedCounter [20]) ) ) ) # ( !\yDirection|speedYOut [20] & ( 
// !\changeYPosition|LessThan0~10_combout  & ( (!\changeYPosition|LessThan0~11_combout ) # (\changeYPosition|speedCounter [20]) ) ) )

	.dataa(!\changeYPosition|LessThan0~11_combout ),
	.datab(!\changeYPosition|speedCounter [20]),
	.datac(!\changeYPosition|LessThan0~9_combout ),
	.datad(!\changeYPosition|LessThan0~8_combout ),
	.datae(!\yDirection|speedYOut [20]),
	.dataf(!\changeYPosition|LessThan0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~12 .extended_lut = "off";
defparam \changeYPosition|LessThan0~12 .lut_mask = 64'hBBBB2222B3332000;
defparam \changeYPosition|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y48_N34
dffeas \changeYPosition|speedCounter[21]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\changeYPosition|LessThan0~14_combout ),
	.sload(gnd),
	.ena(\changeYPosition|speedCounter[24]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|speedCounter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|speedCounter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \changeYPosition|speedCounter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y48_N11
dffeas \yDirection|speedYOut[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\yDirection|speedYOut~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\yDirection|speedYOut[24]~30_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\yDirection|speedYOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \yDirection|speedYOut[21] .is_wysiwyg = "true";
defparam \yDirection|speedYOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N12
cyclonev_lcell_comb \changeYPosition|LessThan0~1 (
// Equation(s):
// \changeYPosition|LessThan0~1_combout  = !\changeYPosition|speedCounter[23]~DUPLICATE_q  $ (!\yDirection|speedYOut [23])

	.dataa(gnd),
	.datab(!\changeYPosition|speedCounter[23]~DUPLICATE_q ),
	.datac(!\yDirection|speedYOut [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~1 .extended_lut = "off";
defparam \changeYPosition|LessThan0~1 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \changeYPosition|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N24
cyclonev_lcell_comb \changeYPosition|LessThan0~13 (
// Equation(s):
// \changeYPosition|LessThan0~13_combout  = ( !\changeYPosition|LessThan0~1_combout  & ( \yDirection|speedYOut [22] & ( (!\changeYPosition|speedCounter [22]) # ((!\changeYPosition|LessThan0~12_combout  & ((!\changeYPosition|speedCounter[21]~DUPLICATE_q ) # 
// (\yDirection|speedYOut [21]))) # (\changeYPosition|LessThan0~12_combout  & (!\changeYPosition|speedCounter[21]~DUPLICATE_q  & \yDirection|speedYOut [21]))) ) ) ) # ( !\changeYPosition|LessThan0~1_combout  & ( !\yDirection|speedYOut [22] & ( 
// (!\changeYPosition|speedCounter [22] & ((!\changeYPosition|LessThan0~12_combout  & ((!\changeYPosition|speedCounter[21]~DUPLICATE_q ) # (\yDirection|speedYOut [21]))) # (\changeYPosition|LessThan0~12_combout  & 
// (!\changeYPosition|speedCounter[21]~DUPLICATE_q  & \yDirection|speedYOut [21])))) ) ) )

	.dataa(!\changeYPosition|LessThan0~12_combout ),
	.datab(!\changeYPosition|speedCounter[21]~DUPLICATE_q ),
	.datac(!\changeYPosition|speedCounter [22]),
	.datad(!\yDirection|speedYOut [21]),
	.datae(!\changeYPosition|LessThan0~1_combout ),
	.dataf(!\yDirection|speedYOut [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|LessThan0~13 .extended_lut = "off";
defparam \changeYPosition|LessThan0~13 .lut_mask = 64'h80E00000F8FE0000;
defparam \changeYPosition|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y47_N33
cyclonev_lcell_comb \changeYPosition|movePositive~0 (
// Equation(s):
// \changeYPosition|movePositive~0_combout  = ( !\changeYPosition|movePositive~q  & ( \yDirection|speedYOut [25] ) )

	.dataa(!\yDirection|speedYOut [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\changeYPosition|movePositive~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|movePositive~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|movePositive~0 .extended_lut = "off";
defparam \changeYPosition|movePositive~0 .lut_mask = 64'h5555000055550000;
defparam \changeYPosition|movePositive~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y49_N0
cyclonev_lcell_comb \changeYPosition|movePositive~1 (
// Equation(s):
// \changeYPosition|movePositive~1_combout  = ( \changeYPosition|speedCounter[24]~0_combout  & ( !\changeYPosition|movePositive~0_combout  & ( (!\changeYPosition|speedCounter [24] & (!\changeYPosition|LessThan0~13_combout  & (!\yDirection|speedYOut [24] & 
// !\changeYPosition|LessThan0~0_combout ))) # (\changeYPosition|speedCounter [24] & ((!\yDirection|speedYOut [24]) # ((!\changeYPosition|LessThan0~13_combout  & !\changeYPosition|LessThan0~0_combout )))) ) ) )

	.dataa(!\changeYPosition|LessThan0~13_combout ),
	.datab(!\changeYPosition|speedCounter [24]),
	.datac(!\yDirection|speedYOut [24]),
	.datad(!\changeYPosition|LessThan0~0_combout ),
	.datae(!\changeYPosition|speedCounter[24]~0_combout ),
	.dataf(!\changeYPosition|movePositive~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\changeYPosition|movePositive~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \changeYPosition|movePositive~1 .extended_lut = "off";
defparam \changeYPosition|movePositive~1 .lut_mask = 64'h0000B23000000000;
defparam \changeYPosition|movePositive~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y49_N1
dffeas \changeYPosition|movePositive (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\changeYPosition|movePositive~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\changeYPosition|movePositive~q ),
	.prn(vcc));
// synopsys translate_off
defparam \changeYPosition|movePositive .is_wysiwyg = "true";
defparam \changeYPosition|movePositive .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y50_N41
dffeas \rocketPosition|rocketLocation[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\rocketPosition|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\rocketPosition|rocketLocation[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\rocketPosition|rocketLocation [13]),
	.prn(vcc));
// synopsys translate_off
defparam \rocketPosition|rocketLocation[13] .is_wysiwyg = "true";
defparam \rocketPosition|rocketLocation[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N3
cyclonev_lcell_comb \inputToVGA[13]~feeder (
// Equation(s):
// \inputToVGA[13]~feeder_combout  = ( \rocketPosition|rocketLocation [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[13]~feeder .extended_lut = "off";
defparam \inputToVGA[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N19
dffeas \DRC|nextState.DRAW_BG_RIGHT_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_6 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N21
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_RIGHT_6~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_RIGHT_6~feeder_combout  = ( \DRC|nextState.DRAW_BG_RIGHT_6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_BG_RIGHT_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_RIGHT_6~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_6~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_RIGHT_6~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_BG_RIGHT_6~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N23
dffeas \DRC|currentState.DRAW_BG_RIGHT_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_RIGHT_6~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_6 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N10
dffeas \DRC|nextState.DRAW_BG_RIGHT_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_7 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N41
dffeas \DRC|currentState.DRAW_BG_RIGHT_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_7 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N29
dffeas \DRC|nextState.DRAW_BG_RIGHT_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_8 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N26
dffeas \DRC|currentState.DRAW_BG_RIGHT_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_8 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N9
cyclonev_lcell_comb \DRC|queueRight~0 (
// Equation(s):
// \DRC|queueRight~0_combout  = ( \DRC|queueRight~q  & ( \changeXPosition|movePositive~DUPLICATE_q  & ( !\DRC|currentState.DRAW_BG_RIGHT_8~q  ) ) ) # ( !\DRC|queueRight~q  & ( \changeXPosition|movePositive~DUPLICATE_q  & ( 
// !\DRC|currentState.DRAW_BG_RIGHT_8~q  ) ) ) # ( \DRC|queueRight~q  & ( !\changeXPosition|movePositive~DUPLICATE_q  & ( !\DRC|currentState.DRAW_BG_RIGHT_8~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_RIGHT_8~q ),
	.datad(gnd),
	.datae(!\DRC|queueRight~q ),
	.dataf(!\changeXPosition|movePositive~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|queueRight~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|queueRight~0 .extended_lut = "off";
defparam \DRC|queueRight~0 .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \DRC|queueRight~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N11
dffeas \DRC|queueRight (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|queueRight~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|queueRight~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|queueRight .is_wysiwyg = "true";
defparam \DRC|queueRight .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N12
cyclonev_lcell_comb \DRC|nextState~109 (
// Equation(s):
// \DRC|nextState~109_combout  = (!\DRC|currentState.READY_TO_DRAW~q  & \DRC|queueDown~q )

	.dataa(gnd),
	.datab(!\DRC|currentState.READY_TO_DRAW~q ),
	.datac(!\DRC|queueDown~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState~109 .extended_lut = "off";
defparam \DRC|nextState~109 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \DRC|nextState~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N13
dffeas \DRC|nextState.DRAW_BG_DOWN_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState~109_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_1 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N53
dffeas \DRC|currentState.DRAW_BG_DOWN_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_1 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N33
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_DOWN_2~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_DOWN_2~feeder_combout  = ( \DRC|currentState.DRAW_BG_DOWN_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_DOWN_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_2~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_DOWN_2~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_DOWN_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N35
dffeas \DRC|nextState.DRAW_BG_DOWN_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_DOWN_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_2 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N30
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_DOWN_2~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_DOWN_2~feeder_combout  = \DRC|nextState.DRAW_BG_DOWN_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|nextState.DRAW_BG_DOWN_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_DOWN_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_2~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_DOWN_2~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|currentState.DRAW_BG_DOWN_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N32
dffeas \DRC|currentState.DRAW_BG_DOWN_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_DOWN_2~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_2 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y51_N30
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_DOWN_3~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_DOWN_3~feeder_combout  = ( \DRC|currentState.DRAW_BG_DOWN_2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_DOWN_3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_3~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_DOWN_3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_DOWN_3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y51_N32
dffeas \DRC|nextState.DRAW_BG_DOWN_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_DOWN_3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_3 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N11
dffeas \DRC|currentState.DRAW_BG_DOWN_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_3 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y50_N34
dffeas \DRC|nextState.DRAW_BG_DOWN_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_DOWN_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_4 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N56
dffeas \DRC|currentState.DRAW_BG_DOWN_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_4 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y54_N3
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_DOWN_5~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_DOWN_5~feeder_combout  = ( \DRC|currentState.DRAW_BG_DOWN_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_DOWN_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_5~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_DOWN_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_DOWN_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y54_N4
dffeas \DRC|nextState.DRAW_BG_DOWN_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_DOWN_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_5 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N11
dffeas \DRC|currentState.DRAW_BG_DOWN_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_5 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y53_N34
dffeas \DRC|nextState.DRAW_BG_DOWN_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_DOWN_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_6 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N17
dffeas \DRC|currentState.DRAW_BG_DOWN_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_6 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N28
dffeas \DRC|nextState.DRAW_BG_DOWN_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_DOWN_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_7 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N38
dffeas \DRC|currentState.DRAW_BG_DOWN_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_DOWN_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_7 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N6
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_DOWN_8~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_DOWN_8~feeder_combout  = ( \DRC|currentState.DRAW_BG_DOWN_7~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_DOWN_8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_8~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_DOWN_8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_DOWN_8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N8
dffeas \DRC|nextState.DRAW_BG_DOWN_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_DOWN_8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_DOWN_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_DOWN_8 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_DOWN_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N9
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_DOWN_8~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_DOWN_8~feeder_combout  = \DRC|nextState.DRAW_BG_DOWN_8~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|nextState.DRAW_BG_DOWN_8~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_DOWN_8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_8~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_DOWN_8~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|currentState.DRAW_BG_DOWN_8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N11
dffeas \DRC|currentState.DRAW_BG_DOWN_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_DOWN_8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_DOWN_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_DOWN_8 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_DOWN_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N18
cyclonev_lcell_comb \DRC|queueDown~0 (
// Equation(s):
// \DRC|queueDown~0_combout  = (!\DRC|currentState.DRAW_BG_DOWN_8~q  & ((\DRC|queueDown~q ) # (\changeYPosition|moveNegative~q )))

	.dataa(gnd),
	.datab(!\changeYPosition|moveNegative~q ),
	.datac(!\DRC|currentState.DRAW_BG_DOWN_8~q ),
	.datad(!\DRC|queueDown~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|queueDown~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|queueDown~0 .extended_lut = "off";
defparam \DRC|queueDown~0 .lut_mask = 64'h30F030F030F030F0;
defparam \DRC|queueDown~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N20
dffeas \DRC|queueDown (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|queueDown~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|queueDown~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|queueDown .is_wysiwyg = "true";
defparam \DRC|queueDown .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N27
cyclonev_lcell_comb \DRC|nextState~110 (
// Equation(s):
// \DRC|nextState~110_combout  = ( !\DRC|queueRight~q  & ( (!\DRC|queueDown~q  & (!\DRC|currentState.READY_TO_DRAW~q  & \DRC|queueLeft~q )) ) )

	.dataa(!\DRC|queueDown~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.READY_TO_DRAW~q ),
	.datad(!\DRC|queueLeft~q ),
	.datae(gnd),
	.dataf(!\DRC|queueRight~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState~110 .extended_lut = "off";
defparam \DRC|nextState~110 .lut_mask = 64'h00A000A000000000;
defparam \DRC|nextState~110 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N29
dffeas \DRC|nextState.DRAW_BG_LEFT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState~110_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_1 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N5
dffeas \DRC|currentState.DRAW_BG_LEFT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_1 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N17
dffeas \DRC|nextState.DRAW_BG_LEFT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_LEFT_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_2 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N14
dffeas \DRC|currentState.DRAW_BG_LEFT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_2 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N27
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_LEFT_3~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_LEFT_3~feeder_combout  = \DRC|currentState.DRAW_BG_LEFT_2~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_LEFT_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_LEFT_3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_3~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_LEFT_3~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_BG_LEFT_3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N29
dffeas \DRC|nextState.DRAW_BG_LEFT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_LEFT_3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_3 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N20
dffeas \DRC|currentState.DRAW_BG_LEFT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_3 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y51_N35
dffeas \DRC|nextState.DRAW_BG_LEFT_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_LEFT_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_4 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N56
dffeas \DRC|currentState.DRAW_BG_LEFT_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_4 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N48
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_LEFT_5~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_LEFT_5~feeder_combout  = ( \DRC|currentState.DRAW_BG_LEFT_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_LEFT_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_LEFT_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_5~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_LEFT_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_LEFT_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y52_N49
dffeas \DRC|nextState.DRAW_BG_LEFT_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_LEFT_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_5 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N30
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_LEFT_5~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_LEFT_5~feeder_combout  = ( \DRC|nextState.DRAW_BG_LEFT_5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_BG_LEFT_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_LEFT_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_5~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_LEFT_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_BG_LEFT_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y52_N32
dffeas \DRC|currentState.DRAW_BG_LEFT_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_LEFT_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_5 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y51_N52
dffeas \DRC|nextState.DRAW_BG_LEFT_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_LEFT_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_6 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N2
dffeas \DRC|currentState.DRAW_BG_LEFT_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_6 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N50
dffeas \DRC|nextState.DRAW_BG_LEFT_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_LEFT_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_7 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N36
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_LEFT_7~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_LEFT_7~feeder_combout  = \DRC|nextState.DRAW_BG_LEFT_7~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|nextState.DRAW_BG_LEFT_7~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_LEFT_7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_7~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_LEFT_7~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|currentState.DRAW_BG_LEFT_7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N38
dffeas \DRC|currentState.DRAW_BG_LEFT_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_LEFT_7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_7 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N43
dffeas \DRC|nextState.DRAW_BG_LEFT_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_LEFT_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_LEFT_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_LEFT_8 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_LEFT_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N5
dffeas \DRC|currentState.DRAW_BG_LEFT_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_LEFT_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_LEFT_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_LEFT_8 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_LEFT_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N45
cyclonev_lcell_comb \DRC|queueLeft~0 (
// Equation(s):
// \DRC|queueLeft~0_combout  = ( \DRC|queueLeft~q  & ( !\DRC|currentState.DRAW_BG_LEFT_8~q  ) ) # ( !\DRC|queueLeft~q  & ( !\DRC|currentState.DRAW_BG_LEFT_8~q  & ( \changeXPosition|moveNegative~q  ) ) )

	.dataa(!\changeXPosition|moveNegative~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DRC|queueLeft~q ),
	.dataf(!\DRC|currentState.DRAW_BG_LEFT_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|queueLeft~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|queueLeft~0 .extended_lut = "off";
defparam \DRC|queueLeft~0 .lut_mask = 64'h5555FFFF00000000;
defparam \DRC|queueLeft~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N47
dffeas \DRC|queueLeft (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|queueLeft~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|queueLeft~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|queueLeft .is_wysiwyg = "true";
defparam \DRC|queueLeft .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N45
cyclonev_lcell_comb \DRC|queueUp~0 (
// Equation(s):
// \DRC|queueUp~0_combout  = ( \DRC|queueUp~q  & ( !\DRC|currentState.DRAW_BG_UP_8~q  ) ) # ( !\DRC|queueUp~q  & ( !\DRC|currentState.DRAW_BG_UP_8~q  & ( \changeYPosition|movePositive~q  ) ) )

	.dataa(!\changeYPosition|movePositive~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DRC|queueUp~q ),
	.dataf(!\DRC|currentState.DRAW_BG_UP_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|queueUp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|queueUp~0 .extended_lut = "off";
defparam \DRC|queueUp~0 .lut_mask = 64'h5555FFFF00000000;
defparam \DRC|queueUp~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N46
dffeas \DRC|queueUp (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|queueUp~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|queueUp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|queueUp .is_wysiwyg = "true";
defparam \DRC|queueUp .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N24
cyclonev_lcell_comb \DRC|nextState~108 (
// Equation(s):
// \DRC|nextState~108_combout  = ( \DRC|queueUp~q  & ( (!\DRC|queueDown~q  & (!\DRC|queueRight~q  & (!\DRC|queueLeft~q  & !\DRC|currentState.READY_TO_DRAW~q ))) ) )

	.dataa(!\DRC|queueDown~q ),
	.datab(!\DRC|queueRight~q ),
	.datac(!\DRC|queueLeft~q ),
	.datad(!\DRC|currentState.READY_TO_DRAW~q ),
	.datae(gnd),
	.dataf(!\DRC|queueUp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState~108 .extended_lut = "off";
defparam \DRC|nextState~108 .lut_mask = 64'h0000000080008000;
defparam \DRC|nextState~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N26
dffeas \DRC|nextState.DRAW_BG_UP_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState~108_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_1 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N33
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_UP_1~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_UP_1~feeder_combout  = \DRC|nextState.DRAW_BG_UP_1~q 

	.dataa(!\DRC|nextState.DRAW_BG_UP_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_UP_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_1~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_UP_1~feeder .lut_mask = 64'h5555555555555555;
defparam \DRC|currentState.DRAW_BG_UP_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N35
dffeas \DRC|currentState.DRAW_BG_UP_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_UP_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_1 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N38
dffeas \DRC|nextState.DRAW_BG_UP_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_UP_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_2 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N41
dffeas \DRC|currentState.DRAW_BG_UP_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_UP_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_2 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N32
dffeas \DRC|nextState.DRAW_BG_UP_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_UP_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_3 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N5
dffeas \DRC|currentState.DRAW_BG_UP_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_UP_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_3 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_3 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N15
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_UP_4~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_UP_4~feeder_combout  = ( \DRC|currentState.DRAW_BG_UP_3~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_UP_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_UP_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_4~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_UP_4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_UP_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N16
dffeas \DRC|nextState.DRAW_BG_UP_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_UP_4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_4 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N44
dffeas \DRC|currentState.DRAW_BG_UP_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_UP_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_4 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N9
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_UP_5~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_UP_5~feeder_combout  = ( \DRC|currentState.DRAW_BG_UP_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_UP_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_UP_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_5~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_UP_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_UP_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N11
dffeas \DRC|nextState.DRAW_BG_UP_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_UP_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_5 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_5 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N39
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_UP_5~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_UP_5~feeder_combout  = ( \DRC|nextState.DRAW_BG_UP_5~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_BG_UP_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_UP_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_5~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_UP_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_BG_UP_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N41
dffeas \DRC|currentState.DRAW_BG_UP_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_UP_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_5 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y53_N52
dffeas \DRC|nextState.DRAW_BG_UP_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_UP_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_6 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N14
dffeas \DRC|currentState.DRAW_BG_UP_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_UP_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_6 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N3
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_UP_7~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_UP_7~feeder_combout  = ( \DRC|currentState.DRAW_BG_UP_6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_UP_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_UP_7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_7~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_UP_7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_UP_7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N5
dffeas \DRC|nextState.DRAW_BG_UP_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_UP_7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_7 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N2
dffeas \DRC|currentState.DRAW_BG_UP_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_UP_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_7 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N34
dffeas \DRC|nextState.DRAW_BG_UP_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_UP_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_UP_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_UP_8 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_UP_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N51
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_UP_8~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_UP_8~feeder_combout  = ( \DRC|nextState.DRAW_BG_UP_8~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_BG_UP_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_UP_8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_8~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_UP_8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_BG_UP_8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N53
dffeas \DRC|currentState.DRAW_BG_UP_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_UP_8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_UP_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_UP_8 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_UP_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N57
cyclonev_lcell_comb \DRC|WideOr1 (
// Equation(s):
// \DRC|WideOr1~combout  = ( \DRC|currentState.DRAW_BG_DOWN_8~q  & ( \DRC|currentState.DRAW_BG_UP_8~q  ) ) # ( !\DRC|currentState.DRAW_BG_DOWN_8~q  & ( \DRC|currentState.DRAW_BG_UP_8~q  ) ) # ( \DRC|currentState.DRAW_BG_DOWN_8~q  & ( 
// !\DRC|currentState.DRAW_BG_UP_8~q  ) ) # ( !\DRC|currentState.DRAW_BG_DOWN_8~q  & ( !\DRC|currentState.DRAW_BG_UP_8~q  & ( (\DRC|currentState.DRAW_BG_RIGHT_8~q ) # (\DRC|currentState.DRAW_BG_LEFT_8~q ) ) ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_BG_LEFT_8~q ),
	.datac(!\DRC|currentState.DRAW_BG_RIGHT_8~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_BG_DOWN_8~q ),
	.dataf(!\DRC|currentState.DRAW_BG_UP_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr1 .extended_lut = "off";
defparam \DRC|WideOr1 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \DRC|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N59
dffeas \DRC|nextState.DRAW_ROCKET_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr1~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_1 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y53_N7
dffeas \DRC|currentState.DRAW_ROCKET_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_1 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N25
dffeas \DRC|nextState.DRAW_ROCKET_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_2 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N47
dffeas \DRC|currentState.DRAW_ROCKET_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_2 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y55_N21
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_3~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_3~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_2~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_3~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_3~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y55_N22
dffeas \DRC|nextState.DRAW_ROCKET_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_3~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_3 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N32
dffeas \DRC|currentState.DRAW_ROCKET_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_3 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N35
dffeas \DRC|nextState.DRAW_ROCKET_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_4 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N21
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_4~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_4~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_4~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_4~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N23
dffeas \DRC|currentState.DRAW_ROCKET_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_4~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_4 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N41
dffeas \DRC|nextState.DRAW_ROCKET_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_5 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N38
dffeas \DRC|currentState.DRAW_ROCKET_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_5 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N53
dffeas \DRC|nextState.DRAW_ROCKET_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_6 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_6 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N32
dffeas \DRC|currentState.DRAW_ROCKET_6 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_6~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_6~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_6 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N6
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_7~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_7~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_6~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_7~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_7~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_7~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_7~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N7
dffeas \DRC|nextState.DRAW_ROCKET_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_7~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_7 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_7 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N53
dffeas \DRC|currentState.DRAW_ROCKET_7 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_7~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_7~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_7 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_7 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y52_N0
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_8~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_8~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_7~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_8~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_8~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_8~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_8~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y52_N1
dffeas \DRC|nextState.DRAW_ROCKET_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_8~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_8 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_8 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N41
dffeas \DRC|currentState.DRAW_ROCKET_8 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_8~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_8 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N6
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_9~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_9~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_8~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_9~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_9~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_9~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_9~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y52_N7
dffeas \DRC|nextState.DRAW_ROCKET_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_9~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_9 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N31
dffeas \DRC|currentState.DRAW_ROCKET_9 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_9~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_9 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_9 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N46
dffeas \DRC|nextState.DRAW_ROCKET_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_9~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_10 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_10 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N56
dffeas \DRC|currentState.DRAW_ROCKET_10 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_10~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_10 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_10 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N59
dffeas \DRC|nextState.DRAW_ROCKET_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_10~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_11 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N32
dffeas \DRC|currentState.DRAW_ROCKET_11 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_11 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_11 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N44
dffeas \DRC|nextState.DRAW_ROCKET_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_11~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_12 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N2
dffeas \DRC|currentState.DRAW_ROCKET_12 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_12~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_12 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_12 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N46
dffeas \DRC|nextState.DRAW_ROCKET_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_12~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_13 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N5
dffeas \DRC|currentState.DRAW_ROCKET_13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_13~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_13 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_13 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N17
dffeas \DRC|nextState.DRAW_ROCKET_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_13~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_14 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_14 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N14
dffeas \DRC|currentState.DRAW_ROCKET_14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_14~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_14~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_14 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N57
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_15~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_15~feeder_combout  = \DRC|currentState.DRAW_ROCKET_14~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_14~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_15~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_15~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_15~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_ROCKET_15~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y52_N58
dffeas \DRC|nextState.DRAW_ROCKET_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_15~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_15 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N29
dffeas \DRC|currentState.DRAW_ROCKET_15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_15~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_15~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_15 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_15 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y50_N44
dffeas \DRC|nextState.DRAW_ROCKET_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_15~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_16 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y50_N35
dffeas \DRC|currentState.DRAW_ROCKET_16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_16~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_16 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_16 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y50_N46
dffeas \DRC|nextState.DRAW_ROCKET_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_16~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_17 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_17 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N22
dffeas \DRC|currentState.DRAW_ROCKET_17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_17~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_17~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_17 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_17 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y56_N29
dffeas \DRC|nextState.DRAW_ROCKET_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_17~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_18 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_18 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y56_N41
dffeas \DRC|currentState.DRAW_ROCKET_18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_18~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_18~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_18 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_18 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N51
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_19~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_19~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_18~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_18~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_19~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_19~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_19~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_19~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N53
dffeas \DRC|nextState.DRAW_ROCKET_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_19~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_19 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N14
dffeas \DRC|currentState.DRAW_ROCKET_19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_19~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_19 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_19 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y51_N37
dffeas \DRC|nextState.DRAW_ROCKET_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_19~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_20 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_20 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N20
dffeas \DRC|currentState.DRAW_ROCKET_20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_20~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_20~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_20 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N54
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_21~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_21~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_20~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_20~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_21~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_21~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_21~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_21~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y52_N56
dffeas \DRC|nextState.DRAW_ROCKET_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_21~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_21 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_21 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N35
dffeas \DRC|currentState.DRAW_ROCKET_21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_21~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_21~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_21 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_21 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N25
dffeas \DRC|nextState.DRAW_ROCKET_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_21~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_22 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N39
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_22~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_22~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_22~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_22~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_22~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_22~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_22~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_22~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N41
dffeas \DRC|currentState.DRAW_ROCKET_22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_22~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_22~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_22 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N6
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_23~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_23~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_22~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_22~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_23~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_23~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_23~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_23~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y52_N7
dffeas \DRC|nextState.DRAW_ROCKET_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_23~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_23 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N26
dffeas \DRC|currentState.DRAW_ROCKET_23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_23~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_23 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_23 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N34
dffeas \DRC|nextState.DRAW_ROCKET_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_23~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_24 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N32
dffeas \DRC|currentState.DRAW_ROCKET_24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_24~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_24 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_24 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N10
dffeas \DRC|nextState.DRAW_ROCKET_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_24~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_25 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_25 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N2
dffeas \DRC|currentState.DRAW_ROCKET_25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_25~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_25 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_25 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N5
dffeas \DRC|nextState.DRAW_ROCKET_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_25~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_26 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_26 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N20
dffeas \DRC|currentState.DRAW_ROCKET_26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_26~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_26~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_26 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_26 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N27
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_27~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_27~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_26~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_26~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_27~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_27~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_27~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_27~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N29
dffeas \DRC|nextState.DRAW_ROCKET_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_27~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_27 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N56
dffeas \DRC|currentState.DRAW_ROCKET_27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_27~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_27 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_27 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N43
dffeas \DRC|nextState.DRAW_ROCKET_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_27~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_28 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_28 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N17
dffeas \DRC|currentState.DRAW_ROCKET_28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_28~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_28~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_28 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_28 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N22
dffeas \DRC|nextState.DRAW_ROCKET_29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_28~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_29 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N51
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_29~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_29~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_29~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_29~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_29~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_29~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_29~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_29~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y52_N53
dffeas \DRC|currentState.DRAW_ROCKET_29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_29~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_29~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_29 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_29 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N35
dffeas \DRC|nextState.DRAW_ROCKET_30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_29~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_30 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N32
dffeas \DRC|currentState.DRAW_ROCKET_30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_30~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_30~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_30 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_30 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y48_N37
dffeas \DRC|nextState.DRAW_ROCKET_31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_30~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_31 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_31 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N5
dffeas \DRC|currentState.DRAW_ROCKET_31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_31~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_31~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_31 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N48
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_32~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_32~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_31~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_31~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_32~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_32~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_32~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_32~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N50
dffeas \DRC|nextState.DRAW_ROCKET_32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_32~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_32 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_32 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N35
dffeas \DRC|currentState.DRAW_ROCKET_32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_32~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_32~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_32 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N6
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_33~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_33~feeder_combout  = \DRC|currentState.DRAW_ROCKET_32~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_32~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_33~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_33~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_33~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_ROCKET_33~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N7
dffeas \DRC|nextState.DRAW_ROCKET_33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_33~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_33 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N23
dffeas \DRC|currentState.DRAW_ROCKET_33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_33~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_33~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_33 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_33 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N13
dffeas \DRC|nextState.DRAW_ROCKET_34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_33~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_34 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_34 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N16
dffeas \DRC|currentState.DRAW_ROCKET_34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_34~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_34~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_34 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_34 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N57
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_35~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_35~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_34~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_34~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_35~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_35~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_35~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_35~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y52_N59
dffeas \DRC|nextState.DRAW_ROCKET_35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_35~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_35 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_35 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N23
dffeas \DRC|currentState.DRAW_ROCKET_35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_35~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_35~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_35 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_35 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N38
dffeas \DRC|nextState.DRAW_ROCKET_36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_35~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_36~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_36 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_36 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y50_N38
dffeas \DRC|currentState.DRAW_ROCKET_36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_36~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_36~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_36 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_36 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N59
dffeas \DRC|nextState.DRAW_ROCKET_37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_36~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_37~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_37 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_37 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N35
dffeas \DRC|currentState.DRAW_ROCKET_37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_37~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_37~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_37 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_37 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N59
dffeas \DRC|nextState.DRAW_ROCKET_38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_37~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_38~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_38 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_38 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N56
dffeas \DRC|currentState.DRAW_ROCKET_38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_38~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_38~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_38 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N54
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_39~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_39~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_38~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_38~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_39~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_39~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_39~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_39~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y52_N55
dffeas \DRC|nextState.DRAW_ROCKET_39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_39~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_39 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_39 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N11
dffeas \DRC|currentState.DRAW_ROCKET_39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_39~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_39~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_39 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_39 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N19
dffeas \DRC|nextState.DRAW_ROCKET_40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_39~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_40 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_40 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N38
dffeas \DRC|currentState.DRAW_ROCKET_40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_40~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_40~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_40 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_40 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N47
dffeas \DRC|nextState.DRAW_ROCKET_41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_40~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_41 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_41 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N44
dffeas \DRC|currentState.DRAW_ROCKET_41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_41~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_41~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_41 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_41 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N29
dffeas \DRC|nextState.DRAW_ROCKET_42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_41~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_42~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_42 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_42 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N26
dffeas \DRC|currentState.DRAW_ROCKET_42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_42~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_42~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_42 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_42 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N40
dffeas \DRC|nextState.DRAW_ROCKET_43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_42~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_43~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_43 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_43 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N38
dffeas \DRC|currentState.DRAW_ROCKET_43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_43~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_43~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_43 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_43 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N11
dffeas \DRC|nextState.DRAW_ROCKET_44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_43~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_44~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_44 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_44 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N8
dffeas \DRC|currentState.DRAW_ROCKET_44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_44~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_44~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_44 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N15
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_45~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_45~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_44~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_44~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_45~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_45~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_45~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_45~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y51_N16
dffeas \DRC|nextState.DRAW_ROCKET_45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_45~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_45~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_45 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N15
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_45~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_45~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_45~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_45~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_45~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_45~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_45~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_45~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N17
dffeas \DRC|currentState.DRAW_ROCKET_45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_45~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_45~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_45 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_45 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y48_N50
dffeas \DRC|nextState.DRAW_ROCKET_46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_45~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_46~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_46 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_46 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y52_N50
dffeas \DRC|currentState.DRAW_ROCKET_46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_46~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_46~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_46 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_46 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N18
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_47~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_47~feeder_combout  = \DRC|currentState.DRAW_ROCKET_46~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_46~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_47~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_47~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_47~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_ROCKET_47~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y52_N19
dffeas \DRC|nextState.DRAW_ROCKET_47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_47~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_47~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_47 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_47 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y52_N50
dffeas \DRC|currentState.DRAW_ROCKET_47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_47~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_47~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_47 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_47 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N25
dffeas \DRC|nextState.DRAW_ROCKET_48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_47~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_48~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_48 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_48 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y52_N41
dffeas \DRC|currentState.DRAW_ROCKET_48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_48~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_48~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_48 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N15
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_49~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_49~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_48~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_48~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_49~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_49~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_49~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_49~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N17
dffeas \DRC|nextState.DRAW_ROCKET_49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_49~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_49~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_49 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N12
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_49~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_49~feeder_combout  = \DRC|nextState.DRAW_ROCKET_49~q 

	.dataa(gnd),
	.datab(!\DRC|nextState.DRAW_ROCKET_49~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_49~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_49~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_49~feeder .lut_mask = 64'h3333333333333333;
defparam \DRC|currentState.DRAW_ROCKET_49~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N14
dffeas \DRC|currentState.DRAW_ROCKET_49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_49~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_49~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_49 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_49 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N47
dffeas \DRC|nextState.DRAW_ROCKET_50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_49~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_50 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_50 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N5
dffeas \DRC|currentState.DRAW_ROCKET_50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_50~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_50~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_50 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_50 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N1
dffeas \DRC|nextState.DRAW_ROCKET_51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_50~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_51~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_51 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_51 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N56
dffeas \DRC|currentState.DRAW_ROCKET_51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_51~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_51~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_51 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_51 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y52_N4
dffeas \DRC|nextState.DRAW_ROCKET_52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_51~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_52~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_52 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_52 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N44
dffeas \DRC|currentState.DRAW_ROCKET_52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_52~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_52~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_52 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N27
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_53~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_53~feeder_combout  = \DRC|currentState.DRAW_ROCKET_52~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_52~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_53~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_53~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_53~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_ROCKET_53~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y53_N29
dffeas \DRC|nextState.DRAW_ROCKET_53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_53~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_53~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_53 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_53 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y53_N8
dffeas \DRC|currentState.DRAW_ROCKET_53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_53~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_53~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_53 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y51_N30
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_54~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_54~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_53~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_53~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_54~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_54~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_54~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_54~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y51_N31
dffeas \DRC|nextState.DRAW_ROCKET_54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_54~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_54~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_54 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N6
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_54~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_54~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_54~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_54~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_54~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_54~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_54~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_54~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N8
dffeas \DRC|currentState.DRAW_ROCKET_54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_54~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_54~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_54 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_54 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y51_N37
dffeas \DRC|nextState.DRAW_ROCKET_55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_54~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_55~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_55 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_55 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N59
dffeas \DRC|currentState.DRAW_ROCKET_55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_55~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_55~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_55 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_55 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y53_N26
dffeas \DRC|nextState.DRAW_ROCKET_56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_55~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_56~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_56 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N42
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_56~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_56~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_56~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_56~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_56~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_56~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_56~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_56~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N44
dffeas \DRC|currentState.DRAW_ROCKET_56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_56~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_56~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_56 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N51
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_57~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_57~feeder_combout  = \DRC|currentState.DRAW_ROCKET_56~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_56~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_57~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_57~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_57~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DRC|nextState.DRAW_ROCKET_57~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N53
dffeas \DRC|nextState.DRAW_ROCKET_57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_57~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_57~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_57 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_57 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N50
dffeas \DRC|currentState.DRAW_ROCKET_57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_57~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_57~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_57 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_57 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N5
dffeas \DRC|nextState.DRAW_ROCKET_58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_57~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_58~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_58 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_58 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N2
dffeas \DRC|currentState.DRAW_ROCKET_58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_58~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_58~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_58 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_58 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N38
dffeas \DRC|nextState.DRAW_ROCKET_59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_58~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_59~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_59 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_59 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N41
dffeas \DRC|currentState.DRAW_ROCKET_59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_59~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_59~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_59 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_59 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N20
dffeas \DRC|nextState.DRAW_ROCKET_60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_59~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_60~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_60 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N21
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_60~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_60~feeder_combout  = \DRC|nextState.DRAW_ROCKET_60~q 

	.dataa(!\DRC|nextState.DRAW_ROCKET_60~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_60~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_60~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_60~feeder .lut_mask = 64'h5555555555555555;
defparam \DRC|currentState.DRAW_ROCKET_60~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N23
dffeas \DRC|currentState.DRAW_ROCKET_60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_60~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_60~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_60 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_60 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N13
dffeas \DRC|nextState.DRAW_ROCKET_61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_60~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_61~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_61 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N15
cyclonev_lcell_comb \DRC|currentState.DRAW_ROCKET_61~feeder (
// Equation(s):
// \DRC|currentState.DRAW_ROCKET_61~feeder_combout  = ( \DRC|nextState.DRAW_ROCKET_61~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_ROCKET_61~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_ROCKET_61~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_61~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_ROCKET_61~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_ROCKET_61~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N17
dffeas \DRC|currentState.DRAW_ROCKET_61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_ROCKET_61~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_61~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_61 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y51_N36
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_62~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_62~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_61~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_61~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_62~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_62~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_62~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_62~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y51_N38
dffeas \DRC|nextState.DRAW_ROCKET_62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_62~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_62~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_62 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_62 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N53
dffeas \DRC|currentState.DRAW_ROCKET_62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_62~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_62~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_62 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_62 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y52_N43
dffeas \DRC|nextState.DRAW_ROCKET_63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_ROCKET_62~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_63~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_63 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_63 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y52_N8
dffeas \DRC|currentState.DRAW_ROCKET_63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_63~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_63~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_63 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N45
cyclonev_lcell_comb \DRC|nextState.DRAW_ROCKET_64~feeder (
// Equation(s):
// \DRC|nextState.DRAW_ROCKET_64~feeder_combout  = ( \DRC|currentState.DRAW_ROCKET_63~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_63~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_ROCKET_64~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_64~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_ROCKET_64~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_ROCKET_64~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y52_N46
dffeas \DRC|nextState.DRAW_ROCKET_64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_ROCKET_64~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_ROCKET_64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_ROCKET_64 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_ROCKET_64 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y52_N44
dffeas \DRC|currentState.DRAW_ROCKET_64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_ROCKET_64~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_ROCKET_64~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_ROCKET_64 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_ROCKET_64 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N0
cyclonev_lcell_comb \DRC|Selector0~0 (
// Equation(s):
// \DRC|Selector0~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_64~q  & ( \DRC|queueUp~q  ) ) # ( !\DRC|currentState.DRAW_ROCKET_64~q  & ( !\DRC|queueUp~q  & ( (((\DRC|currentState.READY_TO_DRAW~q ) # (\DRC|queueDown~q )) # (\DRC|queueRight~q )) # 
// (\DRC|queueLeft~q ) ) ) )

	.dataa(!\DRC|queueLeft~q ),
	.datab(!\DRC|queueRight~q ),
	.datac(!\DRC|queueDown~q ),
	.datad(!\DRC|currentState.READY_TO_DRAW~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_64~q ),
	.dataf(!\DRC|queueUp~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|Selector0~0 .extended_lut = "off";
defparam \DRC|Selector0~0 .lut_mask = 64'h7FFF0000FFFF0000;
defparam \DRC|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N1
dffeas \DRC|nextState.READY_TO_DRAW (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.READY_TO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.READY_TO_DRAW .is_wysiwyg = "true";
defparam \DRC|nextState.READY_TO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y49_N30
cyclonev_lcell_comb \DRC|currentState.READY_TO_DRAW~feeder (
// Equation(s):
// \DRC|currentState.READY_TO_DRAW~feeder_combout  = ( \DRC|nextState.READY_TO_DRAW~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.READY_TO_DRAW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.READY_TO_DRAW~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.READY_TO_DRAW~feeder .extended_lut = "off";
defparam \DRC|currentState.READY_TO_DRAW~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.READY_TO_DRAW~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N32
dffeas \DRC|currentState.READY_TO_DRAW (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.READY_TO_DRAW~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.READY_TO_DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.READY_TO_DRAW .is_wysiwyg = "true";
defparam \DRC|currentState.READY_TO_DRAW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N21
cyclonev_lcell_comb \DRC|nextState~107 (
// Equation(s):
// \DRC|nextState~107_combout  = ( !\DRC|queueDown~q  & ( (\DRC|queueRight~q  & !\DRC|currentState.READY_TO_DRAW~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|queueRight~q ),
	.datad(!\DRC|currentState.READY_TO_DRAW~q ),
	.datae(gnd),
	.dataf(!\DRC|queueDown~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState~107 .extended_lut = "off";
defparam \DRC|nextState~107 .lut_mask = 64'h0F000F0000000000;
defparam \DRC|nextState~107 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y53_N22
dffeas \DRC|nextState.DRAW_BG_RIGHT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState~107_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_1 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N33
cyclonev_lcell_comb \DRC|currentState.DRAW_BG_RIGHT_1~feeder (
// Equation(s):
// \DRC|currentState.DRAW_BG_RIGHT_1~feeder_combout  = ( \DRC|nextState.DRAW_BG_RIGHT_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|nextState.DRAW_BG_RIGHT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|currentState.DRAW_BG_RIGHT_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_1~feeder .extended_lut = "off";
defparam \DRC|currentState.DRAW_BG_RIGHT_1~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|currentState.DRAW_BG_RIGHT_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N35
dffeas \DRC|currentState.DRAW_BG_RIGHT_1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|currentState.DRAW_BG_RIGHT_1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_1 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y57_N10
dffeas \DRC|nextState.DRAW_BG_RIGHT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_2 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y57_N5
dffeas \DRC|currentState.DRAW_BG_RIGHT_2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_2 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y56_N53
dffeas \DRC|nextState.DRAW_BG_RIGHT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_2~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_3 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y56_N5
dffeas \DRC|currentState.DRAW_BG_RIGHT_3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_3 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y56_N22
dffeas \DRC|nextState.DRAW_BG_RIGHT_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_RIGHT_3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_4 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_4 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y53_N14
dffeas \DRC|currentState.DRAW_BG_RIGHT_4 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_4~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_4 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y51_N3
cyclonev_lcell_comb \DRC|nextState.DRAW_BG_RIGHT_5~feeder (
// Equation(s):
// \DRC|nextState.DRAW_BG_RIGHT_5~feeder_combout  = ( \DRC|currentState.DRAW_BG_RIGHT_4~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|nextState.DRAW_BG_RIGHT_5~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_5~feeder .extended_lut = "off";
defparam \DRC|nextState.DRAW_BG_RIGHT_5~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DRC|nextState.DRAW_BG_RIGHT_5~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y51_N5
dffeas \DRC|nextState.DRAW_BG_RIGHT_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|nextState.DRAW_BG_RIGHT_5~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_RIGHT_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_RIGHT_5 .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_RIGHT_5 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y51_N2
dffeas \DRC|currentState.DRAW_BG_RIGHT_5 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_RIGHT_5~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_RIGHT_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_RIGHT_5 .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_RIGHT_5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N36
cyclonev_lcell_comb \DRC|WideOr6~0 (
// Equation(s):
// \DRC|WideOr6~0_combout  = ( !\DRC|currentState.DRAW_BG_RIGHT_2~q  & ( !\DRC|currentState.DRAW_BG_RIGHT_8~q  & ( (!\DRC|currentState.DRAW_BG_RIGHT_4~q  & !\DRC|currentState.DRAW_BG_RIGHT_6~q ) ) ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_BG_RIGHT_4~q ),
	.datac(!\DRC|currentState.DRAW_BG_RIGHT_6~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_BG_RIGHT_2~q ),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_8~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~0 .extended_lut = "off";
defparam \DRC|WideOr6~0 .lut_mask = 64'hC0C0000000000000;
defparam \DRC|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N54
cyclonev_lcell_comb \DRC|WideOr2~0 (
// Equation(s):
// \DRC|WideOr2~0_combout  = ( \DRC|currentState.DRAW_BG_RIGHT_3~q  & ( \DRC|currentState.DRAW_BG_RIGHT_1~q  ) ) # ( !\DRC|currentState.DRAW_BG_RIGHT_3~q  & ( \DRC|currentState.DRAW_BG_RIGHT_1~q  ) ) # ( \DRC|currentState.DRAW_BG_RIGHT_3~q  & ( 
// !\DRC|currentState.DRAW_BG_RIGHT_1~q  ) ) # ( !\DRC|currentState.DRAW_BG_RIGHT_3~q  & ( !\DRC|currentState.DRAW_BG_RIGHT_1~q  & ( ((!\DRC|WideOr6~0_combout ) # (\DRC|currentState.DRAW_BG_RIGHT_7~q )) # (\DRC|currentState.DRAW_BG_RIGHT_5~q ) ) ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_BG_RIGHT_5~q ),
	.datac(!\DRC|WideOr6~0_combout ),
	.datad(!\DRC|currentState.DRAW_BG_RIGHT_7~q ),
	.datae(!\DRC|currentState.DRAW_BG_RIGHT_3~q ),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr2~0 .extended_lut = "off";
defparam \DRC|WideOr2~0 .lut_mask = 64'hF3FFFFFFFFFFFFFF;
defparam \DRC|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y53_N56
dffeas \DRC|relativeX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeX[4] .is_wysiwyg = "true";
defparam \DRC|relativeX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N15
cyclonev_lcell_comb \DRC|WideOr7~0 (
// Equation(s):
// \DRC|WideOr7~0_combout  = ( !\DRC|currentState.DRAW_BG_DOWN_6~q  & ( (!\DRC|currentState.DRAW_BG_DOWN_8~q  & (!\DRC|currentState.DRAW_BG_DOWN_2~q  & !\DRC|currentState.DRAW_BG_DOWN_4~q )) ) )

	.dataa(!\DRC|currentState.DRAW_BG_DOWN_8~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_DOWN_2~q ),
	.datad(!\DRC|currentState.DRAW_BG_DOWN_4~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr7~0 .extended_lut = "off";
defparam \DRC|WideOr7~0 .lut_mask = 64'hA000A00000000000;
defparam \DRC|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N6
cyclonev_lcell_comb \DRC|WideOr7~1 (
// Equation(s):
// \DRC|WideOr7~1_combout  = ( \DRC|currentState.DRAW_BG_DOWN_7~q  ) # ( !\DRC|currentState.DRAW_BG_DOWN_7~q  & ( (((!\DRC|WideOr7~0_combout ) # (\DRC|currentState.DRAW_BG_DOWN_3~q )) # (\DRC|currentState.DRAW_BG_DOWN_5~q )) # 
// (\DRC|currentState.DRAW_BG_DOWN_1~q ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_DOWN_1~q ),
	.datab(!\DRC|currentState.DRAW_BG_DOWN_5~q ),
	.datac(!\DRC|WideOr7~0_combout ),
	.datad(!\DRC|currentState.DRAW_BG_DOWN_3~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr7~1 .extended_lut = "off";
defparam \DRC|WideOr7~1 .lut_mask = 64'hF7FFF7FFFFFFFFFF;
defparam \DRC|WideOr7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N8
dffeas \DRC|relativeY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeY[4] .is_wysiwyg = "true";
defparam \DRC|relativeY[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y53_N39
cyclonev_lcell_comb \DRC|WideOr6~1 (
// Equation(s):
// \DRC|WideOr6~1_combout  = ( !\DRC|currentState.DRAW_BG_UP_2~q  & ( (!\DRC|currentState.DRAW_BG_UP_8~q  & (!\DRC|currentState.DRAW_BG_UP_4~q  & !\DRC|currentState.DRAW_BG_UP_6~q )) ) )

	.dataa(!\DRC|currentState.DRAW_BG_UP_8~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_UP_4~q ),
	.datad(!\DRC|currentState.DRAW_BG_UP_6~q ),
	.datae(!\DRC|currentState.DRAW_BG_UP_2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~1 .extended_lut = "off";
defparam \DRC|WideOr6~1 .lut_mask = 64'hA0000000A0000000;
defparam \DRC|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N0
cyclonev_lcell_comb \DRC|WideOr8~0 (
// Equation(s):
// \DRC|WideOr8~0_combout  = ( \DRC|currentState.DRAW_BG_UP_1~q  ) # ( !\DRC|currentState.DRAW_BG_UP_1~q  & ( (((!\DRC|WideOr6~1_combout ) # (\DRC|currentState.DRAW_BG_UP_5~q )) # (\DRC|currentState.DRAW_BG_UP_7~q )) # (\DRC|currentState.DRAW_BG_UP_3~q ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_UP_3~q ),
	.datab(!\DRC|currentState.DRAW_BG_UP_7~q ),
	.datac(!\DRC|WideOr6~1_combout ),
	.datad(!\DRC|currentState.DRAW_BG_UP_5~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_UP_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr8~0 .extended_lut = "off";
defparam \DRC|WideOr8~0 .lut_mask = 64'hF7FFF7FFFFFFFFFF;
defparam \DRC|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N2
dffeas \DRC|relativeY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeY[3] .is_wysiwyg = "true";
defparam \DRC|relativeY[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N51
cyclonev_lcell_comb \DRC|WideOr11~0 (
// Equation(s):
// \DRC|WideOr11~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_57~q  & ( !\DRC|currentState.DRAW_ROCKET_61~q  & ( (!\DRC|currentState.DRAW_BG_LEFT_8~q  & (!\DRC|currentState.DRAW_ROCKET_59~q  & !\DRC|currentState.DRAW_ROCKET_63~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_8~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_59~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_63~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_57~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_61~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr11~0 .extended_lut = "off";
defparam \DRC|WideOr11~0 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N51
cyclonev_lcell_comb \DRC|WideOr9~2 (
// Equation(s):
// \DRC|WideOr9~2_combout  = ( !\DRC|currentState.DRAW_BG_LEFT_7~q  & ( !\DRC|currentState.DRAW_BG_DOWN_7~q  & ( (!\DRC|currentState.DRAW_ROCKET_49~q  & (!\DRC|currentState.DRAW_ROCKET_53~q  & !\DRC|currentState.DRAW_ROCKET_55~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_49~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_53~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_55~q ),
	.datae(!\DRC|currentState.DRAW_BG_LEFT_7~q ),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_7~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~2 .extended_lut = "off";
defparam \DRC|WideOr9~2 .lut_mask = 64'hA000000000000000;
defparam \DRC|WideOr9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y53_N3
cyclonev_lcell_comb \DRC|WideOr6~4 (
// Equation(s):
// \DRC|WideOr6~4_combout  = ( !\DRC|currentState.DRAW_ROCKET_50~q  & ( !\DRC|currentState.DRAW_ROCKET_54~q  & ( (!\DRC|currentState.DRAW_ROCKET_52~q  & (!\DRC|currentState.DRAW_ROCKET_56~q  & !\DRC|currentState.DRAW_BG_RIGHT_7~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_52~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_56~q ),
	.datac(!\DRC|currentState.DRAW_BG_RIGHT_7~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_50~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_54~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~4 .extended_lut = "off";
defparam \DRC|WideOr6~4 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N27
cyclonev_lcell_comb \DRC|WideOr9~1 (
// Equation(s):
// \DRC|WideOr9~1_combout  = ( !\DRC|currentState.DRAW_ROCKET_60~q  & ( !\DRC|currentState.DRAW_ROCKET_64~q  & ( (!\DRC|currentState.DRAW_ROCKET_62~q  & (!\DRC|currentState.DRAW_BG_RIGHT_8~q  & !\DRC|currentState.DRAW_ROCKET_58~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_62~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_RIGHT_8~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_58~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_60~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_64~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~1 .extended_lut = "off";
defparam \DRC|WideOr9~1 .lut_mask = 64'hA000000000000000;
defparam \DRC|WideOr9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N24
cyclonev_lcell_comb \DRC|WideOr9~3 (
// Equation(s):
// \DRC|WideOr9~3_combout  = ( !\DRC|currentState.DRAW_ROCKET_51~q  & ( \DRC|WideOr9~1_combout  & ( (\DRC|WideOr11~0_combout  & (\DRC|WideOr9~2_combout  & \DRC|WideOr6~4_combout )) ) ) )

	.dataa(!\DRC|WideOr11~0_combout ),
	.datab(!\DRC|WideOr9~2_combout ),
	.datac(!\DRC|WideOr6~4_combout ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_51~q ),
	.dataf(!\DRC|WideOr9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~3 .extended_lut = "off";
defparam \DRC|WideOr9~3 .lut_mask = 64'h0000000001010000;
defparam \DRC|WideOr9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N21
cyclonev_lcell_comb \DRC|WideOr9~4 (
// Equation(s):
// \DRC|WideOr9~4_combout  = ( !\DRC|currentState.DRAW_ROCKET_33~q  & ( !\DRC|currentState.DRAW_ROCKET_39~q  & ( (!\DRC|currentState.DRAW_ROCKET_37~q  & !\DRC|currentState.DRAW_BG_LEFT_5~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_37~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_LEFT_5~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_33~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_39~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~4 .extended_lut = "off";
defparam \DRC|WideOr9~4 .lut_mask = 64'hA0A0000000000000;
defparam \DRC|WideOr9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N15
cyclonev_lcell_comb \DRC|WideOr6~6 (
// Equation(s):
// \DRC|WideOr6~6_combout  = ( !\DRC|currentState.DRAW_ROCKET_34~q  & ( !\DRC|currentState.DRAW_BG_RIGHT_5~q  & ( (!\DRC|currentState.DRAW_ROCKET_38~q  & (!\DRC|currentState.DRAW_ROCKET_36~q  & !\DRC|currentState.DRAW_ROCKET_40~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_38~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_36~q ),
	.datac(gnd),
	.datad(!\DRC|currentState.DRAW_ROCKET_40~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_34~q ),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~6 .extended_lut = "off";
defparam \DRC|WideOr6~6 .lut_mask = 64'h8800000000000000;
defparam \DRC|WideOr6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N36
cyclonev_lcell_comb \DRC|WideOr9~0 (
// Equation(s):
// \DRC|WideOr9~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_43~q  & ( (!\DRC|currentState.DRAW_BG_LEFT_6~q  & (!\DRC|currentState.DRAW_ROCKET_41~q  & (!\DRC|currentState.DRAW_ROCKET_47~q  & !\DRC|currentState.DRAW_ROCKET_45~q ))) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_6~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_41~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_47~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_45~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_43~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~0 .extended_lut = "off";
defparam \DRC|WideOr9~0 .lut_mask = 64'h8000000080000000;
defparam \DRC|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N24
cyclonev_lcell_comb \DRC|WideOr9~5 (
// Equation(s):
// \DRC|WideOr9~5_combout  = ( !\DRC|currentState.DRAW_ROCKET_42~q  & ( (!\DRC|currentState.DRAW_BG_RIGHT_6~q  & (!\DRC|currentState.DRAW_ROCKET_44~q  & !\DRC|currentState.DRAW_ROCKET_46~q )) ) )

	.dataa(!\DRC|currentState.DRAW_BG_RIGHT_6~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_44~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_46~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_42~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~5 .extended_lut = "off";
defparam \DRC|WideOr9~5 .lut_mask = 64'h8080000080800000;
defparam \DRC|WideOr9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N21
cyclonev_lcell_comb \DRC|WideOr9~6 (
// Equation(s):
// \DRC|WideOr9~6_combout  = ( !\DRC|currentState.DRAW_ROCKET_48~q  & ( (\DRC|WideOr9~0_combout  & (\DRC|WideOr9~5_combout  & !\DRC|currentState.DRAW_ROCKET_35~q )) ) )

	.dataa(!\DRC|WideOr9~0_combout ),
	.datab(gnd),
	.datac(!\DRC|WideOr9~5_combout ),
	.datad(!\DRC|currentState.DRAW_ROCKET_35~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_48~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9~6 .extended_lut = "off";
defparam \DRC|WideOr9~6 .lut_mask = 64'h0500050000000000;
defparam \DRC|WideOr9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N45
cyclonev_lcell_comb \DRC|WideOr9 (
// Equation(s):
// \DRC|WideOr9~combout  = ( \DRC|WideOr6~6_combout  & ( \DRC|WideOr9~6_combout  & ( (!\DRC|WideOr9~3_combout ) # (!\DRC|WideOr9~4_combout ) ) ) ) # ( !\DRC|WideOr6~6_combout  & ( \DRC|WideOr9~6_combout  ) ) # ( \DRC|WideOr6~6_combout  & ( 
// !\DRC|WideOr9~6_combout  ) ) # ( !\DRC|WideOr6~6_combout  & ( !\DRC|WideOr9~6_combout  ) )

	.dataa(!\DRC|WideOr9~3_combout ),
	.datab(gnd),
	.datac(!\DRC|WideOr9~4_combout ),
	.datad(gnd),
	.datae(!\DRC|WideOr6~6_combout ),
	.dataf(!\DRC|WideOr9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr9 .extended_lut = "off";
defparam \DRC|WideOr9 .lut_mask = 64'hFFFFFFFFFFFFFAFA;
defparam \DRC|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y52_N46
dffeas \DRC|relativeY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr9~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeY[2] .is_wysiwyg = "true";
defparam \DRC|relativeY[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N18
cyclonev_lcell_comb \DRC|WideOr10~2 (
// Equation(s):
// \DRC|WideOr10~2_combout  = ( !\DRC|currentState.DRAW_ROCKET_28~q  & ( (!\DRC|currentState.DRAW_BG_RIGHT_4~q  & (!\DRC|currentState.DRAW_ROCKET_30~q  & !\DRC|currentState.DRAW_ROCKET_26~q )) ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_BG_RIGHT_4~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_30~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_26~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_28~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr10~2 .extended_lut = "off";
defparam \DRC|WideOr10~2 .lut_mask = 64'hC000C00000000000;
defparam \DRC|WideOr10~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N45
cyclonev_lcell_comb \DRC|WideOr10~0 (
// Equation(s):
// \DRC|WideOr10~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_25~q  & ( (!\DRC|currentState.DRAW_BG_LEFT_4~q  & (!\DRC|currentState.DRAW_ROCKET_29~q  & (!\DRC|currentState.DRAW_ROCKET_31~q  & !\DRC|currentState.DRAW_ROCKET_27~q ))) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_4~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_29~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_31~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_27~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_25~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr10~0 .extended_lut = "off";
defparam \DRC|WideOr10~0 .lut_mask = 64'h8000000080000000;
defparam \DRC|WideOr10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N0
cyclonev_lcell_comb \DRC|WideOr10~3 (
// Equation(s):
// \DRC|WideOr10~3_combout  = ( \DRC|WideOr10~0_combout  & ( !\DRC|currentState.DRAW_ROCKET_32~q  & ( (!\DRC|currentState.DRAW_ROCKET_19~q  & \DRC|WideOr10~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_ROCKET_19~q ),
	.datac(!\DRC|WideOr10~2_combout ),
	.datad(gnd),
	.datae(!\DRC|WideOr10~0_combout ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_32~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr10~3 .extended_lut = "off";
defparam \DRC|WideOr10~3 .lut_mask = 64'h00000C0C00000000;
defparam \DRC|WideOr10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N30
cyclonev_lcell_comb \DRC|WideOr6~5 (
// Equation(s):
// \DRC|WideOr6~5_combout  = ( !\DRC|currentState.DRAW_ROCKET_24~q  & ( !\DRC|currentState.DRAW_BG_RIGHT_3~q  & ( (!\DRC|currentState.DRAW_ROCKET_18~q  & (!\DRC|currentState.DRAW_ROCKET_22~q  & !\DRC|currentState.DRAW_ROCKET_20~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_18~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_22~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_20~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_24~q ),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~5 .extended_lut = "off";
defparam \DRC|WideOr6~5 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N21
cyclonev_lcell_comb \DRC|WideOr10~1 (
// Equation(s):
// \DRC|WideOr10~1_combout  = ( !\DRC|currentState.DRAW_ROCKET_17~q  & ( !\DRC|currentState.DRAW_ROCKET_21~q  & ( (!\DRC|currentState.DRAW_BG_LEFT_3~q  & !\DRC|currentState.DRAW_ROCKET_23~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_3~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_23~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_17~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_21~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr10~1 .extended_lut = "off";
defparam \DRC|WideOr10~1 .lut_mask = 64'hA0A0000000000000;
defparam \DRC|WideOr10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N36
cyclonev_lcell_comb \DRC|WideOr10 (
// Equation(s):
// \DRC|WideOr10~combout  = ( \DRC|WideOr10~1_combout  & ( (!\DRC|WideOr10~3_combout ) # ((!\DRC|WideOr6~5_combout ) # (!\DRC|WideOr9~3_combout )) ) ) # ( !\DRC|WideOr10~1_combout  )

	.dataa(!\DRC|WideOr10~3_combout ),
	.datab(!\DRC|WideOr6~5_combout ),
	.datac(!\DRC|WideOr9~3_combout ),
	.datad(gnd),
	.datae(!\DRC|WideOr10~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr10~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr10 .extended_lut = "off";
defparam \DRC|WideOr10 .lut_mask = 64'hFFFFFEFEFFFFFEFE;
defparam \DRC|WideOr10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y52_N37
dffeas \DRC|relativeY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr10~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeY[1] .is_wysiwyg = "true";
defparam \DRC|relativeY[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y52_N54
cyclonev_lcell_comb \DRC|WideOr6~2 (
// Equation(s):
// \DRC|WideOr6~2_combout  = ( !\DRC|currentState.DRAW_ROCKET_10~q  & ( !\DRC|currentState.DRAW_ROCKET_42~q  & ( (!\DRC|currentState.DRAW_ROCKET_26~q  & (!\DRC|currentState.DRAW_BG_DOWN_2~q  & !\DRC|currentState.DRAW_ROCKET_58~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_26~q ),
	.datab(!\DRC|currentState.DRAW_BG_DOWN_2~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_58~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_10~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_42~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~2 .extended_lut = "off";
defparam \DRC|WideOr6~2 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N0
cyclonev_lcell_comb \DRC|WideOr5~0 (
// Equation(s):
// \DRC|WideOr5~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_12~q  & ( !\DRC|currentState.DRAW_ROCKET_44~q  & ( (!\DRC|currentState.DRAW_ROCKET_28~q  & (!\DRC|currentState.DRAW_ROCKET_60~q  & !\DRC|currentState.DRAW_BG_DOWN_4~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_28~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_60~q ),
	.datad(!\DRC|currentState.DRAW_BG_DOWN_4~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_12~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_44~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr5~0 .extended_lut = "off";
defparam \DRC|WideOr5~0 .lut_mask = 64'hA000000000000000;
defparam \DRC|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N12
cyclonev_lcell_comb \DRC|WideOr4~1 (
// Equation(s):
// \DRC|WideOr4~1_combout  = ( !\DRC|currentState.DRAW_ROCKET_14~q  & ( !\DRC|currentState.DRAW_BG_DOWN_6~q  & ( (!\DRC|currentState.DRAW_ROCKET_30~q  & (!\DRC|currentState.DRAW_ROCKET_62~q  & !\DRC|currentState.DRAW_ROCKET_46~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_30~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_62~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_46~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_14~q ),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~1 .extended_lut = "off";
defparam \DRC|WideOr4~1 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N39
cyclonev_lcell_comb \DRC|WideOr4~0 (
// Equation(s):
// \DRC|WideOr4~0_combout  = ( !\DRC|currentState.DRAW_ROCKET_48~q  & ( !\DRC|currentState.DRAW_ROCKET_16~q  & ( (!\DRC|currentState.DRAW_ROCKET_32~q  & (!\DRC|currentState.DRAW_ROCKET_64~q  & !\DRC|currentState.DRAW_BG_DOWN_8~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_32~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_64~q ),
	.datac(gnd),
	.datad(!\DRC|currentState.DRAW_BG_DOWN_8~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_48~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_16~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~0 .extended_lut = "off";
defparam \DRC|WideOr4~0 .lut_mask = 64'h8800000000000000;
defparam \DRC|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N18
cyclonev_lcell_comb \DRC|WideOr6~3 (
// Equation(s):
// \DRC|WideOr6~3_combout  = ( \DRC|WideOr4~1_combout  & ( \DRC|WideOr4~0_combout  & ( (\DRC|WideOr6~2_combout  & (\DRC|WideOr6~0_combout  & \DRC|WideOr5~0_combout )) ) ) )

	.dataa(!\DRC|WideOr6~2_combout ),
	.datab(gnd),
	.datac(!\DRC|WideOr6~0_combout ),
	.datad(!\DRC|WideOr5~0_combout ),
	.datae(!\DRC|WideOr4~1_combout ),
	.dataf(!\DRC|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~3 .extended_lut = "off";
defparam \DRC|WideOr6~3 .lut_mask = 64'h0000000000000005;
defparam \DRC|WideOr6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N30
cyclonev_lcell_comb \DRC|WideOr11~1 (
// Equation(s):
// \DRC|WideOr11~1_combout  = ( !\DRC|currentState.DRAW_ROCKET_15~q  & ( (!\DRC|currentState.DRAW_ROCKET_13~q  & (!\DRC|currentState.DRAW_BG_LEFT_2~q  & !\DRC|currentState.DRAW_ROCKET_11~q )) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_13~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_LEFT_2~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_11~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_15~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr11~1 .extended_lut = "off";
defparam \DRC|WideOr11~1 .lut_mask = 64'hA000A00000000000;
defparam \DRC|WideOr11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N30
cyclonev_lcell_comb \DRC|WideOr11~2 (
// Equation(s):
// \DRC|WideOr11~2_combout  = ( !\DRC|currentState.DRAW_ROCKET_9~q  & ( (\DRC|WideOr11~1_combout  & (\DRC|WideOr10~0_combout  & (\DRC|WideOr11~0_combout  & \DRC|WideOr9~0_combout ))) ) )

	.dataa(!\DRC|WideOr11~1_combout ),
	.datab(!\DRC|WideOr10~0_combout ),
	.datac(!\DRC|WideOr11~0_combout ),
	.datad(!\DRC|WideOr9~0_combout ),
	.datae(!\DRC|currentState.DRAW_ROCKET_9~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr11~2 .extended_lut = "off";
defparam \DRC|WideOr11~2 .lut_mask = 64'h0001000000010000;
defparam \DRC|WideOr11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N9
cyclonev_lcell_comb \DRC|WideOr11 (
// Equation(s):
// \DRC|WideOr11~combout  = ( \DRC|currentState.DRAW_BG_DOWN_3~q  ) # ( !\DRC|currentState.DRAW_BG_DOWN_3~q  & ( (((!\DRC|WideOr6~3_combout ) # (!\DRC|WideOr11~2_combout )) # (\DRC|currentState.DRAW_BG_DOWN_5~q )) # (\DRC|currentState.DRAW_BG_DOWN_1~q ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_DOWN_1~q ),
	.datab(!\DRC|currentState.DRAW_BG_DOWN_5~q ),
	.datac(!\DRC|WideOr6~3_combout ),
	.datad(!\DRC|WideOr11~2_combout ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_BG_DOWN_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr11~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr11 .extended_lut = "off";
defparam \DRC|WideOr11 .lut_mask = 64'hFFF7FFF7FFFFFFFF;
defparam \DRC|WideOr11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N11
dffeas \DRC|relativeY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr11~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeY[0] .is_wysiwyg = "true";
defparam \DRC|relativeY[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N39
cyclonev_lcell_comb \Add9~0 (
// Equation(s):
// \Add9~0_combout  = ( \DRC|relativeY [0] & ( \DRC|relativeY [3] & ( (\DRC|relativeY [1]) # (\DRC|relativeY [2]) ) ) ) # ( !\DRC|relativeY [0] & ( \DRC|relativeY [3] & ( \DRC|relativeY [1] ) ) ) # ( \DRC|relativeY [0] & ( !\DRC|relativeY [3] & ( 
// (\DRC|relativeY [2] & \DRC|relativeY [1]) ) ) )

	.dataa(!\DRC|relativeY [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DRC|relativeY [1]),
	.datae(!\DRC|relativeY [0]),
	.dataf(!\DRC|relativeY [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~0 .extended_lut = "off";
defparam \Add9~0 .lut_mask = 64'h0000005500FF55FF;
defparam \Add9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N42
cyclonev_lcell_comb \Add9~1 (
// Equation(s):
// \Add9~1_combout  = ( \DRC|relativeY [0] & ( \DRC|relativeY [3] & ( !\DRC|relativeY [1] $ (\DRC|relativeY [2]) ) ) ) # ( !\DRC|relativeY [0] & ( \DRC|relativeY [3] & ( !\DRC|relativeY [1] ) ) ) # ( \DRC|relativeY [0] & ( !\DRC|relativeY [3] & ( 
// !\DRC|relativeY [1] $ (!\DRC|relativeY [2]) ) ) ) # ( !\DRC|relativeY [0] & ( !\DRC|relativeY [3] & ( \DRC|relativeY [1] ) ) )

	.dataa(!\DRC|relativeY [1]),
	.datab(gnd),
	.datac(!\DRC|relativeY [2]),
	.datad(gnd),
	.datae(!\DRC|relativeY [0]),
	.dataf(!\DRC|relativeY [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add9~1 .extended_lut = "off";
defparam \Add9~1 .lut_mask = 64'h55555A5AAAAAA5A5;
defparam \Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N0
cyclonev_lcell_comb \Add10~46 (
// Equation(s):
// \Add10~46_cout  = CARRY(( \DRC|relativeY [4] ) + ( VCC ) + ( !VCC ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add10~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add10~46 .extended_lut = "off";
defparam \Add10~46 .lut_mask = 64'h0000000000005555;
defparam \Add10~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N3
cyclonev_lcell_comb \Add10~41 (
// Equation(s):
// \Add10~41_sumout  = SUM(( !\DRC|relativeY [4] $ (!\DRC|relativeY [0]) ) + ( \rocketPosition|rocketLocation [6] ) + ( \Add10~46_cout  ))
// \Add10~42  = CARRY(( !\DRC|relativeY [4] $ (!\DRC|relativeY [0]) ) + ( \rocketPosition|rocketLocation [6] ) + ( \Add10~46_cout  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [6]),
	.datad(!\DRC|relativeY [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~41_sumout ),
	.cout(\Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \Add10~41 .extended_lut = "off";
defparam \Add10~41 .lut_mask = 64'h0000F0F0000055AA;
defparam \Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N6
cyclonev_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_sumout  = SUM(( \rocketPosition|rocketLocation [7] ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [1]) ) + ( \Add10~42  ))
// \Add10~2  = CARRY(( \rocketPosition|rocketLocation [7] ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [1]) ) + ( \Add10~42  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeY [1]),
	.datag(gnd),
	.cin(\Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~1_sumout ),
	.cout(\Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \Add10~1 .extended_lut = "off";
defparam \Add10~1 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N9
cyclonev_lcell_comb \Add10~37 (
// Equation(s):
// \Add10~37_sumout  = SUM(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2] $ (\DRC|relativeY [0])) ) + ( \rocketPosition|rocketLocation [8] ) + ( \Add10~2  ))
// \Add10~38  = CARRY(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2] $ (\DRC|relativeY [0])) ) + ( \rocketPosition|rocketLocation [8] ) + ( \Add10~2  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\DRC|relativeY [2]),
	.datad(!\DRC|relativeY [0]),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [8]),
	.datag(gnd),
	.cin(\Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~37_sumout ),
	.cout(\Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \Add10~37 .extended_lut = "off";
defparam \Add10~37 .lut_mask = 64'h0000FF0000005AA5;
defparam \Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N12
cyclonev_lcell_comb \Add10~33 (
// Equation(s):
// \Add10~33_sumout  = SUM(( \rocketPosition|rocketLocation [9] ) + ( !\DRC|relativeY [4] $ (!\Add9~1_combout ) ) + ( \Add10~38  ))
// \Add10~34  = CARRY(( \rocketPosition|rocketLocation [9] ) + ( !\DRC|relativeY [4] $ (!\Add9~1_combout ) ) + ( \Add10~38  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add9~1_combout ),
	.datag(gnd),
	.cin(\Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~33_sumout ),
	.cout(\Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \Add10~33 .extended_lut = "off";
defparam \Add10~33 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N15
cyclonev_lcell_comb \Add10~29 (
// Equation(s):
// \Add10~29_sumout  = SUM(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2] $ (\Add9~0_combout )) ) + ( \rocketPosition|rocketLocation [10] ) + ( \Add10~34  ))
// \Add10~30  = CARRY(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2] $ (\Add9~0_combout )) ) + ( \rocketPosition|rocketLocation [10] ) + ( \Add10~34  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(!\DRC|relativeY [2]),
	.datac(!\Add9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [10]),
	.datag(gnd),
	.cin(\Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~29_sumout ),
	.cout(\Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \Add10~29 .extended_lut = "off";
defparam \Add10~29 .lut_mask = 64'h0000FF0000006969;
defparam \Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N18
cyclonev_lcell_comb \Add10~5 (
// Equation(s):
// \Add10~5_sumout  = SUM(( \rocketPosition|rocketLocation [11] ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [3] $ (((\DRC|relativeY [2] & \Add9~0_combout )))) ) + ( \Add10~30  ))
// \Add10~6  = CARRY(( \rocketPosition|rocketLocation [11] ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [3] $ (((\DRC|relativeY [2] & \Add9~0_combout )))) ) + ( \Add10~30  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(!\DRC|relativeY [3]),
	.datac(!\DRC|relativeY [2]),
	.datad(!\rocketPosition|rocketLocation [11]),
	.datae(gnd),
	.dataf(!\Add9~0_combout ),
	.datag(gnd),
	.cin(\Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~5_sumout ),
	.cout(\Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \Add10~5 .extended_lut = "off";
defparam \Add10~5 .lut_mask = 64'h00009996000000FF;
defparam \Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N21
cyclonev_lcell_comb \Add10~25 (
// Equation(s):
// \Add10~25_sumout  = SUM(( \rocketPosition|rocketLocation [12] ) + ( !\DRC|relativeY [4] $ (((!\DRC|relativeY [3]) # ((!\DRC|relativeY [2]) # (!\Add9~0_combout )))) ) + ( \Add10~6  ))
// \Add10~26  = CARRY(( \rocketPosition|rocketLocation [12] ) + ( !\DRC|relativeY [4] $ (((!\DRC|relativeY [3]) # ((!\DRC|relativeY [2]) # (!\Add9~0_combout )))) ) + ( \Add10~6  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(!\DRC|relativeY [3]),
	.datac(!\DRC|relativeY [2]),
	.datad(!\rocketPosition|rocketLocation [12]),
	.datae(gnd),
	.dataf(!\Add9~0_combout ),
	.datag(gnd),
	.cin(\Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~25_sumout ),
	.cout(\Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \Add10~25 .extended_lut = "off";
defparam \Add10~25 .lut_mask = 64'h0000AAA9000000FF;
defparam \Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N24
cyclonev_lcell_comb \Add10~21 (
// Equation(s):
// \Add10~21_sumout  = SUM(( \rocketPosition|rocketLocation [13] ) + ( \DRC|relativeY [4] ) + ( \Add10~26  ))
// \Add10~22  = CARRY(( \rocketPosition|rocketLocation [13] ) + ( \DRC|relativeY [4] ) + ( \Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|relativeY [4]),
	.datad(!\rocketPosition|rocketLocation [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~21_sumout ),
	.cout(\Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \Add10~21 .extended_lut = "off";
defparam \Add10~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N12
cyclonev_lcell_comb \DRC|WideOr3~0 (
// Equation(s):
// \DRC|WideOr3~0_combout  = ( !\DRC|currentState.DRAW_BG_LEFT_2~q  & ( !\DRC|currentState.DRAW_BG_LEFT_1~q  & ( (!\DRC|currentState.DRAW_BG_LEFT_4~q  & !\DRC|currentState.DRAW_BG_LEFT_3~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_4~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_BG_LEFT_3~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_BG_LEFT_2~q ),
	.dataf(!\DRC|currentState.DRAW_BG_LEFT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr3~0 .extended_lut = "off";
defparam \DRC|WideOr3~0 .lut_mask = 64'hA0A0000000000000;
defparam \DRC|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y52_N57
cyclonev_lcell_comb \DRC|WideOr3~1 (
// Equation(s):
// \DRC|WideOr3~1_combout  = ( \DRC|currentState.DRAW_BG_LEFT_5~q  & ( \DRC|currentState.DRAW_BG_LEFT_6~q  ) ) # ( !\DRC|currentState.DRAW_BG_LEFT_5~q  & ( \DRC|currentState.DRAW_BG_LEFT_6~q  ) ) # ( \DRC|currentState.DRAW_BG_LEFT_5~q  & ( 
// !\DRC|currentState.DRAW_BG_LEFT_6~q  ) ) # ( !\DRC|currentState.DRAW_BG_LEFT_5~q  & ( !\DRC|currentState.DRAW_BG_LEFT_6~q  & ( ((!\DRC|WideOr3~0_combout ) # (\DRC|currentState.DRAW_BG_LEFT_8~q )) # (\DRC|currentState.DRAW_BG_LEFT_7~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_BG_LEFT_7~q ),
	.datab(gnd),
	.datac(!\DRC|WideOr3~0_combout ),
	.datad(!\DRC|currentState.DRAW_BG_LEFT_8~q ),
	.datae(!\DRC|currentState.DRAW_BG_LEFT_5~q ),
	.dataf(!\DRC|currentState.DRAW_BG_LEFT_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr3~1 .extended_lut = "off";
defparam \DRC|WideOr3~1 .lut_mask = 64'hF5FFFFFFFFFFFFFF;
defparam \DRC|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y52_N59
dffeas \DRC|relativeX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeX[3] .is_wysiwyg = "true";
defparam \DRC|relativeX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y52_N33
cyclonev_lcell_comb \DRC|WideOr4~7 (
// Equation(s):
// \DRC|WideOr4~7_combout  = ( !\DRC|currentState.DRAW_ROCKET_29~q  & ( (!\DRC|currentState.DRAW_ROCKET_13~q  & (!\DRC|currentState.DRAW_ROCKET_45~q  & (!\DRC|currentState.DRAW_ROCKET_37~q  & !\DRC|currentState.DRAW_ROCKET_21~q ))) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_13~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_45~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_37~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_21~q ),
	.datae(gnd),
	.dataf(!\DRC|currentState.DRAW_ROCKET_29~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~7 .extended_lut = "off";
defparam \DRC|WideOr4~7 .lut_mask = 64'h8000800000000000;
defparam \DRC|WideOr4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N30
cyclonev_lcell_comb \DRC|WideOr4~6 (
// Equation(s):
// \DRC|WideOr4~6_combout  = ( !\DRC|currentState.DRAW_ROCKET_6~q  & ( !\DRC|currentState.DRAW_BG_UP_6~q  & ( (!\DRC|currentState.DRAW_ROCKET_38~q  & (!\DRC|currentState.DRAW_ROCKET_54~q  & !\DRC|currentState.DRAW_ROCKET_22~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_38~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_54~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_22~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_6~q ),
	.dataf(!\DRC|currentState.DRAW_BG_UP_6~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~6 .extended_lut = "off";
defparam \DRC|WideOr4~6 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr4~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N36
cyclonev_lcell_comb \DRC|WideOr4~8 (
// Equation(s):
// \DRC|WideOr4~8_combout  = ( !\DRC|currentState.DRAW_ROCKET_5~q  & ( \DRC|WideOr4~6_combout  & ( (\DRC|WideOr4~7_combout  & (!\DRC|currentState.DRAW_ROCKET_53~q  & \DRC|WideOr4~1_combout )) ) ) )

	.dataa(!\DRC|WideOr4~7_combout ),
	.datab(!\DRC|currentState.DRAW_ROCKET_53~q ),
	.datac(!\DRC|WideOr4~1_combout ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_5~q ),
	.dataf(!\DRC|WideOr4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~8 .extended_lut = "off";
defparam \DRC|WideOr4~8 .lut_mask = 64'h0000000004040000;
defparam \DRC|WideOr4~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N0
cyclonev_lcell_comb \DRC|WideOr4~2 (
// Equation(s):
// \DRC|WideOr4~2_combout  = ( !\DRC|currentState.DRAW_ROCKET_40~q  & ( (!\DRC|currentState.DRAW_ROCKET_56~q  & (!\DRC|currentState.DRAW_BG_UP_8~q  & (!\DRC|currentState.DRAW_ROCKET_24~q  & !\DRC|currentState.DRAW_ROCKET_8~q ))) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_56~q ),
	.datab(!\DRC|currentState.DRAW_BG_UP_8~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_24~q ),
	.datad(!\DRC|currentState.DRAW_ROCKET_8~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_40~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~2 .extended_lut = "off";
defparam \DRC|WideOr4~2 .lut_mask = 64'h8000000080000000;
defparam \DRC|WideOr4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N24
cyclonev_lcell_comb \DRC|WideOr4~3 (
// Equation(s):
// \DRC|WideOr4~3_combout  = ( !\DRC|currentState.DRAW_ROCKET_23~q  & ( !\DRC|currentState.DRAW_ROCKET_39~q  & ( (!\DRC|currentState.DRAW_ROCKET_31~q  & !\DRC|currentState.DRAW_ROCKET_15~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_31~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_15~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_23~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_39~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~3 .extended_lut = "off";
defparam \DRC|WideOr4~3 .lut_mask = 64'hA0A0000000000000;
defparam \DRC|WideOr4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y52_N51
cyclonev_lcell_comb \DRC|WideOr4~4 (
// Equation(s):
// \DRC|WideOr4~4_combout  = ( !\DRC|currentState.DRAW_ROCKET_7~q  & ( !\DRC|currentState.DRAW_ROCKET_47~q  & ( (\DRC|WideOr4~2_combout  & (!\DRC|currentState.DRAW_ROCKET_63~q  & \DRC|WideOr4~3_combout )) ) ) )

	.dataa(!\DRC|WideOr4~2_combout ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_63~q ),
	.datad(!\DRC|WideOr4~3_combout ),
	.datae(!\DRC|currentState.DRAW_ROCKET_7~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_47~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~4 .extended_lut = "off";
defparam \DRC|WideOr4~4 .lut_mask = 64'h0050000000000000;
defparam \DRC|WideOr4~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N30
cyclonev_lcell_comb \DRC|WideOr4~5 (
// Equation(s):
// \DRC|WideOr4~5_combout  = ( !\DRC|currentState.DRAW_BG_DOWN_7~q  & ( (!\DRC|currentState.DRAW_ROCKET_55~q  & (!\DRC|currentState.DRAW_BG_UP_7~q  & (\DRC|WideOr4~0_combout  & \DRC|WideOr4~4_combout ))) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_55~q ),
	.datab(!\DRC|currentState.DRAW_BG_UP_7~q ),
	.datac(!\DRC|WideOr4~0_combout ),
	.datad(!\DRC|WideOr4~4_combout ),
	.datae(!\DRC|currentState.DRAW_BG_DOWN_7~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4~5 .extended_lut = "off";
defparam \DRC|WideOr4~5 .lut_mask = 64'h0008000000080000;
defparam \DRC|WideOr4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N48
cyclonev_lcell_comb \DRC|WideOr4 (
// Equation(s):
// \DRC|WideOr4~combout  = ( \DRC|currentState.DRAW_BG_DOWN_5~q  & ( \DRC|WideOr4~5_combout  ) ) # ( !\DRC|currentState.DRAW_BG_DOWN_5~q  & ( \DRC|WideOr4~5_combout  & ( ((!\DRC|WideOr4~8_combout ) # (\DRC|currentState.DRAW_BG_UP_5~q )) # 
// (\DRC|currentState.DRAW_ROCKET_61~q ) ) ) ) # ( \DRC|currentState.DRAW_BG_DOWN_5~q  & ( !\DRC|WideOr4~5_combout  ) ) # ( !\DRC|currentState.DRAW_BG_DOWN_5~q  & ( !\DRC|WideOr4~5_combout  ) )

	.dataa(gnd),
	.datab(!\DRC|currentState.DRAW_ROCKET_61~q ),
	.datac(!\DRC|WideOr4~8_combout ),
	.datad(!\DRC|currentState.DRAW_BG_UP_5~q ),
	.datae(!\DRC|currentState.DRAW_BG_DOWN_5~q ),
	.dataf(!\DRC|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr4 .extended_lut = "off";
defparam \DRC|WideOr4 .lut_mask = 64'hFFFFFFFFF3FFFFFF;
defparam \DRC|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N50
dffeas \DRC|relativeX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr4~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeX[2] .is_wysiwyg = "true";
defparam \DRC|relativeX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y52_N12
cyclonev_lcell_comb \DRC|WideOr5~2 (
// Equation(s):
// \DRC|WideOr5~2_combout  = ( !\DRC|currentState.DRAW_ROCKET_19~q  & ( !\DRC|currentState.DRAW_ROCKET_11~q  & ( (!\DRC|currentState.DRAW_ROCKET_35~q  & (!\DRC|currentState.DRAW_ROCKET_43~q  & !\DRC|currentState.DRAW_ROCKET_27~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_35~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_43~q ),
	.datac(!\DRC|currentState.DRAW_ROCKET_27~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_19~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_11~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr5~2 .extended_lut = "off";
defparam \DRC|WideOr5~2 .lut_mask = 64'h8080000000000000;
defparam \DRC|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N48
cyclonev_lcell_comb \DRC|WideOr5~1 (
// Equation(s):
// \DRC|WideOr5~1_combout  = ( !\DRC|currentState.DRAW_ROCKET_4~q  & ( !\DRC|currentState.DRAW_ROCKET_20~q  & ( (!\DRC|currentState.DRAW_ROCKET_36~q  & (!\DRC|currentState.DRAW_ROCKET_52~q  & !\DRC|currentState.DRAW_BG_UP_4~q )) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_36~q ),
	.datab(!\DRC|currentState.DRAW_ROCKET_52~q ),
	.datac(gnd),
	.datad(!\DRC|currentState.DRAW_BG_UP_4~q ),
	.datae(!\DRC|currentState.DRAW_ROCKET_4~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_20~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr5~1 .extended_lut = "off";
defparam \DRC|WideOr5~1 .lut_mask = 64'h8800000000000000;
defparam \DRC|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N27
cyclonev_lcell_comb \DRC|WideOr5~3 (
// Equation(s):
// \DRC|WideOr5~3_combout  = ( !\DRC|currentState.DRAW_ROCKET_51~q  & ( !\DRC|currentState.DRAW_ROCKET_3~q  & ( (\DRC|WideOr5~2_combout  & (\DRC|WideOr5~1_combout  & \DRC|WideOr5~0_combout )) ) ) )

	.dataa(!\DRC|WideOr5~2_combout ),
	.datab(!\DRC|WideOr5~1_combout ),
	.datac(!\DRC|WideOr5~0_combout ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_51~q ),
	.dataf(!\DRC|currentState.DRAW_ROCKET_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr5~3 .extended_lut = "off";
defparam \DRC|WideOr5~3 .lut_mask = 64'h0101000000000000;
defparam \DRC|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y53_N42
cyclonev_lcell_comb \DRC|WideOr5 (
// Equation(s):
// \DRC|WideOr5~combout  = ( \DRC|currentState.DRAW_ROCKET_59~q  & ( \DRC|WideOr4~5_combout  ) ) # ( !\DRC|currentState.DRAW_ROCKET_59~q  & ( \DRC|WideOr4~5_combout  & ( ((!\DRC|WideOr5~3_combout ) # (\DRC|currentState.DRAW_BG_UP_3~q )) # 
// (\DRC|currentState.DRAW_BG_DOWN_3~q ) ) ) ) # ( \DRC|currentState.DRAW_ROCKET_59~q  & ( !\DRC|WideOr4~5_combout  ) ) # ( !\DRC|currentState.DRAW_ROCKET_59~q  & ( !\DRC|WideOr4~5_combout  ) )

	.dataa(!\DRC|currentState.DRAW_BG_DOWN_3~q ),
	.datab(!\DRC|WideOr5~3_combout ),
	.datac(!\DRC|currentState.DRAW_BG_UP_3~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_59~q ),
	.dataf(!\DRC|WideOr4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr5 .extended_lut = "off";
defparam \DRC|WideOr5 .lut_mask = 64'hFFFFFFFFDFDFFFFF;
defparam \DRC|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y53_N43
dffeas \DRC|relativeX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr5~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeX[1] .is_wysiwyg = "true";
defparam \DRC|relativeX[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y53_N45
cyclonev_lcell_comb \DRC|WideOr6~7 (
// Equation(s):
// \DRC|WideOr6~7_combout  = ( !\DRC|currentState.DRAW_ROCKET_2~q  & ( !\DRC|currentState.DRAW_BG_RIGHT_1~q  & ( (!\DRC|currentState.DRAW_ROCKET_4~q  & !\DRC|currentState.DRAW_ROCKET_6~q ) ) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_4~q ),
	.datab(gnd),
	.datac(!\DRC|currentState.DRAW_ROCKET_6~q ),
	.datad(gnd),
	.datae(!\DRC|currentState.DRAW_ROCKET_2~q ),
	.dataf(!\DRC|currentState.DRAW_BG_RIGHT_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~7 .extended_lut = "off";
defparam \DRC|WideOr6~7 .lut_mask = 64'hA0A0000000000000;
defparam \DRC|WideOr6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N33
cyclonev_lcell_comb \DRC|WideOr6~8 (
// Equation(s):
// \DRC|WideOr6~8_combout  = ( \DRC|WideOr6~7_combout  & ( (!\DRC|currentState.DRAW_ROCKET_8~q  & (\DRC|WideOr6~5_combout  & \DRC|WideOr6~6_combout )) ) )

	.dataa(!\DRC|currentState.DRAW_ROCKET_8~q ),
	.datab(gnd),
	.datac(!\DRC|WideOr6~5_combout ),
	.datad(!\DRC|WideOr6~6_combout ),
	.datae(gnd),
	.dataf(!\DRC|WideOr6~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6~8 .extended_lut = "off";
defparam \DRC|WideOr6~8 .lut_mask = 64'h00000000000A000A;
defparam \DRC|WideOr6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y52_N30
cyclonev_lcell_comb \DRC|WideOr6 (
// Equation(s):
// \DRC|WideOr6~combout  = ( \DRC|WideOr6~8_combout  & ( (!\DRC|WideOr6~3_combout ) # ((!\DRC|WideOr6~4_combout ) # (!\DRC|WideOr6~1_combout )) ) ) # ( !\DRC|WideOr6~8_combout  )

	.dataa(gnd),
	.datab(!\DRC|WideOr6~3_combout ),
	.datac(!\DRC|WideOr6~4_combout ),
	.datad(!\DRC|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\DRC|WideOr6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr6 .extended_lut = "off";
defparam \DRC|WideOr6 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \DRC|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y52_N31
dffeas \DRC|relativeX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr6~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|relativeX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|relativeX[0] .is_wysiwyg = "true";
defparam \DRC|relativeX[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N0
cyclonev_lcell_comb \Add5~70 (
// Equation(s):
// \Add5~70_cout  = CARRY(( \DRC|relativeX [4] ) + ( VCC ) + ( !VCC ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add5~70_cout ),
	.shareout());
// synopsys translate_off
defparam \Add5~70 .extended_lut = "off";
defparam \Add5~70 .lut_mask = 64'h0000000000005555;
defparam \Add5~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N3
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( \rocketPosition|rocketLocation [0] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [0]) ) + ( \Add5~70_cout  ))
// \Add5~46  = CARRY(( \rocketPosition|rocketLocation [0] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [0]) ) + ( \Add5~70_cout  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [0]),
	.datag(gnd),
	.cin(\Add5~70_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N6
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( \rocketPosition|rocketLocation [1] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [1]) ) + ( \Add5~46  ))
// \Add5~50  = CARRY(( \rocketPosition|rocketLocation [1] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [1]) ) + ( \Add5~46  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [1]),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N9
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( \rocketPosition|rocketLocation [2] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [2]) ) + ( \Add5~50  ))
// \Add5~54  = CARRY(( \rocketPosition|rocketLocation [2] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [2]) ) + ( \Add5~50  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [2]),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(\Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N12
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( !\DRC|relativeX [4] $ (!\DRC|relativeX [3]) ) + ( \rocketPosition|rocketLocation [3] ) + ( \Add5~54  ))
// \Add5~58  = CARRY(( !\DRC|relativeX [4] $ (!\DRC|relativeX [3]) ) + ( \rocketPosition|rocketLocation [3] ) + ( \Add5~54  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [3]),
	.datad(!\DRC|relativeX [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(\Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h0000F0F0000055AA;
defparam \Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N15
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( \DRC|relativeX [4] ) + ( \rocketPosition|rocketLocation [4] ) + ( \Add5~58  ))
// \Add5~62  = CARRY(( \DRC|relativeX [4] ) + ( \rocketPosition|rocketLocation [4] ) + ( \Add5~58  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N18
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( \DRC|relativeX [4] ) + ( \rocketPosition|rocketLocation [5] ) + ( \Add5~62  ))
// \Add5~66  = CARRY(( \DRC|relativeX [4] ) + ( \rocketPosition|rocketLocation [5] ) + ( \Add5~62  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [5]),
	.datac(!\DRC|relativeX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N21
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( \Add10~41_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~66  ))
// \Add5~42  = CARRY(( \Add10~41_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~66  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add10~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N24
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( \Add10~1_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~42  ))
// \Add5~2  = CARRY(( \Add10~1_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|relativeX [4]),
	.datad(!\Add10~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( \Add10~37_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~2  ))
// \Add5~38  = CARRY(( \Add10~37_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~2  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N30
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( \DRC|relativeX [4] ) + ( \Add10~33_sumout  ) + ( \Add5~38  ))
// \Add5~34  = CARRY(( \DRC|relativeX [4] ) + ( \Add10~33_sumout  ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(!\Add10~33_sumout ),
	.datac(!\DRC|relativeX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N33
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( \Add10~29_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~34  ))
// \Add5~30  = CARRY(( \Add10~29_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~34  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N36
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( \DRC|relativeX [4] ) + ( \Add10~5_sumout  ) + ( \Add5~30  ))
// \Add5~6  = CARRY(( \DRC|relativeX [4] ) + ( \Add10~5_sumout  ) + ( \Add5~30  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(!\Add10~5_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000CCCC00005555;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N39
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( \Add10~25_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~6  ))
// \Add5~26  = CARRY(( \Add10~25_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~6  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add10~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N42
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( \DRC|relativeX [4] ) + ( \Add10~21_sumout  ) + ( \Add5~26  ))
// \Add5~22  = CARRY(( \DRC|relativeX [4] ) + ( \Add10~21_sumout  ) + ( \Add5~26  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(!\Add10~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000CCCC00005555;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N43
dffeas \backgroundMapAddress[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[13]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[13] .is_wysiwyg = "true";
defparam \backgroundMapAddress[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N0
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( backgroundCounter[0] ) + ( VCC ) + ( !VCC ))
// \Add0~58  = CARRY(( backgroundCounter[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N6
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( backgroundCounter[2] ) + ( GND ) + ( \Add0~62  ))
// \Add0~66  = CARRY(( backgroundCounter[2] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(!backgroundCounter[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N9
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( backgroundCounter[3] ) + ( GND ) + ( \Add0~66  ))
// \Add0~2  = CARRY(( backgroundCounter[3] ) + ( GND ) + ( \Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N11
dffeas \backgroundCounter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[3] .is_wysiwyg = "true";
defparam \backgroundCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( backgroundCounter[4] ) + ( GND ) + ( \Add0~2  ))
// \Add0~30  = CARRY(( backgroundCounter[4] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!backgroundCounter[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N14
dffeas \backgroundCounter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[4] .is_wysiwyg = "true";
defparam \backgroundCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N15
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( backgroundCounter[5] ) + ( GND ) + ( \Add0~30  ))
// \Add0~10  = CARRY(( backgroundCounter[5] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N17
dffeas \backgroundCounter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[5] .is_wysiwyg = "true";
defparam \backgroundCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N18
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( backgroundCounter[6] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( backgroundCounter[6] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N20
dffeas \backgroundCounter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[6] .is_wysiwyg = "true";
defparam \backgroundCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N21
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( backgroundCounter[7] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( backgroundCounter[7] ) + ( GND ) + ( \Add0~14  ))

	.dataa(!backgroundCounter[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N23
dffeas \backgroundCounter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[7] .is_wysiwyg = "true";
defparam \backgroundCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N24
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( backgroundCounter[8] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( backgroundCounter[8] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N26
dffeas \backgroundCounter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[8] .is_wysiwyg = "true";
defparam \backgroundCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N27
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( backgroundCounter[9] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( backgroundCounter[9] ) + ( GND ) + ( \Add0~22  ))

	.dataa(!backgroundCounter[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N29
dffeas \backgroundCounter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[9] .is_wysiwyg = "true";
defparam \backgroundCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N30
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( backgroundCounter[10] ) + ( GND ) + ( \Add0~26  ))
// \Add0~6  = CARRY(( backgroundCounter[10] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!backgroundCounter[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N32
dffeas \backgroundCounter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[10] .is_wysiwyg = "true";
defparam \backgroundCounter[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N12
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( backgroundCounter[6] & ( (backgroundCounter[5] & (backgroundCounter[8] & (!backgroundCounter[10] & backgroundCounter[7]))) ) )

	.dataa(!backgroundCounter[5]),
	.datab(!backgroundCounter[8]),
	.datac(!backgroundCounter[10]),
	.datad(!backgroundCounter[7]),
	.datae(gnd),
	.dataf(!backgroundCounter[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000000100010;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N33
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( backgroundCounter[11] ) + ( GND ) + ( \Add0~6  ))
// \Add0~38  = CARRY(( backgroundCounter[11] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!backgroundCounter[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N35
dffeas \backgroundCounter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[11] .is_wysiwyg = "true";
defparam \backgroundCounter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N36
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( backgroundCounter[12] ) + ( GND ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( backgroundCounter[12] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N38
dffeas \backgroundCounter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[12] .is_wysiwyg = "true";
defparam \backgroundCounter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( backgroundCounter[13] ) + ( GND ) + ( \Add0~34  ))
// \Add0~54  = CARRY(( backgroundCounter[13] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N41
dffeas \backgroundCounter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[13] .is_wysiwyg = "true";
defparam \backgroundCounter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N42
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( backgroundCounter[14] ) + ( GND ) + ( \Add0~54  ))
// \Add0~50  = CARRY(( backgroundCounter[14] ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!backgroundCounter[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N44
dffeas \backgroundCounter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[14] .is_wysiwyg = "true";
defparam \backgroundCounter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N45
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( backgroundCounter[15] ) + ( GND ) + ( \Add0~50  ))
// \Add0~46  = CARRY(( backgroundCounter[15] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N47
dffeas \backgroundCounter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[15] .is_wysiwyg = "true";
defparam \backgroundCounter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N48
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( backgroundCounter[16] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!backgroundCounter[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N50
dffeas \backgroundCounter[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[16]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[16] .is_wysiwyg = "true";
defparam \backgroundCounter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N54
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( backgroundCounter[9] & ( backgroundCounter[16] & ( (!backgroundCounter[12] & (!backgroundCounter[15] & (backgroundCounter[11] & backgroundCounter[4]))) ) ) )

	.dataa(!backgroundCounter[12]),
	.datab(!backgroundCounter[15]),
	.datac(!backgroundCounter[11]),
	.datad(!backgroundCounter[4]),
	.datae(!backgroundCounter[9]),
	.dataf(!backgroundCounter[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h0000000000000008;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N24
cyclonev_lcell_comb \backgroundCounter[9]~0 (
// Equation(s):
// \backgroundCounter[9]~0_combout  = ( \Equal0~1_combout  & ( \Equal0~2_combout  & ( (!\KEY[0]~input_o ) # ((!\queuereset~q ) # ((\Equal0~0_combout  & backgroundCounter[3]))) ) ) ) # ( !\Equal0~1_combout  & ( \Equal0~2_combout  & ( (!\KEY[0]~input_o ) # 
// (!\queuereset~q ) ) ) ) # ( \Equal0~1_combout  & ( !\Equal0~2_combout  & ( (!\KEY[0]~input_o ) # (!\queuereset~q ) ) ) ) # ( !\Equal0~1_combout  & ( !\Equal0~2_combout  & ( (!\KEY[0]~input_o ) # (!\queuereset~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!backgroundCounter[3]),
	.datad(!\queuereset~q ),
	.datae(!\Equal0~1_combout ),
	.dataf(!\Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\backgroundCounter[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \backgroundCounter[9]~0 .extended_lut = "off";
defparam \backgroundCounter[9]~0 .lut_mask = 64'hFFAAFFAAFFAAFFAB;
defparam \backgroundCounter[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N2
dffeas \backgroundCounter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[0] .is_wysiwyg = "true";
defparam \backgroundCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y53_N3
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( backgroundCounter[1] ) + ( GND ) + ( \Add0~58  ))
// \Add0~62  = CARRY(( backgroundCounter[1] ) + ( GND ) + ( \Add0~58  ))

	.dataa(!backgroundCounter[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y53_N5
dffeas \backgroundCounter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[1] .is_wysiwyg = "true";
defparam \backgroundCounter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y53_N8
dffeas \backgroundCounter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\backgroundCounter[9]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundCounter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundCounter[2] .is_wysiwyg = "true";
defparam \backgroundCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N18
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( backgroundCounter[0] & ( (backgroundCounter[2] & (!backgroundCounter[14] & (backgroundCounter[13] & backgroundCounter[1]))) ) )

	.dataa(!backgroundCounter[2]),
	.datab(!backgroundCounter[14]),
	.datac(!backgroundCounter[13]),
	.datad(!backgroundCounter[1]),
	.datae(gnd),
	.dataf(!backgroundCounter[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h0000000000040004;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N30
cyclonev_lcell_comb \queuereset~0 (
// Equation(s):
// \queuereset~0_combout  = ( \Equal0~0_combout  & ( (\queuereset~q  & ((!\Equal0~2_combout ) # ((!\Equal0~1_combout ) # (!backgroundCounter[3])))) ) ) # ( !\Equal0~0_combout  & ( \queuereset~q  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~1_combout ),
	.datac(!backgroundCounter[3]),
	.datad(!\queuereset~q ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\queuereset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \queuereset~0 .extended_lut = "off";
defparam \queuereset~0 .lut_mask = 64'h00FF00FF00FE00FE;
defparam \queuereset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N32
dffeas queuereset(
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\queuereset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\queuereset~q ),
	.prn(vcc));
// synopsys translate_off
defparam queuereset.is_wysiwyg = "true";
defparam queuereset.power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N4
dffeas \inputToVGA[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[13]~feeder_combout ),
	.asdata(backgroundMapAddress[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[13] .is_wysiwyg = "true";
defparam \inputToVGA[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N42
cyclonev_lcell_comb \inputToVGA[16]~feeder (
// Equation(s):
// \inputToVGA[16]~feeder_combout  = ( \rocketPosition|rocketLocation [16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[16]~feeder .extended_lut = "off";
defparam \inputToVGA[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N27
cyclonev_lcell_comb \Add10~17 (
// Equation(s):
// \Add10~17_sumout  = SUM(( \rocketPosition|rocketLocation [14] ) + ( \DRC|relativeY [4] ) + ( \Add10~22  ))
// \Add10~18  = CARRY(( \rocketPosition|rocketLocation [14] ) + ( \DRC|relativeY [4] ) + ( \Add10~22  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~17_sumout ),
	.cout(\Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \Add10~17 .extended_lut = "off";
defparam \Add10~17 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N30
cyclonev_lcell_comb \Add10~13 (
// Equation(s):
// \Add10~13_sumout  = SUM(( \rocketPosition|rocketLocation [15] ) + ( \DRC|relativeY [4] ) + ( \Add10~18  ))
// \Add10~14  = CARRY(( \rocketPosition|rocketLocation [15] ) + ( \DRC|relativeY [4] ) + ( \Add10~18  ))

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [15]),
	.datac(!\DRC|relativeY [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~13_sumout ),
	.cout(\Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \Add10~13 .extended_lut = "off";
defparam \Add10~13 .lut_mask = 64'h0000F0F000003333;
defparam \Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N33
cyclonev_lcell_comb \Add10~9 (
// Equation(s):
// \Add10~9_sumout  = SUM(( \rocketPosition|rocketLocation [16] ) + ( \DRC|relativeY [4] ) + ( \Add10~14  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~9 .extended_lut = "off";
defparam \Add10~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N45
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( \Add10~17_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~22  ))
// \Add5~18  = CARRY(( \Add10~17_sumout  ) + ( \DRC|relativeX [4] ) + ( \Add5~22  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add10~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N48
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( \DRC|relativeX [4] ) + ( \Add10~13_sumout  ) + ( \Add5~18  ))
// \Add5~14  = CARRY(( \DRC|relativeX [4] ) + ( \Add10~13_sumout  ) + ( \Add5~18  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\Add10~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y51_N51
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( \DRC|relativeX [4] ) + ( \Add10~9_sumout  ) + ( \Add5~14  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add10~9_sumout ),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FF0000005555;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N52
dffeas \backgroundMapAddress[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[16]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[16] .is_wysiwyg = "true";
defparam \backgroundMapAddress[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N44
dffeas \inputToVGA[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[16]~feeder_combout ),
	.asdata(backgroundMapAddress[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[16] .is_wysiwyg = "true";
defparam \inputToVGA[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N18
cyclonev_lcell_comb \inputToVGA[15]~feeder (
// Equation(s):
// \inputToVGA[15]~feeder_combout  = ( \rocketPosition|rocketLocation [15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[15]~feeder .extended_lut = "off";
defparam \inputToVGA[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N49
dffeas \backgroundMapAddress[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[15]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[15] .is_wysiwyg = "true";
defparam \backgroundMapAddress[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N19
dffeas \inputToVGA[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[15]~feeder_combout ),
	.asdata(backgroundMapAddress[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[15] .is_wysiwyg = "true";
defparam \inputToVGA[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N24
cyclonev_lcell_comb \inputToVGA[14]~feeder (
// Equation(s):
// \inputToVGA[14]~feeder_combout  = \rocketPosition|rocketLocation [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[14]~feeder .extended_lut = "off";
defparam \inputToVGA[14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N46
dffeas \backgroundMapAddress[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[14]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[14] .is_wysiwyg = "true";
defparam \backgroundMapAddress[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N26
dffeas \inputToVGA[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[14]~feeder_combout ),
	.asdata(backgroundMapAddress[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[14] .is_wysiwyg = "true";
defparam \inputToVGA[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N51
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  = ( inputToVGA[14] & ( (!inputToVGA[13] & (!inputToVGA[16] & inputToVGA[15])) # (inputToVGA[13] & ((!inputToVGA[15]))) ) ) # ( !inputToVGA[14] & ( (!inputToVGA[13] & 
// (inputToVGA[16] & !inputToVGA[15])) # (inputToVGA[13] & (!inputToVGA[16] $ (inputToVGA[15]))) ) )

	.dataa(!inputToVGA[13]),
	.datab(!inputToVGA[16]),
	.datac(gnd),
	.datad(!inputToVGA[15]),
	.datae(gnd),
	.dataf(!inputToVGA[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2 .lut_mask = 64'h6611661155885588;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N3
cyclonev_lcell_comb \inputToVGA[12]~feeder (
// Equation(s):
// \inputToVGA[12]~feeder_combout  = ( \rocketPosition|rocketLocation [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[12]~feeder .extended_lut = "off";
defparam \inputToVGA[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N40
dffeas \backgroundMapAddress[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[12]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[12] .is_wysiwyg = "true";
defparam \backgroundMapAddress[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N4
dffeas \inputToVGA[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[12]~feeder_combout ),
	.asdata(backgroundMapAddress[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputToVGA[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[12]~DUPLICATE .is_wysiwyg = "true";
defparam \inputToVGA[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N9
cyclonev_lcell_comb \inputToVGA[11]~feeder (
// Equation(s):
// \inputToVGA[11]~feeder_combout  = \rocketPosition|rocketLocation [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[11]~feeder .extended_lut = "off";
defparam \inputToVGA[11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N37
dffeas \backgroundMapAddress[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[11]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[11] .is_wysiwyg = "true";
defparam \backgroundMapAddress[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N11
dffeas \inputToVGA[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[11]~feeder_combout ),
	.asdata(backgroundMapAddress[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[11] .is_wysiwyg = "true";
defparam \inputToVGA[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N42
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  = ( inputToVGA[15] & ( inputToVGA[13] & ( (!inputToVGA[16] & (((inputToVGA[14] & !\inputToVGA[12]~DUPLICATE_q )))) # (inputToVGA[16] & (inputToVGA[11] & (!inputToVGA[14] & 
// \inputToVGA[12]~DUPLICATE_q ))) ) ) ) # ( !inputToVGA[15] & ( inputToVGA[13] & ( (!inputToVGA[11] & ((!inputToVGA[16] & (!inputToVGA[14] & \inputToVGA[12]~DUPLICATE_q )) # (inputToVGA[16] & ((!inputToVGA[14]) # (\inputToVGA[12]~DUPLICATE_q ))))) # 
// (inputToVGA[11] & (((!inputToVGA[14]) # (\inputToVGA[12]~DUPLICATE_q )) # (inputToVGA[16]))) ) ) ) # ( inputToVGA[15] & ( !inputToVGA[13] & ( (!inputToVGA[16] & (((!inputToVGA[14]) # (\inputToVGA[12]~DUPLICATE_q )) # (inputToVGA[11]))) # (inputToVGA[16] & 
// (((!\inputToVGA[12]~DUPLICATE_q ) # (inputToVGA[14])))) ) ) ) # ( !inputToVGA[15] & ( !inputToVGA[13] & ( (!inputToVGA[16] & (((inputToVGA[14] & !\inputToVGA[12]~DUPLICATE_q )))) # (inputToVGA[16] & (inputToVGA[11] & (!inputToVGA[14] & 
// \inputToVGA[12]~DUPLICATE_q ))) ) ) )

	.dataa(!inputToVGA[11]),
	.datab(!inputToVGA[16]),
	.datac(!inputToVGA[14]),
	.datad(!\inputToVGA[12]~DUPLICATE_q ),
	.datae(!inputToVGA[15]),
	.dataf(!inputToVGA[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .lut_mask = 64'h0C10F7CF71F70C10;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y51_N30
cyclonev_lcell_comb \inputToVGA[10]~feeder (
// Equation(s):
// \inputToVGA[10]~feeder_combout  = ( \rocketPosition|rocketLocation [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[10]~feeder .extended_lut = "off";
defparam \inputToVGA[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N35
dffeas \backgroundMapAddress[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[10]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[10] .is_wysiwyg = "true";
defparam \backgroundMapAddress[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y51_N31
dffeas \inputToVGA[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[10]~feeder_combout ),
	.asdata(backgroundMapAddress[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[10] .is_wysiwyg = "true";
defparam \inputToVGA[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N48
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  = ( \inputToVGA[12]~DUPLICATE_q  & ( (!inputToVGA[16] & (!inputToVGA[14] $ (((!inputToVGA[15]) # (inputToVGA[13]))))) # (inputToVGA[16] & ((!inputToVGA[14]) # 
// ((!inputToVGA[13] & inputToVGA[15])))) ) ) # ( !\inputToVGA[12]~DUPLICATE_q  & ( (!inputToVGA[16] & ((!inputToVGA[13] & (!inputToVGA[14] & inputToVGA[15])) # (inputToVGA[13] & (inputToVGA[14] & !inputToVGA[15])))) # (inputToVGA[16] & (!inputToVGA[14] $ 
// (((!inputToVGA[13] & inputToVGA[15]))))) ) )

	.dataa(!inputToVGA[13]),
	.datab(!inputToVGA[16]),
	.datac(!inputToVGA[14]),
	.datad(!inputToVGA[15]),
	.datae(gnd),
	.dataf(!\inputToVGA[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .lut_mask = 64'h349234923CB63CB6;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N54
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  = ( inputToVGA[10] & ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  & ( (!inputToVGA[11] & ((!\inputToVGA[12]~DUPLICATE_q  $ 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout )) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout ))) # (inputToVGA[11] & ((!\inputToVGA[12]~DUPLICATE_q ) # 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  $ (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout )))) ) ) ) # ( !inputToVGA[10] & ( 
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & (!\inputToVGA[12]~DUPLICATE_q  $ 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ))))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & ((!\inputToVGA[12]~DUPLICATE_q  & 
// ((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ) # (inputToVGA[11]))) # (\inputToVGA[12]~DUPLICATE_q  & ((!inputToVGA[11]) # (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ))))) ) ) ) # 
// ( inputToVGA[10] & ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout )) # (\inputToVGA[12]~DUPLICATE_q ))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ) # (!\inputToVGA[12]~DUPLICATE_q  $ (inputToVGA[11])))) ) ) ) # ( !inputToVGA[10] & ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  & ( 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & (((\inputToVGA[12]~DUPLICATE_q  & inputToVGA[11])) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout  & ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ) # ((!\inputToVGA[12]~DUPLICATE_q  & !inputToVGA[11])))) ) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[96]~2_combout ),
	.datab(!\inputToVGA[12]~DUPLICATE_q ),
	.datac(!inputToVGA[11]),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datae(!inputToVGA[10]),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .lut_mask = 64'h57EA77EB9D76DD7E;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N10
dffeas \inputToVGA[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[11]~feeder_combout ),
	.asdata(backgroundMapAddress[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputToVGA[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[11]~DUPLICATE .is_wysiwyg = "true";
defparam \inputToVGA[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N12
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( !\inputToVGA[11]~DUPLICATE_q  ) ) # ( 
// !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( \inputToVGA[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inputToVGA[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y51_N5
dffeas \inputToVGA[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[12]~feeder_combout ),
	.asdata(backgroundMapAddress[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[12] .is_wysiwyg = "true";
defparam \inputToVGA[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N9
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( !\inputToVGA[11]~DUPLICATE_q  $ 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  $ (!inputToVGA[12])) ) ) # ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  & ( 
// !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  $ (!inputToVGA[12]) ) )

	.dataa(!\inputToVGA[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datad(!inputToVGA[12]),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .lut_mask = 64'h0FF00FF0A55AA55A;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N6
cyclonev_lcell_comb \inputToVGA[9]~feeder (
// Equation(s):
// \inputToVGA[9]~feeder_combout  = ( \rocketPosition|rocketLocation [9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[9]~feeder .extended_lut = "off";
defparam \inputToVGA[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N31
dffeas \backgroundMapAddress[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[9]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[9] .is_wysiwyg = "true";
defparam \backgroundMapAddress[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N7
dffeas \inputToVGA[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[9]~feeder_combout ),
	.asdata(backgroundMapAddress[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[9] .is_wysiwyg = "true";
defparam \inputToVGA[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N54
cyclonev_lcell_comb \inputToVGA[8]~feeder (
// Equation(s):
// \inputToVGA[8]~feeder_combout  = \rocketPosition|rocketLocation [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[8]~feeder .extended_lut = "off";
defparam \inputToVGA[8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N28
dffeas \backgroundMapAddress[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[8]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[8] .is_wysiwyg = "true";
defparam \backgroundMapAddress[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N55
dffeas \inputToVGA[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[8]~feeder_combout ),
	.asdata(backgroundMapAddress[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[8] .is_wysiwyg = "true";
defparam \inputToVGA[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N24
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  = ( inputToVGA[9] & ( inputToVGA[8] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & 
// (((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout )) # (inputToVGA[10]))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & ((!inputToVGA[10]) # ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout )))) ) ) ) # ( !inputToVGA[9] & ( inputToVGA[8] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ((inputToVGA[10]))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (((!inputToVGA[10])) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ))) ) ) ) # ( inputToVGA[9] & ( !inputToVGA[8] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ((inputToVGA[10]))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (!inputToVGA[10]))) ) ) ) # ( !inputToVGA[9] & ( !inputToVGA[8] & ( (!inputToVGA[10] & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )))) # (inputToVGA[10] & 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  $ (((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ))))) ) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datac(!inputToVGA[10]),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datae(!inputToVGA[9]),
	.dataf(!inputToVGA[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .lut_mask = 64'h35A91C983DB95EDA;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N18
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ( 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (((!inputToVGA[9])))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (!inputToVGA[10] $ (inputToVGA[9]))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (!inputToVGA[10] & 
// inputToVGA[9])))) ) ) # ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & ((inputToVGA[9]))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & (inputToVGA[10] & !inputToVGA[9])))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & (((!inputToVGA[9])))) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datac(!inputToVGA[10]),
	.datad(!inputToVGA[9]),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3 .lut_mask = 64'h57885788EA14EA14;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N21
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout  = ( inputToVGA[10] & ( (!inputToVGA[9] & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )))) # (inputToVGA[9] & 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )) ) ) # ( !inputToVGA[10] & ( (!inputToVGA[9] & (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )))) # (inputToVGA[9] & 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout )) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datad(!inputToVGA[9]),
	.datae(gnd),
	.dataf(!inputToVGA[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4 .lut_mask = 64'h0B550B55D0AAD0AA;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N30
cyclonev_lcell_comb \inputToVGA[7]~feeder (
// Equation(s):
// \inputToVGA[7]~feeder_combout  = ( \rocketPosition|rocketLocation [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[7]~feeder .extended_lut = "off";
defparam \inputToVGA[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N26
dffeas \backgroundMapAddress[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[7]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[7] .is_wysiwyg = "true";
defparam \backgroundMapAddress[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y51_N32
dffeas \inputToVGA[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[7]~feeder_combout ),
	.asdata(backgroundMapAddress[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[7] .is_wysiwyg = "true";
defparam \inputToVGA[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N36
cyclonev_lcell_comb \inputToVGA[6]~feeder (
// Equation(s):
// \inputToVGA[6]~feeder_combout  = ( \rocketPosition|rocketLocation [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[6]~feeder .extended_lut = "off";
defparam \inputToVGA[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N22
dffeas \backgroundMapAddress[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[6]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[6] .is_wysiwyg = "true";
defparam \backgroundMapAddress[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y51_N37
dffeas \inputToVGA[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[6]~feeder_combout ),
	.asdata(backgroundMapAddress[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[6] .is_wysiwyg = "true";
defparam \inputToVGA[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N48
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  = ( inputToVGA[8] & ( inputToVGA[6] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ) # ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout )))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  $ (((!inputToVGA[7]))))) ) ) ) # ( !inputToVGA[8] & ( inputToVGA[6] & ( 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout )) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & ((!inputToVGA[7]))))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & (((inputToVGA[7])) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ))) ) ) ) # ( inputToVGA[8] & ( !inputToVGA[6] & ( 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & ((inputToVGA[7]) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout )))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout )) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & ((!inputToVGA[7]))))) ) ) ) # ( !inputToVGA[8] & ( !inputToVGA[6] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout )) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & ((!inputToVGA[7]))))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout ) # (inputToVGA[7])))) ) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout ),
	.datad(!inputToVGA[7]),
	.datae(!inputToVGA[8]),
	.dataf(!inputToVGA[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h3A1959C83B5DD9EA;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N36
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  = ( inputToVGA[7] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout  & 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout )) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout  & ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ) # 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  $ (inputToVGA[8])))) ) ) # ( !inputToVGA[7] & ( (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout  & 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & inputToVGA[8])) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ))) # 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout  & ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ) # 
// ((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout  & !inputToVGA[8])))) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[137]~4_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[136]~3_combout ),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datad(!inputToVGA[8]),
	.datae(gnd),
	.dataf(!inputToVGA[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .lut_mask = 64'h5E7A5E7A7E7B7E7B;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N45
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !inputToVGA[8] $ 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  & !inputToVGA[7]))) ) ) # ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  & ( !inputToVGA[8] $ 
// (((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ) # (inputToVGA[7]))) ) )

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datab(!inputToVGA[7]),
	.datac(gnd),
	.datad(!inputToVGA[8]),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5 .lut_mask = 64'h44BB44BBBB44BB44;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N42
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout  = (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ (!inputToVGA[7])) # (inputToVGA[6])

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datab(!inputToVGA[7]),
	.datac(!inputToVGA[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .lut_mask = 64'h6F6F6F6F6F6F6F6F;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N51
cyclonev_lcell_comb \inputToVGA[5]~feeder (
// Equation(s):
// \inputToVGA[5]~feeder_combout  = ( \rocketPosition|rocketLocation [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[5]~feeder .extended_lut = "off";
defparam \inputToVGA[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N19
dffeas \backgroundMapAddress[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[5]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[5] .is_wysiwyg = "true";
defparam \backgroundMapAddress[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N52
dffeas \inputToVGA[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[5]~feeder_combout ),
	.asdata(backgroundMapAddress[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[5] .is_wysiwyg = "true";
defparam \inputToVGA[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N33
cyclonev_lcell_comb \inputToVGA[4]~feeder (
// Equation(s):
// \inputToVGA[4]~feeder_combout  = ( \rocketPosition|rocketLocation [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketPosition|rocketLocation [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[4]~feeder .extended_lut = "off";
defparam \inputToVGA[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \inputToVGA[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N17
dffeas \backgroundMapAddress[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[4]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[4] .is_wysiwyg = "true";
defparam \backgroundMapAddress[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N35
dffeas \inputToVGA[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[4]~feeder_combout ),
	.asdata(backgroundMapAddress[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[4] .is_wysiwyg = "true";
defparam \inputToVGA[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N42
cyclonev_lcell_comb \inputToVGA[3]~feeder (
// Equation(s):
// \inputToVGA[3]~feeder_combout  = \rocketPosition|rocketLocation [3]

	.dataa(gnd),
	.datab(!\rocketPosition|rocketLocation [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[3]~feeder .extended_lut = "off";
defparam \inputToVGA[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \inputToVGA[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N13
dffeas \backgroundMapAddress[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[3]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[3] .is_wysiwyg = "true";
defparam \backgroundMapAddress[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N44
dffeas \inputToVGA[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[3]~feeder_combout ),
	.asdata(backgroundMapAddress[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[3] .is_wysiwyg = "true";
defparam \inputToVGA[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N27
cyclonev_lcell_comb \inputToVGA[2]~feeder (
// Equation(s):
// \inputToVGA[2]~feeder_combout  = \rocketPosition|rocketLocation [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[2]~feeder .extended_lut = "off";
defparam \inputToVGA[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N10
dffeas \backgroundMapAddress[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[2]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[2] .is_wysiwyg = "true";
defparam \backgroundMapAddress[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y51_N29
dffeas \inputToVGA[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[2]~feeder_combout ),
	.asdata(backgroundMapAddress[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[2] .is_wysiwyg = "true";
defparam \inputToVGA[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N39
cyclonev_lcell_comb \inputToVGA[1]~feeder (
// Equation(s):
// \inputToVGA[1]~feeder_combout  = \rocketPosition|rocketLocation [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[1]~feeder .extended_lut = "off";
defparam \inputToVGA[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N8
dffeas \backgroundMapAddress[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[1]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[1] .is_wysiwyg = "true";
defparam \backgroundMapAddress[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N40
dffeas \inputToVGA[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[1]~feeder_combout ),
	.asdata(backgroundMapAddress[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inputToVGA[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[1]~DUPLICATE .is_wysiwyg = "true";
defparam \inputToVGA[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N0
cyclonev_lcell_comb \inputToVGA[0]~feeder (
// Equation(s):
// \inputToVGA[0]~feeder_combout  = \rocketPosition|rocketLocation [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketPosition|rocketLocation [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inputToVGA[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inputToVGA[0]~feeder .extended_lut = "off";
defparam \inputToVGA[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \inputToVGA[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N4
dffeas \backgroundMapAddress[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(backgroundMapAddress[0]),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[0] .is_wysiwyg = "true";
defparam \backgroundMapAddress[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N1
dffeas \inputToVGA[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[0]~feeder_combout ),
	.asdata(backgroundMapAddress[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[0] .is_wysiwyg = "true";
defparam \inputToVGA[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N0
cyclonev_lcell_comb \Add2~38 (
// Equation(s):
// \Add2~38_cout  = CARRY(( \DRC|relativeX [4] ) + ( VCC ) + ( !VCC ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~38 .extended_lut = "off";
defparam \Add2~38 .lut_mask = 64'h0000000000005555;
defparam \Add2~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N3
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( inputToVGA[0] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [0]) ) + ( \Add2~38_cout  ))
// \Add2~14  = CARRY(( inputToVGA[0] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [0]) ) + ( \Add2~38_cout  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!inputToVGA[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [0]),
	.datag(gnd),
	.cin(\Add2~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000AA5500000F0F;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N6
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !\DRC|relativeX [4] $ (!\DRC|relativeX [1]) ) + ( \inputToVGA[1]~DUPLICATE_q  ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( !\DRC|relativeX [4] $ (!\DRC|relativeX [1]) ) + ( \inputToVGA[1]~DUPLICATE_q  ) + ( \Add2~14  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(!\DRC|relativeX [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inputToVGA[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FF0000005A5A;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N9
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( inputToVGA[2] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [2]) ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( inputToVGA[2] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [2]) ) + ( \Add2~18  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!inputToVGA[2]),
	.datae(gnd),
	.dataf(!\DRC|relativeX [2]),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000AA55000000FF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N12
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( inputToVGA[3] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [3]) ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( inputToVGA[3] ) + ( !\DRC|relativeX [4] $ (!\DRC|relativeX [3]) ) + ( \Add2~22  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!inputToVGA[3]),
	.datae(gnd),
	.dataf(!\DRC|relativeX [3]),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000AA55000000FF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N15
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \DRC|relativeX [4] ) + ( inputToVGA[4] ) + ( \Add2~26  ))
// \Add2~30  = CARRY(( \DRC|relativeX [4] ) + ( inputToVGA[4] ) + ( \Add2~26  ))

	.dataa(!\DRC|relativeX [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inputToVGA[4]),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF0000005555;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N18
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( \DRC|relativeX [4] ) + ( inputToVGA[5] ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( \DRC|relativeX [4] ) + ( inputToVGA[5] ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!inputToVGA[5]),
	.datac(!\DRC|relativeX [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N21
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \DRC|relativeX [4] ) + ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  $ (!inputToVGA[6]) ) + ( \Add2~34  ))
// \Add2~10  = CARRY(( \DRC|relativeX [4] ) + ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  $ (!inputToVGA[6]) ) + ( \Add2~34  ))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DRC|relativeX [4]),
	.datae(gnd),
	.dataf(!inputToVGA[6]),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000AA55000000FF;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N24
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \DRC|relativeX [4] ) + ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ (!inputToVGA[7] $ (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & !inputToVGA[6])))) 
// ) + ( \Add2~10  ))
// \Add2~6  = CARRY(( \DRC|relativeX [4] ) + ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ (!inputToVGA[7] $ (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & !inputToVGA[6])))) ) + 
// ( \Add2~10  ))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datac(!inputToVGA[6]),
	.datad(!\DRC|relativeX [4]),
	.datae(gnd),
	.dataf(!inputToVGA[7]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00009C63000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N27
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \DRC|relativeX [4] ) + ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout  $ (((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ) # 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ))) ) + ( \Add2~6  ))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(gnd),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout ),
	.datad(!\DRC|relativeX [4]),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000F0A5000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N33
cyclonev_lcell_comb \x[8]~feeder (
// Equation(s):
// \x[8]~feeder_combout  = \Add2~1_sumout 

	.dataa(!\Add2~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[8]~feeder .extended_lut = "off";
defparam \x[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \x[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N57
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6_combout  = !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout  $ 
// (((!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ) # (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout )))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(gnd),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~0_combout ),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[157]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6 .lut_mask = 64'h05FA05FA05FA05FA;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y51_N34
dffeas \x[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[8]~feeder_combout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[168]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[8]),
	.prn(vcc));
// synopsys translate_off
defparam \x[8] .is_wysiwyg = "true";
defparam \x[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N39
cyclonev_lcell_comb \x[7]~feeder (
// Equation(s):
// \x[7]~feeder_combout  = \Add2~5_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[7]~feeder .extended_lut = "off";
defparam \x[7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N54
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7_combout  = !inputToVGA[7] $ (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  $ 
// (((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & !inputToVGA[6]))))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(!inputToVGA[7]),
	.datac(!inputToVGA[6]),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7 .lut_mask = 64'h639C639C639C639C;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N41
dffeas \x[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[7]~feeder_combout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[167]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[7]),
	.prn(vcc));
// synopsys translate_off
defparam \x[7] .is_wysiwyg = "true";
defparam \x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N15
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & ( 
// (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ) # ((!inputToVGA[10] & (!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout )) # (inputToVGA[10] & 
// (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & inputToVGA[9]))) ) ) # ( !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  & ( 
// ((\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout  & ((inputToVGA[9]) # (inputToVGA[10])))) # (\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ) ) )

	.dataa(!inputToVGA[10]),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[116]~0_combout ),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[117]~1_combout ),
	.datad(!inputToVGA[9]),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .lut_mask = 64'h1F3F1F3FF8F9F8F9;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N30
cyclonev_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_cout  = CARRY(( \DRC|relativeY [4] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\DRC|relativeY [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add4~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Add4~34 .extended_lut = "off";
defparam \Add4~34 .lut_mask = 64'h0000000000003333;
defparam \Add4~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N33
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [0]) ) + ( \Add4~34_cout  ))
// \Add4~22  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [0]) ) + ( \Add4~34_cout  ))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datab(!\DRC|relativeY [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeY [0]),
	.datag(gnd),
	.cin(\Add4~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000CC3300005555;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N36
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [1]) ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [1]) ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!\DRC|relativeY [4]),
	.datac(!\DRC|relativeY [1]),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000C3C3000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N39
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2]) ) + ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( !\DRC|relativeY [4] $ (!\DRC|relativeY [2]) ) + ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout  ) + ( \Add4~26  ))

	.dataa(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.datab(!\DRC|relativeY [4]),
	.datac(gnd),
	.datad(!\DRC|relativeY [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000AAAA000033CC;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N42
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [3]) ) + ( \Add4~30  ))
// \Add4~18  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout  ) + ( !\DRC|relativeY [4] $ (!\DRC|relativeY [3]) ) + ( \Add4~30  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.datac(!\DRC|relativeY [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000A5A500003333;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N45
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~18  ))
// \Add4~10  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~18  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N48
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~10  ))
// \Add4~2  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~10  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N51
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~2  ))
// \Add4~14  = CARRY(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~2  ))

	.dataa(!\DRC|relativeY [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y51_N52
dffeas \y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[6]),
	.prn(vcc));
// synopsys translate_off
defparam \y[6] .is_wysiwyg = "true";
defparam \y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N50
dffeas \y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[5]),
	.prn(vcc));
// synopsys translate_off
defparam \y[5] .is_wysiwyg = "true";
defparam \y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N0
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  = ( inputToVGA[15] & ( inputToVGA[16] & ( (inputToVGA[14] & inputToVGA[13]) ) ) ) # ( !inputToVGA[15] & ( inputToVGA[16] & ( !inputToVGA[14] ) ) ) # ( inputToVGA[15] & ( 
// !inputToVGA[16] & ( (inputToVGA[13]) # (inputToVGA[14]) ) ) )

	.dataa(gnd),
	.datab(!inputToVGA[14]),
	.datac(!inputToVGA[13]),
	.datad(gnd),
	.datae(!inputToVGA[15]),
	.dataf(!inputToVGA[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .lut_mask = 64'h00003F3FCCCC0303;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N54
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout  ) + ( \DRC|relativeY [4] ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DRC|relativeY [4]),
	.datad(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y51_N55
dffeas \y[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[7]),
	.prn(vcc));
// synopsys translate_off
defparam \y[7] .is_wysiwyg = "true";
defparam \y[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N46
dffeas \y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[4]),
	.prn(vcc));
// synopsys translate_off
defparam \y[4] .is_wysiwyg = "true";
defparam \y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y51_N0
cyclonev_lcell_comb \VGA|LessThan3~0 (
// Equation(s):
// \VGA|LessThan3~0_combout  = ( y[4] & ( (y[6] & (y[5] & y[7])) ) )

	.dataa(gnd),
	.datab(!y[6]),
	.datac(!y[5]),
	.datad(!y[7]),
	.datae(gnd),
	.dataf(!y[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|LessThan3~0 .extended_lut = "off";
defparam \VGA|LessThan3~0 .lut_mask = 64'h0000000000030003;
defparam \VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N44
dffeas \DRC|load (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.READY_TO_DRAW~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|load~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|load .is_wysiwyg = "true";
defparam \DRC|load .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N45
cyclonev_lcell_comb \x[6]~feeder (
// Equation(s):
// \x[6]~feeder_combout  = \Add2~9_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[6]~feeder .extended_lut = "off";
defparam \x[6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y51_N39
cyclonev_lcell_comb \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8 (
// Equation(s):
// \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8_combout  = ( \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( !inputToVGA[6] ) ) # ( 
// !\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout  & ( inputToVGA[6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inputToVGA[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8 .extended_lut = "off";
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y51_N46
dffeas \x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[6]~feeder_combout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|StageOut[166]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[6]),
	.prn(vcc));
// synopsys translate_off
defparam \x[6] .is_wysiwyg = "true";
defparam \x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N42
cyclonev_lcell_comb \VGA|writeEn~0 (
// Equation(s):
// \VGA|writeEn~0_combout  = ( x[6] & ( (!x[8] & (!\VGA|LessThan3~0_combout  & \DRC|load~q )) ) ) # ( !x[6] & ( (!\VGA|LessThan3~0_combout  & (\DRC|load~q  & ((!x[8]) # (!x[7])))) ) )

	.dataa(!x[8]),
	.datab(!x[7]),
	.datac(!\VGA|LessThan3~0_combout ),
	.datad(!\DRC|load~q ),
	.datae(gnd),
	.dataf(!x[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|writeEn~0 .extended_lut = "off";
defparam \VGA|writeEn~0 .lut_mask = 64'h00E000E000A000A0;
defparam \VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y51_N49
dffeas \y[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N43
dffeas \y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[3]),
	.prn(vcc));
// synopsys translate_off
defparam \y[3] .is_wysiwyg = "true";
defparam \y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N40
dffeas \y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[2]),
	.prn(vcc));
// synopsys translate_off
defparam \y[2] .is_wysiwyg = "true";
defparam \y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N38
dffeas \y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[1]),
	.prn(vcc));
// synopsys translate_off
defparam \y[1] .is_wysiwyg = "true";
defparam \y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y51_N34
dffeas \y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(\rocketXandY|LPM_DIVIDE_component|auto_generated|divider|divider|op_9~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(y[0]),
	.prn(vcc));
// synopsys translate_off
defparam \y[0] .is_wysiwyg = "true";
defparam \y[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N0
cyclonev_lcell_comb \VGA|user_input_translator|Add1~17 (
// Equation(s):
// \VGA|user_input_translator|Add1~17_sumout  = SUM(( !x[6] $ (!y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~18  = CARRY(( !x[6] $ (!y[0]) ) + ( !VCC ) + ( !VCC ))
// \VGA|user_input_translator|Add1~19  = SHARE((x[6] & y[0]))

	.dataa(gnd),
	.datab(!x[6]),
	.datac(!y[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~17_sumout ),
	.cout(\VGA|user_input_translator|Add1~18 ),
	.shareout(\VGA|user_input_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~17 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N3
cyclonev_lcell_comb \VGA|user_input_translator|Add1~21 (
// Equation(s):
// \VGA|user_input_translator|Add1~21_sumout  = SUM(( !y[1] $ (!x[7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~22  = CARRY(( !y[1] $ (!x[7]) ) + ( \VGA|user_input_translator|Add1~19  ) + ( \VGA|user_input_translator|Add1~18  ))
// \VGA|user_input_translator|Add1~23  = SHARE((y[1] & x[7]))

	.dataa(!y[1]),
	.datab(gnd),
	.datac(!x[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~18 ),
	.sharein(\VGA|user_input_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~21_sumout ),
	.cout(\VGA|user_input_translator|Add1~22 ),
	.shareout(\VGA|user_input_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~21 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N6
cyclonev_lcell_comb \VGA|user_input_translator|Add1~25 (
// Equation(s):
// \VGA|user_input_translator|Add1~25_sumout  = SUM(( !x[8] $ (!y[0] $ (y[2])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~26  = CARRY(( !x[8] $ (!y[0] $ (y[2])) ) + ( \VGA|user_input_translator|Add1~23  ) + ( \VGA|user_input_translator|Add1~22  ))
// \VGA|user_input_translator|Add1~27  = SHARE((!x[8] & (y[0] & y[2])) # (x[8] & ((y[2]) # (y[0]))))

	.dataa(gnd),
	.datab(!x[8]),
	.datac(!y[0]),
	.datad(!y[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~22 ),
	.sharein(\VGA|user_input_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~25_sumout ),
	.cout(\VGA|user_input_translator|Add1~26 ),
	.shareout(\VGA|user_input_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~25 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~25 .lut_mask = 64'h0000033F00003CC3;
defparam \VGA|user_input_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N9
cyclonev_lcell_comb \VGA|user_input_translator|Add1~29 (
// Equation(s):
// \VGA|user_input_translator|Add1~29_sumout  = SUM(( !y[1] $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~30  = CARRY(( !y[1] $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~27  ) + ( \VGA|user_input_translator|Add1~26  ))
// \VGA|user_input_translator|Add1~31  = SHARE((y[1] & y[3]))

	.dataa(!y[1]),
	.datab(gnd),
	.datac(!y[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~26 ),
	.sharein(\VGA|user_input_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~29_sumout ),
	.cout(\VGA|user_input_translator|Add1~30 ),
	.shareout(\VGA|user_input_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~29 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N12
cyclonev_lcell_comb \VGA|user_input_translator|Add1~33 (
// Equation(s):
// \VGA|user_input_translator|Add1~33_sumout  = SUM(( !y[2] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~34  = CARRY(( !y[2] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~31  ) + ( \VGA|user_input_translator|Add1~30  ))
// \VGA|user_input_translator|Add1~35  = SHARE((y[2] & y[4]))

	.dataa(gnd),
	.datab(!y[2]),
	.datac(!y[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~30 ),
	.sharein(\VGA|user_input_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~33_sumout ),
	.cout(\VGA|user_input_translator|Add1~34 ),
	.shareout(\VGA|user_input_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~33 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N15
cyclonev_lcell_comb \VGA|user_input_translator|Add1~37 (
// Equation(s):
// \VGA|user_input_translator|Add1~37_sumout  = SUM(( !\y[5]~DUPLICATE_q  $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~38  = CARRY(( !\y[5]~DUPLICATE_q  $ (!y[3]) ) + ( \VGA|user_input_translator|Add1~35  ) + ( \VGA|user_input_translator|Add1~34  ))
// \VGA|user_input_translator|Add1~39  = SHARE((\y[5]~DUPLICATE_q  & y[3]))

	.dataa(!\y[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!y[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~34 ),
	.sharein(\VGA|user_input_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~37_sumout ),
	.cout(\VGA|user_input_translator|Add1~38 ),
	.shareout(\VGA|user_input_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~37 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~37 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N18
cyclonev_lcell_comb \VGA|user_input_translator|Add1~41 (
// Equation(s):
// \VGA|user_input_translator|Add1~41_sumout  = SUM(( !y[6] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~42  = CARRY(( !y[6] $ (!y[4]) ) + ( \VGA|user_input_translator|Add1~39  ) + ( \VGA|user_input_translator|Add1~38  ))
// \VGA|user_input_translator|Add1~43  = SHARE((y[6] & y[4]))

	.dataa(gnd),
	.datab(!y[6]),
	.datac(!y[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~38 ),
	.sharein(\VGA|user_input_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~41_sumout ),
	.cout(\VGA|user_input_translator|Add1~42 ),
	.shareout(\VGA|user_input_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~41 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~41 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|user_input_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N21
cyclonev_lcell_comb \VGA|user_input_translator|Add1~1 (
// Equation(s):
// \VGA|user_input_translator|Add1~1_sumout  = SUM(( !\y[5]~DUPLICATE_q  $ (!y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~2  = CARRY(( !\y[5]~DUPLICATE_q  $ (!y[7]) ) + ( \VGA|user_input_translator|Add1~43  ) + ( \VGA|user_input_translator|Add1~42  ))
// \VGA|user_input_translator|Add1~3  = SHARE((\y[5]~DUPLICATE_q  & y[7]))

	.dataa(!\y[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!y[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~42 ),
	.sharein(\VGA|user_input_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~1_sumout ),
	.cout(\VGA|user_input_translator|Add1~2 ),
	.shareout(\VGA|user_input_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~1 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|user_input_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N24
cyclonev_lcell_comb \VGA|user_input_translator|Add1~9 (
// Equation(s):
// \VGA|user_input_translator|Add1~9_sumout  = SUM(( y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~10  = CARRY(( y[6] ) + ( \VGA|user_input_translator|Add1~3  ) + ( \VGA|user_input_translator|Add1~2  ))
// \VGA|user_input_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!y[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~2 ),
	.sharein(\VGA|user_input_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~9_sumout ),
	.cout(\VGA|user_input_translator|Add1~10 ),
	.shareout(\VGA|user_input_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~9 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA|user_input_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N27
cyclonev_lcell_comb \VGA|user_input_translator|Add1~13 (
// Equation(s):
// \VGA|user_input_translator|Add1~13_sumout  = SUM(( y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~14  = CARRY(( y[7] ) + ( \VGA|user_input_translator|Add1~11  ) + ( \VGA|user_input_translator|Add1~10  ))
// \VGA|user_input_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!y[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~10 ),
	.sharein(\VGA|user_input_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~13_sumout ),
	.cout(\VGA|user_input_translator|Add1~14 ),
	.shareout(\VGA|user_input_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~13 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|user_input_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N30
cyclonev_lcell_comb \VGA|user_input_translator|Add1~5 (
// Equation(s):
// \VGA|user_input_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|user_input_translator|Add1~15  ) + ( \VGA|user_input_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|user_input_translator|Add1~14 ),
	.sharein(\VGA|user_input_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|user_input_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|user_input_translator|Add1~5 .extended_lut = "off";
defparam \VGA|user_input_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|user_input_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode363w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~9_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~9_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .lut_mask = 64'h0004000400000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode363w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X11_Y51_N11
dffeas \VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N0
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~18  = CARRY(( !\VGA|controller|xCounter[7]~DUPLICATE_q  $ (!\VGA|controller|yCounter [1]) ) + ( !VCC ) + ( !VCC ))
// \VGA|controller|controller_translator|Add1~19  = SHARE((\VGA|controller|xCounter[7]~DUPLICATE_q  & \VGA|controller|yCounter [1]))

	.dataa(gnd),
	.datab(!\VGA|controller|xCounter[7]~DUPLICATE_q ),
	.datac(!\VGA|controller|yCounter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~18 ),
	.shareout(\VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N3
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  
// ))
// \VGA|controller|controller_translator|Add1~22  = CARRY(( !\VGA|controller|yCounter[2]~DUPLICATE_q  $ (!\VGA|controller|xCounter[8]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~19  ) + ( \VGA|controller|controller_translator|Add1~18  ))
// \VGA|controller|controller_translator|Add1~23  = SHARE((\VGA|controller|yCounter[2]~DUPLICATE_q  & \VGA|controller|xCounter[8]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~18 ),
	.sharein(\VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~22 ),
	.shareout(\VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N6
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[3]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~26  = CARRY(( !\VGA|controller|yCounter [1] $ (!\VGA|controller|xCounter [9] $ (\VGA|controller|yCounter[3]~DUPLICATE_q )) ) + ( \VGA|controller|controller_translator|Add1~23  ) + ( 
// \VGA|controller|controller_translator|Add1~22  ))
// \VGA|controller|controller_translator|Add1~27  = SHARE((!\VGA|controller|yCounter [1] & (\VGA|controller|xCounter [9] & \VGA|controller|yCounter[3]~DUPLICATE_q )) # (\VGA|controller|yCounter [1] & ((\VGA|controller|yCounter[3]~DUPLICATE_q ) # 
// (\VGA|controller|xCounter [9]))))

	.dataa(!\VGA|controller|yCounter [1]),
	.datab(gnd),
	.datac(!\VGA|controller|xCounter [9]),
	.datad(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~22 ),
	.sharein(\VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~26 ),
	.shareout(\VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h0000055F00005AA5;
defparam \VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N9
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~30  = CARRY(( !\VGA|controller|yCounter [4] $ (!\VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~27  ) + ( \VGA|controller|controller_translator|Add1~26  ))
// \VGA|controller|controller_translator|Add1~31  = SHARE((\VGA|controller|yCounter [4] & \VGA|controller|yCounter[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(!\VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~26 ),
	.sharein(\VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~30 ),
	.shareout(\VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N12
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~34  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter[3]~DUPLICATE_q ) ) + ( \VGA|controller|controller_translator|Add1~31  ) + ( \VGA|controller|controller_translator|Add1~30  ))
// \VGA|controller|controller_translator|Add1~35  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter[3]~DUPLICATE_q ))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~30 ),
	.sharein(\VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~34 ),
	.shareout(\VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N15
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~37_sumout  = SUM(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~38  = CARRY(( !\VGA|controller|yCounter [6] $ (!\VGA|controller|yCounter [4]) ) + ( \VGA|controller|controller_translator|Add1~35  ) + ( \VGA|controller|controller_translator|Add1~34  ))
// \VGA|controller|controller_translator|Add1~39  = SHARE((\VGA|controller|yCounter [6] & \VGA|controller|yCounter [4]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [6]),
	.datac(!\VGA|controller|yCounter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~34 ),
	.sharein(\VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~38 ),
	.shareout(\VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N18
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~41 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~41_sumout  = SUM(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~42  = CARRY(( !\VGA|controller|yCounter [5] $ (!\VGA|controller|yCounter [7]) ) + ( \VGA|controller|controller_translator|Add1~39  ) + ( \VGA|controller|controller_translator|Add1~38  ))
// \VGA|controller|controller_translator|Add1~43  = SHARE((\VGA|controller|yCounter [5] & \VGA|controller|yCounter [7]))

	.dataa(!\VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~38 ),
	.sharein(\VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~41_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~42 ),
	.shareout(\VGA|controller|controller_translator|Add1~43 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~41 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~41 .lut_mask = 64'h0000050500005A5A;
defparam \VGA|controller|controller_translator|Add1~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N21
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~1_sumout  = SUM(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~2  = CARRY(( !\VGA|controller|yCounter [8] $ (!\VGA|controller|yCounter [6]) ) + ( \VGA|controller|controller_translator|Add1~43  ) + ( \VGA|controller|controller_translator|Add1~42  ))
// \VGA|controller|controller_translator|Add1~3  = SHARE((\VGA|controller|yCounter [8] & \VGA|controller|yCounter [6]))

	.dataa(gnd),
	.datab(!\VGA|controller|yCounter [8]),
	.datac(!\VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~42 ),
	.sharein(\VGA|controller|controller_translator|Add1~43 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~2 ),
	.shareout(\VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000030300003C3C;
defparam \VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N24
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~9_sumout  = SUM(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~10  = CARRY(( \VGA|controller|yCounter [7] ) + ( \VGA|controller|controller_translator|Add1~3  ) + ( \VGA|controller|controller_translator|Add1~2  ))
// \VGA|controller|controller_translator|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~2 ),
	.sharein(\VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~10 ),
	.shareout(\VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N27
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~13_sumout  = SUM(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~14  = CARRY(( \VGA|controller|yCounter [8] ) + ( \VGA|controller|controller_translator|Add1~11  ) + ( \VGA|controller|controller_translator|Add1~10  ))
// \VGA|controller|controller_translator|Add1~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~10 ),
	.sharein(\VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\VGA|controller|controller_translator|Add1~14 ),
	.shareout(\VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000000000000F0F;
defparam \VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N30
cyclonev_lcell_comb \VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \VGA|controller|controller_translator|Add1~15  ) + ( \VGA|controller|controller_translator|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA|controller|controller_translator|Add1~14 ),
	.sharein(\VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(gnd),
	.datad(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .lut_mask = 64'h0022002200000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N3
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder_combout  = ( \DRC|relativeX [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y52_N5
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FFfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y54_N32
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|relativeX [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y52_N36
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder_combout  = ( \DRC|relativeX [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeX [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y52_N38
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FFfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y53_N59
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|relativeY [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y51_N51
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder_combout  = ( \DRC|relativeY [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DRC|relativeY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y51_N53
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FFfeeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N0
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 2;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "183C0000";
// synopsys translate_on

// Location: FF_X27_Y53_N25
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|relativeY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N24
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 2;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "18000000";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N21
cyclonev_lcell_comb \rocketColours|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX (
// Equation(s):
// \rocketColours|altsyncram_component|auto_generated|q_a [2] = ( \rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( 
// (!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ) # (\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) ) # ( 
// !\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( (\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout  & 
// \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datad(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ),
	.datae(gnd),
	.dataf(!\rocketColours|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketColours|altsyncram_component|auto_generated|q_a [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .extended_lut = "off";
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .lut_mask = 64'h000F000FFF0FFF0F;
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y49_N20
dffeas \DRC|nextState.DRAW_BG_FULL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|currentState.DRAW_BG_FULL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|nextState.DRAW_BG_FULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|nextState.DRAW_BG_FULL .is_wysiwyg = "true";
defparam \DRC|nextState.DRAW_BG_FULL .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y49_N8
dffeas \DRC|currentState.DRAW_BG_FULL (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|nextState.DRAW_BG_FULL~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|currentState.DRAW_BG_FULL~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|currentState.DRAW_BG_FULL .is_wysiwyg = "true";
defparam \DRC|currentState.DRAW_BG_FULL .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N36
cyclonev_lcell_comb \DRC|WideOr12 (
// Equation(s):
// \DRC|WideOr12~combout  = ( !\DRC|WideOr7~1_combout  & ( !\DRC|WideOr2~0_combout  & ( (!\DRC|WideOr8~0_combout  & (!\DRC|currentState.DRAW_BG_FULL~q  & !\DRC|WideOr3~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\DRC|WideOr8~0_combout ),
	.datac(!\DRC|currentState.DRAW_BG_FULL~q ),
	.datad(!\DRC|WideOr3~1_combout ),
	.datae(!\DRC|WideOr7~1_combout ),
	.dataf(!\DRC|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DRC|WideOr12~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DRC|WideOr12 .extended_lut = "off";
defparam \DRC|WideOr12 .lut_mask = 64'hC000000000000000;
defparam \DRC|WideOr12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N37
dffeas \DRC|readRocket (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\DRC|WideOr12~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DRC|readRocket~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DRC|readRocket .is_wysiwyg = "true";
defparam \DRC|readRocket .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N53
dffeas \BGcolours|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(backgroundMapAddress[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y48_N11
dffeas \BGcolours|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(backgroundMapAddress[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N48
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w [3] = ( backgroundMapAddress[16] & ( (!backgroundMapAddress[15] & (!backgroundMapAddress[14] & !backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(gnd),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .lut_mask = 64'h0000000088008800;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y51_N7
dffeas \backgroundMapAddress[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\backgroundMapAddress[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[1]~DUPLICATE .is_wysiwyg = "true";
defparam \backgroundMapAddress[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y51_N34
dffeas \backgroundMapAddress[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\backgroundMapAddress[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \backgroundMapAddress[10]~DUPLICATE .is_wysiwyg = "true";
defparam \backgroundMapAddress[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X49_Y48_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y48_N31
dffeas \BGcolours|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(backgroundMapAddress[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BGcolours|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N12
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w [3] = ( backgroundMapAddress[16] & ( (!backgroundMapAddress[15] & (!backgroundMapAddress[14] & backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(gnd),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .lut_mask = 64'h0000000000880088;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y48_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],backgroundMapAddress[1],
backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N36
cyclonev_lcell_comb \colour~2 (
// Equation(s):
// \colour~2_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a29  & ( (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\BGcolours|altsyncram_component|auto_generated|address_reg_a [0]) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a26~portadataout )))) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a29  & ( 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a26~portadataout  & 
// !\BGcolours|altsyncram_component|auto_generated|address_reg_a [0]))) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [0]),
	.datae(gnd),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~2 .extended_lut = "off";
defparam \colour~2 .lut_mask = 64'h0400040004440444;
defparam \colour~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y48_N28
dffeas \BGcolours|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(backgroundMapAddress[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BGcolours|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N57
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout  = ( !backgroundMapAddress[16] & ( (!backgroundMapAddress[15] & (backgroundMapAddress[14] & !backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(!backgroundMapAddress[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y46_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE000000000000000000000000010000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000007FC000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000E00030000000000000000000000000000000000000000000000000000000000000000000000003C000007C000000000000000000000000000000000000000000000000000000000000000000000007F800007C000000000000000000000000000000000000000000000000000000000000000000000007F800001C00000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000003F8000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000400000000000000000000000000000000000000000000FF800000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N0
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout  = ( !backgroundMapAddress[16] & ( (backgroundMapAddress[14] & (!backgroundMapAddress[15] & backgroundMapAddress[13])) ) )

	.dataa(gnd),
	.datab(!backgroundMapAddress[14]),
	.datac(!backgroundMapAddress[15]),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .lut_mask = 64'h0030003000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y47_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X39_Y48_N32
dffeas \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(backgroundMapAddress[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .is_wysiwyg = "true";
defparam \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N45
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout  = ( !backgroundMapAddress[16] & ( (!backgroundMapAddress[15] & (!backgroundMapAddress[14] & backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(gnd),
	.datac(!backgroundMapAddress[14]),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .lut_mask = 64'h00A000A000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000000000000070003000000000000000000000000000000000000000000000000000000000000000000000000000FF003E00000000000000000000000000000000000000000000000000000000000000000000000001FF007F80000000000000000000000000000000000000000000000000000100000000000000000003FE007FE0000000000000000000000000000000000000000000000000000000000000000000000003FE007FE000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000006007FC000000000000000000000000000000000000000000000000000000000000000000000000000001F8300000000000000000000000000000000000000000000000000000000000000000000000000000383C0000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000010000000000000001FF0007F0000000000000000100000000000000000000000000000000000000000000000000000001FF000FFC0000000000000000000000000000000000000000000000000000000000000000000000007F000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "000003E0000000000FFC000000000000000000000000000000000000000000000000000000000000000003F0000000000FF8000000000000000000000000000000000000000000000000000000000000000003FF8000000003E0000000000000000000000000000000000000000000000000000000000000000003FF800000000060000000000000000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N54
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w [3] = ( !backgroundMapAddress[16] & ( (!backgroundMapAddress[15] & (!backgroundMapAddress[14] & !backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(gnd),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .lut_mask = 64'h8800880000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000004000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000003E0000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N0
cyclonev_lcell_comb \colour~1 (
// Equation(s):
// \colour~1_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]) # 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout )))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) ) # ( \BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ( 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~1 .extended_lut = "off";
defparam \colour~1 .lut_mask = 64'h110311CFDD03DDCF;
defparam \colour~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N51
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout  = ( !backgroundMapAddress[16] & ( (backgroundMapAddress[15] & (backgroundMapAddress[14] & backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(!backgroundMapAddress[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .lut_mask = 64'h0101010100000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y50_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C180000000000000000000000000000000000000000000000000000000000000000000000080300300800000000000000000000000000000000000000000000000000000000000000000000000C0000000800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N21
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout  = ( backgroundMapAddress[15] & ( (!backgroundMapAddress[16] & (!backgroundMapAddress[14] & backgroundMapAddress[13])) ) )

	.dataa(gnd),
	.datab(!backgroundMapAddress[16]),
	.datac(!backgroundMapAddress[14]),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .lut_mask = 64'h0000000000C000C0;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y51_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00040001000000000000000000000000000000000000000000000000004000000600401000000000000C000300000000000000000000000000000000000000000000000000C000000401C01C00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "0040000000000000000000001C00C00000000C00000002008000000000000000000000040000018000400000000000000000000006018000000007C000000E00800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N15
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout  = ( !backgroundMapAddress[16] & ( (backgroundMapAddress[15] & (backgroundMapAddress[14] & !backgroundMapAddress[13])) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[14]),
	.datac(gnd),
	.datad(!backgroundMapAddress[13]),
	.datae(gnd),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y46_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],backgroundMapAddress[10],backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000000010000000000000000000000000000000000000000000000000000000C000000020000000000000C010000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N39
cyclonev_lcell_comb \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 (
// Equation(s):
// \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout  = ( !backgroundMapAddress[14] & ( !backgroundMapAddress[16] & ( (backgroundMapAddress[15] & !backgroundMapAddress[13]) ) ) )

	.dataa(!backgroundMapAddress[15]),
	.datab(!backgroundMapAddress[13]),
	.datac(gnd),
	.datad(gnd),
	.datae(!backgroundMapAddress[14]),
	.dataf(!backgroundMapAddress[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .extended_lut = "off";
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .lut_mask = 64'h4444000000000000;
defparam \BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y48_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C200C00000000000000600040000060000000000000000000000000000000000000000000000003F80006000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N42
cyclonev_lcell_comb \colour~0 (
// Equation(s):
// \colour~0_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((\BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout  & 
// ((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout  & \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout ))) ) ) ) # ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((\BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout )))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~0 .extended_lut = "off";
defparam \colour~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \colour~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N48
cyclonev_lcell_comb \colour~3 (
// Equation(s):
// \colour~3_combout  = ( \colour~1_combout  & ( \colour~0_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]) # ((\colour~2_combout  & !\BGcolours|altsyncram_component|auto_generated|address_reg_a [2])) ) ) ) # ( 
// !\colour~1_combout  & ( \colour~0_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & (\colour~2_combout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]))) ) ) ) # ( \colour~1_combout  & ( !\colour~0_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]) # (\colour~2_combout ))) ) ) ) # ( !\colour~1_combout  & ( !\colour~0_combout  & ( (\colour~2_combout  & !\BGcolours|altsyncram_component|auto_generated|address_reg_a [2]) ) ) )

	.dataa(!\colour~2_combout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(gnd),
	.datae(!\colour~1_combout ),
	.dataf(!\colour~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~3 .extended_lut = "off";
defparam \colour~3 .lut_mask = 64'h4444C4C47474F4F4;
defparam \colour~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y53_N26
dffeas \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DRC|relativeY [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ),
	.prn(vcc));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF .is_wysiwyg = "true";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N12
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 2;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "7C38B114";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N18
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 2;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "1C3E7E7E";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N3
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|q_a [2] = ( \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout  & ( (\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ) # 
// (\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ) ) ) # ( !\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout  & ( 
// (!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q  & \explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ) ) )

	.dataa(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ),
	.datab(gnd),
	.datac(!\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\explosion|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|q_a [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a2~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N42
cyclonev_lcell_comb \rocket|crashed~3 (
// Equation(s):
// \rocket|crashed~3_combout  = ( \rocket|crashed~2_combout  & ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( !\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  ) ) ) # ( 
// !\rocket|crashed~2_combout  & ( \edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & \rocket|Equal8~3_combout ) ) ) ) # ( 
// \rocket|crashed~2_combout  & ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & 
// !\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ) ) ) ) # ( !\rocket|crashed~2_combout  & ( !\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3] & ( 
// (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout  & (!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout  & \rocket|Equal8~3_combout )) ) ) )

	.dataa(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l4_w0_n0_mux_dataout~0_combout ),
	.datab(!\edgeFSM|terrain|altsyncram_component|auto_generated|mux2|l2_w0_n0_mux_dataout~0_combout ),
	.datac(!\rocket|Equal8~3_combout ),
	.datad(gnd),
	.datae(!\rocket|crashed~2_combout ),
	.dataf(!\edgeFSM|terrain|altsyncram_component|auto_generated|address_reg_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocket|crashed~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocket|crashed~3 .extended_lut = "off";
defparam \rocket|crashed~3 .lut_mask = 64'h080888880A0AAAAA;
defparam \rocket|crashed~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N30
cyclonev_lcell_comb \colour~4 (
// Equation(s):
// \colour~4_combout  = ( \explosion|altsyncram_component|auto_generated|q_a [2] & ( \rocket|crashed~3_combout  & ( (!\queuereset~q  & ((!\DRC|readRocket~q  & ((\colour~3_combout ))) # (\DRC|readRocket~q  & 
// (\rocketColours|altsyncram_component|auto_generated|q_a [2])))) # (\queuereset~q  & (((\colour~3_combout )))) ) ) ) # ( !\explosion|altsyncram_component|auto_generated|q_a [2] & ( \rocket|crashed~3_combout  & ( (!\queuereset~q  & ((!\DRC|readRocket~q  & 
// ((\colour~3_combout ))) # (\DRC|readRocket~q  & (\rocketColours|altsyncram_component|auto_generated|q_a [2])))) # (\queuereset~q  & (((\colour~3_combout )))) ) ) ) # ( \explosion|altsyncram_component|auto_generated|q_a [2] & ( !\rocket|crashed~3_combout  
// & ( (!\queuereset~q ) # (\colour~3_combout ) ) ) ) # ( !\explosion|altsyncram_component|auto_generated|q_a [2] & ( !\rocket|crashed~3_combout  & ( (\queuereset~q  & \colour~3_combout ) ) ) )

	.dataa(!\rocketColours|altsyncram_component|auto_generated|q_a [2]),
	.datab(!\queuereset~q ),
	.datac(!\DRC|readRocket~q ),
	.datad(!\colour~3_combout ),
	.datae(!\explosion|altsyncram_component|auto_generated|q_a [2]),
	.dataf(!\rocket|crashed~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~4 .extended_lut = "off";
defparam \colour~4 .lut_mask = 64'h0033CCFF04F704F7;
defparam \colour~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y53_N32
dffeas \colour[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\colour~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[2]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[2] .is_wysiwyg = "true";
defparam \colour[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N3
cyclonev_lcell_comb \x[0]~feeder (
// Equation(s):
// \x[0]~feeder_combout  = ( \Add2~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[0]~feeder .extended_lut = "off";
defparam \x[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \x[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y50_N5
dffeas \x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[0]~feeder_combout ),
	.asdata(inputToVGA[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[0]),
	.prn(vcc));
// synopsys translate_off
defparam \x[0] .is_wysiwyg = "true";
defparam \x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N36
cyclonev_lcell_comb \x[1]~feeder (
// Equation(s):
// \x[1]~feeder_combout  = \Add2~17_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[1]~feeder .extended_lut = "off";
defparam \x[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y50_N41
dffeas \inputToVGA[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\inputToVGA[1]~feeder_combout ),
	.asdata(backgroundMapAddress[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inputToVGA[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inputToVGA[1] .is_wysiwyg = "true";
defparam \inputToVGA[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y50_N37
dffeas \x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[1]~feeder_combout ),
	.asdata(inputToVGA[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[1]),
	.prn(vcc));
// synopsys translate_off
defparam \x[1] .is_wysiwyg = "true";
defparam \x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N30
cyclonev_lcell_comb \x[2]~feeder (
// Equation(s):
// \x[2]~feeder_combout  = \Add2~21_sumout 

	.dataa(gnd),
	.datab(!\Add2~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[2]~feeder .extended_lut = "off";
defparam \x[2]~feeder .lut_mask = 64'h3333333333333333;
defparam \x[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N31
dffeas \x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[2]~feeder_combout ),
	.asdata(inputToVGA[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[2]),
	.prn(vcc));
// synopsys translate_off
defparam \x[2] .is_wysiwyg = "true";
defparam \x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N45
cyclonev_lcell_comb \x[3]~feeder (
// Equation(s):
// \x[3]~feeder_combout  = \Add2~25_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[3]~feeder .extended_lut = "off";
defparam \x[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \x[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y50_N46
dffeas \x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[3]~feeder_combout ),
	.asdata(inputToVGA[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[3]),
	.prn(vcc));
// synopsys translate_off
defparam \x[3] .is_wysiwyg = "true";
defparam \x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y51_N6
cyclonev_lcell_comb \x[4]~feeder (
// Equation(s):
// \x[4]~feeder_combout  = \Add2~29_sumout 

	.dataa(gnd),
	.datab(!\Add2~29_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[4]~feeder .extended_lut = "off";
defparam \x[4]~feeder .lut_mask = 64'h3333333333333333;
defparam \x[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y51_N8
dffeas \x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[4]~feeder_combout ),
	.asdata(inputToVGA[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[4]),
	.prn(vcc));
// synopsys translate_off
defparam \x[4] .is_wysiwyg = "true";
defparam \x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y50_N48
cyclonev_lcell_comb \x[5]~feeder (
// Equation(s):
// \x[5]~feeder_combout  = \Add2~33_sumout 

	.dataa(gnd),
	.datab(!\Add2~33_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\x[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \x[5]~feeder .extended_lut = "off";
defparam \x[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \x[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y50_N49
dffeas \x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\x[5]~feeder_combout ),
	.asdata(inputToVGA[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\queuereset~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(x[5]),
	.prn(vcc));
// synopsys translate_off
defparam \x[5] .is_wysiwyg = "true";
defparam \x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y51_N4
dffeas \VGA|controller|xCounter[1]~DUPLICATE (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|controller|xCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|controller|xCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA|controller|xCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a11 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X10_Y51_N37
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y51_N31
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y51_N55
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y51_N23
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode326w [3] = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// !\VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .lut_mask = 64'h4000400000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode326w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .lut_mask = 64'hC0C0000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "000000000000000000004000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000003E0000000000000000000000000000000000000000000000000000000000000000000000000000003C000000000000000000000000000000000000000000000000000000000000000000000000000000380000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000400000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode353w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( (\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode353w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N30
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .lut_mask = 64'h0000C0C000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a8 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE000000000000000000000000010000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init1 = "00000000007FC000000000000000000000000000000000000000000000000000000000000000000000000000001FC0000000000000000000000000000000000000000000000000000000000000000000000000000003F0000000000000000000000000000000000000000000000000000000000000000000000000000000E00030000000000000000000000000000000000000000000000000000000000000000000000003C000007C000000000000000000000000000000000000000000000000000000000000000000000007F800007C000000000000000000000000000000000000000000000000000000000000000000000007F800001C00000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000003F8000018000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000060000000000000000000000000000000000400000000000000000000000000000000000000000000FF800000000000000000000000000000000000000000000000000000000000000000000000000000FFE000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode343w [3] = ( !\VGA|user_input_translator|Add1~13_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~5_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .lut_mask = 64'h0020002000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode343w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N57
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// \VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .lut_mask = 64'h0A0A000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y47_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "000000000000000000000000000000007FE000000000000000000000000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000000000000070003000000000000000000000000000000000000000000000000000000000000000000000000000FF003E00000000000000000000000000000000000000000000000000000000000000000000000001FF007F80000000000000000000000000000000000000000000000000000100000000000000000003FE007FE0000000000000000000000000000000000000000000000000000000000000000000000003FE007FE000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "000000000000000000000000000000000000000000000000000000000000000000000006007FC000000000000000000000000000000000000000000000000000000000000000000000000000001F8300000000000000000000000000000000000000000000000000000000000000000000000000000383C0000000000000000000000000000000000000000000000000000000000000000000000000000003C0000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000001F8000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000010000000000000001FF0007F0000000000000000100000000000000000000000000000000000000000000000000000001FF000FFC0000000000000000000000000000000000000000000000000000000000000000000000007F000FFC00000000000000000000000000000000000000000000000000000000000000000000000000000FFC000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "000003E0000000000FFC000000000000000000000000000000000000000000000000000000000000000003F0000000000FF8000000000000000000000000000000000000000000000000000000000000000003FF8000000003E0000000000000000000000000000000000000000000000000000000000000000003FF800000000060000000000000000000000000000000000000000000000000000000000000000003FF000000000000000000000000000000000000000000000000000000000000000000000000000001FE000000000000000000000000000000000000000000000000000000000000000000000000000000000F0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a11~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a8~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y51_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout  = ( \VGA|controller|controller_translator|Add1~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y51_N43
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\VGA|VideoMemory|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y51_N41
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[3] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N39
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout  = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & 
// \VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .lut_mask = 64'h0010001000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// \VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .lut_mask = 64'h0303000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y48_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],backgroundMapAddress[10],backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],backgroundMapAddress[1],
backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000400000000000000000000000000000000FFFFFF8DC03FE7C000000000000000000000000000000000000000000000000000000000000000007FFFFF0D801FC78000000000000000000000000000000000000000000000000000000000000000007FFFFF84000F8F8000000000000000000000000000000000000000000000000000000000000000003FFFFFC000031F0000000000000000000000000000000000000000000000000000000000000000003FFFFFC000031F0000000000000000000000000000000000000000000000000000000000000000001FFFFF8000001E000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "0000000000000000000000FFFF80000001C00000000000000000000000000000000000000000000000000100000000000000007FFE00000001800000000040000000000000000000000000000000000000000000000000000000007FC000000000000000000000000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y49_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "000000000000000000001FFFF0000003FFFC00000000000000000000000000000000000000000000000000000000000000001FFFF0000001FFFE00000000000000000000000000000000000000000000000000000000000000001FFFF83000007FFE00000000000000000000000000000000000000000000000000000000000000001FFFF83E00001FFE00000000000000000000000000000000000000000000000000000000000000003FFFFC7F800007FC00000000000000000000000000000000000000000000010000000000000000003FFFFC7FE00001F800000000000000000000000000000000000000000000000000000000000000003FFFFC7FE000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "007000000000000000000000000000000000000000000000000000000000000000003FFFF87FC000003800000000000000000000000000000000000000000000000000000000000000007FFFF81F8300003C00000000000000000000000000000000000000000000000000000000000000007FFFF00383C0003F80000000000000000000000000000000000000000000000000000000000000007FFFE00003C0003F80000000000000000000000000000000000000000000000000000000000000001FFFC00001C0783F80000000000000000000000000000000000000000000000000000000000000000FF8000000007E7F8000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "0000000000000000000000000000000000000F800001F8007FFF8000000000000000000000000000000000000000000000000000000000000000078003C1FE000FFF800000000000000000000000000000000000000000000000000000010000000047C007C1FF0007FF800000000000000100000000000000000000000000000000000000000000000067E007C1FF003FFF80000000000000000000000000000000000000000000000000000000000000007FE00F007F003FFF00000000000000000000000000000000000000000000000000000000000000003FF03F0000003FFF000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00003FFC7F9800003FFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFE00007FFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFE00007FFF00000000000000000000000000000000000000000000000000000000000000001FFFFFFE0007FFFE00000000000000000000000000000000000000000000000000000000000000001FFFFFFE0007FFFE00000000000000000000000000000000000000000000000000000000000000001FFFFFFCC007FFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFDDC07FF7C000000000000";
// synopsys translate_on

// Location: M10K_X49_Y46_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE000000000000000000000000010000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000007FC000100000000000000000000000000000000000000000000000000000000000000000000000001FC0001800000000000000000000000000000000000000000000000000000000000000000000000003F0003E00000000000000000000000000000000000000000000000000000000000000000000000000E0007F000000000000000000000000000000000000000000000000000000000000000000000003C00001FF800000000000000000000000000000000000000000000000000000000000000000000007F80003FF800000000000000000000000000000000000000000000000000000000000000000008007F80003FFC0000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000018003F80007FFE00000000000000000000000000000000000000000000000000000000000000000038000000007FFF00000000000000000000000000000000000000000000000000000000000000000038000000007FFF0000000000000000000000000000000000000000000000000000000000000000007C000000007FFF8000000000000000000000000000000040000000000000000000000000000000007F000000007FFF800000000000000000000000000000000000000000000000000000000000000000FFFE0000003FFFC00000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N18
cyclonev_lcell_comb \colour~6 (
// Equation(s):
// \colour~6_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout  & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1])))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout )))) ) ) ) # ( \BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a [1])) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (((\BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout  & !\BGcolours|altsyncram_component|auto_generated|address_reg_a [1])))) ) ) ) # ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~6 .extended_lut = "off";
defparam \colour~6 .lut_mask = 64'h470047CC473347FF;
defparam \colour~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y52_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],backgroundMapAddress[10],backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N39
cyclonev_lcell_comb \colour~7 (
// Equation(s):
// \colour~7_combout  = ( \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a28~portadataout )) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ( (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & \BGcolours|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datae(gnd),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~7 .extended_lut = "off";
defparam \colour~7 .lut_mask = 64'h0404040400440044;
defparam \colour~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y47_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C3FFC00000000000000600040000060000000000000000000000000000000000000000000000003F81FF6000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y52_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],backgroundMapAddress[10],backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],backgroundMapAddress[1],
backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C1800000000000000000000000000000000000000000000000000000000000000000000000803FFF00800000000000000000000000000000000000000000000000000000000000000000000000C00FFC00800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y50_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "000400010000000000000000000000000000000000000000000000000040000006007FF000000000000C000300000000000000000000000000000000000000000000000000C000000401FFFC00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "0040000000000000000000001C00C00000000C00000003FF8000000000000000000000040000018000400000000000000000000006018000000007C000000FFF800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],backgroundMapAddress[10],backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000003FF0000000000000000000000000000000000000000000000000000000C000000020000000000000FFF0000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N12
cyclonev_lcell_comb \colour~5 (
// Equation(s):
// \colour~5_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout  & 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) ) ) ) # ( \BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout  & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~5 .extended_lut = "off";
defparam \colour~5 .lut_mask = 64'h440344CF770377CF;
defparam \colour~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N54
cyclonev_lcell_comb \colour~8 (
// Equation(s):
// \colour~8_combout  = ( \colour~5_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & \colour~6_combout )) # (\colour~7_combout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3])) ) ) # ( !\colour~5_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & \colour~6_combout )) # (\colour~7_combout ))) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\colour~6_combout ),
	.datad(!\colour~7_combout ),
	.datae(gnd),
	.dataf(!\colour~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~8 .extended_lut = "off";
defparam \colour~8 .lut_mask = 64'h08CC08CC2AEE2AEE;
defparam \colour~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N48
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "42663C18";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N54
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "0099FF42";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N15
cyclonev_lcell_comb \rocketColours|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX (
// Equation(s):
// \rocketColours|altsyncram_component|auto_generated|q_a [1] = ( \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q  & ( 
// \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout  ) ) # ( !\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q  & ( 
// \rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datad(!\rocketColours|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datae(gnd),
	.dataf(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketColours|altsyncram_component|auto_generated|q_a [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .extended_lut = "off";
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N42
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "081C242C";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N36
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "38100000";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N33
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|q_a [1] = ( \explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( 
// (!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ) # (\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) ) # ( 
// !\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( (\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout  & 
// \explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datad(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FFDUPLICATE_q ),
	.datae(gnd),
	.dataf(!\explosion|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|q_a [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .lut_mask = 64'h000F000FFF0FFF0F;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a1~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N6
cyclonev_lcell_comb \colour~9 (
// Equation(s):
// \colour~9_combout  = ( \DRC|readRocket~q  & ( \explosion|altsyncram_component|auto_generated|q_a [1] & ( (!\queuereset~q  & (((!\rocket|crashed~3_combout ) # (\rocketColours|altsyncram_component|auto_generated|q_a [1])))) # (\queuereset~q  & 
// (\colour~8_combout )) ) ) ) # ( !\DRC|readRocket~q  & ( \explosion|altsyncram_component|auto_generated|q_a [1] & ( ((!\queuereset~q  & !\rocket|crashed~3_combout )) # (\colour~8_combout ) ) ) ) # ( \DRC|readRocket~q  & ( 
// !\explosion|altsyncram_component|auto_generated|q_a [1] & ( (!\queuereset~q  & (((\rocket|crashed~3_combout  & \rocketColours|altsyncram_component|auto_generated|q_a [1])))) # (\queuereset~q  & (\colour~8_combout )) ) ) ) # ( !\DRC|readRocket~q  & ( 
// !\explosion|altsyncram_component|auto_generated|q_a [1] & ( (\colour~8_combout  & ((\rocket|crashed~3_combout ) # (\queuereset~q ))) ) ) )

	.dataa(!\colour~8_combout ),
	.datab(!\queuereset~q ),
	.datac(!\rocket|crashed~3_combout ),
	.datad(!\rocketColours|altsyncram_component|auto_generated|q_a [1]),
	.datae(!\DRC|readRocket~q ),
	.dataf(!\explosion|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~9 .extended_lut = "off";
defparam \colour~9 .lut_mask = 64'h1515111DD5D5D1DD;
defparam \colour~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y53_N8
dffeas \colour[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\colour~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[1]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[1] .is_wysiwyg = "true";
defparam \colour[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a28 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2],colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout  = ( !\VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~5_sumout  & (!\VGA|user_input_translator|Add1~13_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .lut_mask = 64'h1000100000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N45
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3] = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( !\VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .lut_mask = 64'h5050000000000000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a26 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a29  ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout  ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a29 ),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a26~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h0F0F0F0F33333333;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode403w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~1_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .lut_mask = 64'h0000000000040004;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode403w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N24
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & 
// !\VGA|controller|controller_translator|Add1~5_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .lut_mask = 64'h0000000000003030;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a23 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C180000000000000000000000000000000000000000000000000000000000000000000000080300300800000000000000000000000000000000000000000000000000000000000000000000000C0000000800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y51_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode393w [3] = ( \VGA|user_input_translator|Add1~9_sumout  & ( (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~5_sumout  & (\VGA|user_input_translator|Add1~13_sumout  & 
// !\VGA|user_input_translator|Add1~1_sumout ))) ) )

	.dataa(!\VGA|writeEn~0_combout ),
	.datab(!\VGA|user_input_translator|Add1~5_sumout ),
	.datac(!\VGA|user_input_translator|Add1~13_sumout ),
	.datad(!\VGA|user_input_translator|Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .lut_mask = 64'h0000000004000400;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode393w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N51
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .lut_mask = 64'h000000000000A0A0;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a20 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000000010000000000000000000000000000000000000000000000000000000C000000020000000000000C010000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a20 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode383w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & (\VGA|user_input_translator|Add1~1_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .lut_mask = 64'h0002000200000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode383w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout  = ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (\VGA|controller|controller_translator|Add1~1_sumout  & (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datac(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datad(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.datae(gnd),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .lut_mask = 64'h0000000030003000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a17 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init3 = "00040001000000000000000000000000000000000000000000000000004000000600401000000000000C000300000000000000000000000000000000000000000000000000C000000401C01C00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init1 = "0040000000000000000000001C00C00000000C00000002008000000000000000000000040000018000400000000000000000000006018000000007C000000E00800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a17 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y51_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] (
// Equation(s):
// \VGA|VideoMemory|auto_generated|decode2|w_anode373w [3] = ( !\VGA|user_input_translator|Add1~5_sumout  & ( (!\VGA|user_input_translator|Add1~9_sumout  & (\VGA|writeEn~0_combout  & (!\VGA|user_input_translator|Add1~1_sumout  & 
// \VGA|user_input_translator|Add1~13_sumout ))) ) )

	.dataa(!\VGA|user_input_translator|Add1~9_sumout ),
	.datab(!\VGA|writeEn~0_combout ),
	.datac(!\VGA|user_input_translator|Add1~1_sumout ),
	.datad(!\VGA|user_input_translator|Add1~13_sumout ),
	.datae(gnd),
	.dataf(!\VGA|user_input_translator|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .lut_mask = 64'h0020002000000000;
defparam \VGA|VideoMemory|auto_generated|decode2|w_anode373w[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y51_N15
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout  = ( !\VGA|controller|controller_translator|Add1~9_sumout  & ( \VGA|controller|controller_translator|Add1~13_sumout  & ( (!\VGA|controller|controller_translator|Add1~5_sumout  & 
// !\VGA|controller|controller_translator|Add1~1_sumout ) ) ) )

	.dataa(!\VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(!\VGA|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\VGA|controller|controller_translator|Add1~9_sumout ),
	.dataf(!\VGA|controller|controller_translator|Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .lut_mask = 64'h00000000A0A00000;
defparam \VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a14 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[2]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_first_bit_number = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C200C00000000000000600040000060000000000000000000000000000000000000000000000003F80006000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N0
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// \VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ( !\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout  & ( 
// (\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a23~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a17~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h030305F5F3F305F5;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y51_N52
dffeas \VGA|VideoMemory|auto_generated|address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|controller|controller_translator|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y51_N17
dffeas \VGA|VideoMemory|auto_generated|out_address_reg_b[2] (
	.clk(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\VGA|VideoMemory|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \VGA|VideoMemory|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N33
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [3] ) ) ) # ( \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1])))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (((\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1])))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .lut_mask = 64'h474447440000CCCC;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w2_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a10 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y53_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000400000000000000000000000000000000FFFFFF8DC03FE7C000000000000000000000000000000000000000000000000000000000000000007FFFFF0D801FC78000000000000000000000000000000000000000000000000000000000000000007FFFFF84000F8F8000000000000000000000000000000000000000000000000000000000000000003FFFFFC000031F0000000000000000000000000000000000000000000000000000000000000000003FFFFFC000031F0000000000000000000000000000000000000000000000000000000000000000001FFFFF8000001E000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "0000000000000000000000FFFF80000001C00000000000000000000000000000000000000000000000000100000000000000007FFE00000001800000000040000000000000000000000000000000000000000000000000000000007FC000000000000000000000000000000000000000000000000000000000000000000000000000003F8000000000000000000000000000000000000000000000000000000000000000000000000000001F0000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000000000E000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "000000000000000000000000000000000000000000000000000000000000000000000000000FFFC0000000000000000000000000000000000000000000000000000000000000000000000000007FFFF80000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFC0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000003FFFFFE000000000000000000000000010000000000000000000000000000000000000000000000007FFFF800000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000007FC000100000000000000000000000000000000000000000000000000000000000000000000000001FC0001800000000000000000000000000000000000000000000000000000000000000000000000003F0003E00000000000000000000000000000000000000000000000000000000000000000000000000E0007F000000000000000000000000000000000000000000000000000000000000000000000003C00001FF800000000000000000000000000000000000000000000000000000000000000000000007F80003FF800000000000000000000000000000000000000000000000000000000000000000008007F80003FFC0000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "0000000000000000000000000000000000000000000000000000018003F80007FFE00000000000000000000000000000000000000000000000000000000000000000038000000007FFF00000000000000000000000000000000000000000000000000000000000000000038000000007FFF0000000000000000000000000000000000000000000000000000000000000000007C000000007FFF8000000000000000000000000000000040000000000000000000000000000000007F000000007FFF800000000000000000000000000000000000000000000000000000000000000000FFFE0000003FFFC00000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "000000000000000000001FFFF0000003FFFC00000000000000000000000000000000000000000000000000000000000000001FFFF0000001FFFE00000000000000000000000000000000000000000000000000000000000000001FFFF83000007FFE00000000000000000000000000000000000000000000000000000000000000001FFFF83E00001FFE00000000000000000000000000000000000000000000000000000000000000003FFFFC7F800007FC00000000000000000000000000000000000000000000010000000000000000003FFFFC7FE00001F800000000000000000000000000000000000000000000000000000000000000003FFFFC7FE000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "007000000000000000000000000000000000000000000000000000000000000000003FFFF87FC000003800000000000000000000000000000000000000000000000000000000000000007FFFF81F8300003C00000000000000000000000000000000000000000000000000000000000000007FFFF00383C0003F80000000000000000000000000000000000000000000000000000000000000007FFFE00003C0003F80000000000000000000000000000000000000000000000000000000000000001FFFC00001C0783F80000000000000000000000000000000000000000000000000000000000000000FF8000000007E7F8000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "0000000000000000000000000000000000000F800001F8007FFF8000000000000000000000000000000000000000000000000000000000000000078003C1FE000FFF800000000000000000000000000000000000000000000000000000010000000047C007C1FF0007FF800000000000000100000000000000000000000000000000000000000000000067E007C1FF003FFF80000000000000000000000000000000000000000000000000000000000000007FE00F007F003FFF00000000000000000000000000000000000000000000000000000000000000003FF03F0000003FFF000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00003FFC7F9800003FFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFE00007FFF00000000000000000000000000000000000000000000000000000000000000003FFFFFFE00007FFF00000000000000000000000000000000000000000000000000000000000000001FFFFFFE0007FFFE00000000000000000000000000000000000000000000000000000000000000001FFFFFFE0007FFFE00000000000000000000000000000000000000000000000000000000000000001FFFFFFCC007FFFE00000000000000000000000000000000000000000000000000000000000000000FFFFFFDDC07FF7C000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N42
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a10~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a25 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N6
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a28~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a19 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter [1]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000003FF0000000000000000000000000000000000000000000000000000000C000000020000000000000FFF0000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a19 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: M10K_X5_Y50_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a22 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C1800000000000000000000000000000000000000000000000000000000000000000000000803FFF00800000000000000000000000000000000000000000000000000000000000000000000000C00FFC00800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y54_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a16 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init3 = "000400010000000000000000000000000000000000000000000000000040000006007FF000000000000C000300000000000000000000000000000000000000000000000000C000000401FFFC00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init1 = "0040000000000000000000001C00C00000000C00000003FF8000000000000000000000040000018000400000000000000000000006018000000007C000000FFF800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a16 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: M10K_X26_Y55_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a13 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[1]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_first_bit_number = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C3FFC00000000000000600040000060000000000000000000000000000000000000000000000003F81FF6000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N48
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [1]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout )))) ) 
// ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|out_address_reg_b [0])) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))))) ) ) ) # ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ))))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a19~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N36
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & (\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [3] & 
// ((\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .lut_mask = 64'h553355000F000F00;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w1_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode525w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000FFFFFFC7FE0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE3F800000000000000000000000000000000000000000000000000000000000000000007007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000FF07FFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FF03FFFFFFF803000000000000000000000000000000000000000000000100000000000000000003FE03FFFFFFFE07000000000000000000000000000000000000000000000000000000000000000003FE03FFFFFF";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FF8F0000000000000000000000000000000000000000000000000000000000000000000607FFFFFFFFC70000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC3000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000060003FFFFFFF87C000000000000000000000000000000000000000000000000000000000000000007007FFFFFFFF81800000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "000000000000000000000000000000000000707FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000787FFC3FFFFFF0000000000000000000000000000000000000000000000000000000000100000000383FF83FFFFFFFF00000000000000001000000000000000000000000000000000000000000000000181FF83FFFFFCFFC0000000000000000000000000000000000000000000000000000000000000000001FF0FFFFFFCFFC0000000000000000000000000000000000000000000000000000000000000000000FC0FFFFFFCFFC000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "000003E38067FFFFCFFC000000000000000000000000000000000000000000000000000000000000000003F00001FFFF8FF8000000000000000000000000000000000000000000000000000000000000000003FF8001FFFF83E0000000000000000000000000000000000000000000000000000000000000000003FF8001FFF80060000000000000000000000000000000000000000000000000000000000000000003FF0001FFF80000000000000000000000000000000000000000000000000000000000000000000001FE00033FF80000000000000000000000000000000000000000000000000000000000000000000000000F0223F80080000000000000";
// synopsys translate_on

// Location: M10K_X49_Y45_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode508w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000004000000000000000000000000000000000003F0723FC0180000000000000000000000000000000000000000000000000000000000000000000003E0F27FE0380000000000000000000000000000000000000000000000000000000000000000000003C07BFFF0700000000000000000000000000000000000000000000000000000000000000000000003803FFFFCE00000000000000000000000000000000000000000000000000000000000000000000000003FFFFCE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "000000000000000000000000007FFFFFFE000000000000000000000000000000000000000000000000000100000000000000000001FFFFFFFE00000000004000000000000000000000000000000000000000000000000000000000003FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "F00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode535w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF800000000000000000000000100000000000000000000000000000000000000000000001FFFFFFFFE000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000003FFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFB0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE7C000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC7C000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC1C00000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000007FFFFFFFF818000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF860000000000000000000000000000000000400000000000000000000000000000000000FFFFFFFF8FF80000000000000000000000000000000000000000000000000000000000000000000001FFFFFFCFFE000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode545w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N33
cyclonev_lcell_comb \colour~11 (
// Equation(s):
// \colour~11_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( 
// ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((\BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( \BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout  & ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & (\BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~11 .extended_lut = "off";
defparam \colour~11 .lut_mask = 64'h04C434F407C737F7;
defparam \colour~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y50_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode606w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(2'b00),
	.portaaddr({backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],\backgroundMapAddress[1]~DUPLICATE_q ,
backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y47_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode595w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N6
cyclonev_lcell_comb \colour~12 (
// Equation(s):
// \colour~12_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// \BGcolours|altsyncram_component|auto_generated|address_reg_a [3]) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & !\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) ) ) # ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & \BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~12 .extended_lut = "off";
defparam \colour~12 .lut_mask = 64'h0000000C0C000C0C;
defparam \colour~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y51_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode575w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000000010000000000000000000000000000000000000000000000000000000C000000020000000000000C010000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: M10K_X49_Y51_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode555w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C200C00000000000000600040000060000000000000000000000000000000000000000000000003F80006000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y49_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode565w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00040001000000000000000000000000000000000000000000000000004000000600401000000000000C000300000000000000000000000000000000000000000000000000C000000401C01C00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "0040000000000000000000001C00C00000000C00000002008000000000000000000000040000018000400000000000000000000006018000000007C000000E00800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: M10K_X49_Y49_N0
cyclonev_ram_block \BGcolours|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(\BGcolours|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(1'b0),
	.portaaddr({backgroundMapAddress[12],backgroundMapAddress[11],\backgroundMapAddress[10]~DUPLICATE_q ,backgroundMapAddress[9],backgroundMapAddress[8],backgroundMapAddress[7],backgroundMapAddress[6],backgroundMapAddress[5],backgroundMapAddress[4],backgroundMapAddress[3],backgroundMapAddress[2],
\backgroundMapAddress[1]~DUPLICATE_q ,backgroundMapAddress[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\BGcolours|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .init_file = "Background.mif";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "backgroundMap:BGcolours|altsyncram:altsyncram_component|altsyncram_omg1:auto_generated|ALTSYNCRAM";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \BGcolours|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C180000000000000000000000000000000000000000000000000000000000000000000000080300300800000000000000000000000000000000000000000000000000000000000000000000000C0000000800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N24
cyclonev_lcell_comb \colour~10 (
// Equation(s):
// \colour~10_combout  = ( \BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( \BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( 
// (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout  & !\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout ))) ) ) ) # ( 
// \BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ) # (\BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout  & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q )))) ) ) ) # ( !\BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ( 
// !\BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q  & ((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout ))) # (\BGcolours|altsyncram_component|auto_generated|address_reg_a [1] & (\BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(!\BGcolours|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datad(!\BGcolours|altsyncram_component|auto_generated|address_reg_a[0]~DUPLICATE_q ),
	.datae(!\BGcolours|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.dataf(!\BGcolours|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~10 .extended_lut = "off";
defparam \colour~10 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \colour~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y48_N57
cyclonev_lcell_comb \colour~13 (
// Equation(s):
// \colour~13_combout  = ( \colour~10_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & \colour~11_combout )) # (\colour~12_combout ))) # 
// (\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3])) ) ) # ( !\colour~10_combout  & ( (!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2] & 
// (((!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3] & \colour~11_combout )) # (\colour~12_combout ))) ) )

	.dataa(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(!\BGcolours|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(!\colour~11_combout ),
	.datad(!\colour~12_combout ),
	.datae(gnd),
	.dataf(!\colour~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~13 .extended_lut = "off";
defparam \colour~13 .lut_mask = 64'h08CC08CC2AEE2AEE;
defparam \colour~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N9
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 0;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "0081FF7E";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N33
cyclonev_mlab_cell \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 0;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .init_file = "rocket.mif";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "rocket:rocketcolours|altsyncram:altsyncram_component|altsyncram_j3g1:auto_generated|altsyncram";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "667E3C18";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N48
cyclonev_lcell_comb \rocketColours|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX (
// Equation(s):
// \rocketColours|altsyncram_component|auto_generated|q_a [0] = ( \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( 
// (!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ) # (\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) ) # ( 
// !\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( (\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q  & 
// \rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) )

	.dataa(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ),
	.datab(gnd),
	.datac(!\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rocketColours|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rocketColours|altsyncram_component|auto_generated|q_a [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .extended_lut = "off";
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .lut_mask = 64'h05050505AFAFAFAF;
defparam \rocketColours|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N6
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .first_address = 32;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .first_bit_number = 0;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .last_address = 63;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1 .mem_init0 = "00000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y53_N30
cyclonev_mlab_cell \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 (
	.clk0(gnd),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.clr(gnd),
	.portadatain(1'b0),
	.portaaddr(1'b0),
	.portabyteenamasks(1'b1),
	.portbaddr({\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg4FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg3FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg2FITTER_CREATED_FF_q ,\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg1FITTER_CREATED_FF_q ,
\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF_q }),
	.devclrn(devclrn),
	.devpor(devpor),
	.portbdataout(\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .address_width = 5;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .data_width = 1;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_address = 0;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .first_bit_number = 0;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .init_file = "../explosion.mif";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .last_address = 31;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_depth = 64;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_name = "ispitfire:explosion|altsyncram:altsyncram_component|altsyncram_nig1:auto_generated|altsyncram";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .logical_ram_width = 3;
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mixed_port_feed_through_mode = "dont care";
defparam \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 .mem_init0 = "00000000";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N51
cyclonev_lcell_comb \explosion|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX (
// Equation(s):
// \explosion|altsyncram_component|auto_generated|q_a [0] = ( \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( 
// (!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ) # (\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) ) # ( 
// !\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout  & ( (\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q  & 
// \explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ) ) )

	.dataa(!\explosion|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg5FITTER_CREATED_FF_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL1_portbdataout ),
	.datae(gnd),
	.dataf(!\explosion|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0_portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\explosion|altsyncram_component|auto_generated|q_a [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .extended_lut = "off";
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .lut_mask = 64'h00550055AAFFAAFF;
defparam \explosion|altsyncram_component|auto_generated|ram_block1a0~FITTER_CREATED_MUX .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y53_N6
cyclonev_lcell_comb \colour~14 (
// Equation(s):
// \colour~14_combout  = ( \queuereset~q  & ( \explosion|altsyncram_component|auto_generated|q_a [0] & ( \colour~13_combout  ) ) ) # ( !\queuereset~q  & ( \explosion|altsyncram_component|auto_generated|q_a [0] & ( (!\rocket|crashed~3_combout ) # 
// ((!\DRC|readRocket~q  & (\colour~13_combout )) # (\DRC|readRocket~q  & ((\rocketColours|altsyncram_component|auto_generated|q_a [0])))) ) ) ) # ( \queuereset~q  & ( !\explosion|altsyncram_component|auto_generated|q_a [0] & ( \colour~13_combout  ) ) ) # ( 
// !\queuereset~q  & ( !\explosion|altsyncram_component|auto_generated|q_a [0] & ( (\rocket|crashed~3_combout  & ((!\DRC|readRocket~q  & (\colour~13_combout )) # (\DRC|readRocket~q  & ((\rocketColours|altsyncram_component|auto_generated|q_a [0]))))) ) ) )

	.dataa(!\colour~13_combout ),
	.datab(!\rocket|crashed~3_combout ),
	.datac(!\DRC|readRocket~q ),
	.datad(!\rocketColours|altsyncram_component|auto_generated|q_a [0]),
	.datae(!\queuereset~q ),
	.dataf(!\explosion|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\colour~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \colour~14 .extended_lut = "off";
defparam \colour~14 .lut_mask = 64'h10135555DCDF5555;
defparam \colour~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y53_N8
dffeas \colour[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\colour~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(colour[0]),
	.prn(vcc));
// synopsys translate_off
defparam \colour[0] .is_wysiwyg = "true";
defparam \colour[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X5_Y48_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a27 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode433w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode606w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],
x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,\VGA|controller|controller_translator|Add1~25_sumout ,
\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],
\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_address_width = 12;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_data_width = 2;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_last_address = 4095;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a24 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode422w[3]~0_combout ),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode595w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N9
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # (\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout 
// ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout  & ( (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & \VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ) ) )

	.dataa(gnd),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a27~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h03030303CFCFCFCF;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a21 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode403w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode585w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001C00000000000000000000000000000000000000000000000000000000000000000000000000000076038000000000000000000000000000000000000000000000000000000000000000000000000001C30228000000000000000000000000000000000000000000000000000000000000000000000000010183900000000000000000000000000000000000000000000000000000000000000000000000000100C0A87E000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000180438043000000000000000000000000000000000000000000000000000000000000000000000000802001C180000000000000000000000000000000000000000000000000000000000000000000000080300300800000000000000000000000000000000000000000000000000000000000000000000000C0000000800000000000000000000000000000000000000000000000000000000000000000000000400000008000000000000001C000000000000000000000000000000000000000000000000000000060000000C0000000000000011400000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y51_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a12 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode373w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode555w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init3 = "00000004000980000200000000000000000000000000000000000000000000001F0062000000000000000004000C000002000000000000000000000000000000000000000000000001E0C200C00000000000000600040000060000000000000000000000000000000000000000000000003F80006000000000000002003C0000060000000000000000000000000000000000000000000000000000003C0000000000000200E00000040000000000000000000000000000000000000000000000000000000700000000000002008000000400000000000000000000000000000000000000000000000000000001800000000000E2008000000800000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init2 = "000000000000000000000000000000000000000000C00000000001A400800000080000000000000000000000000000000000000000000000000000000060000000000336008000001800000000000000000000000000000000000000000000000000000000200000000002120080000010000000000000000000000000000000000000000000000000000000003000000000060A00800000100000000000000000000000000000000000000000000000000000000018000000000C120080000030000000000000000000000000000000000000000000000000000000000C00000000182400E00000200000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init1 = "0000000000060000001E702400200000400000000000000000000000000000000000000000000000000000000003000001F3C02800200000C0000000000000000000000000000000000000000000000000000000000180000300001000380003800000000000000000000000000000000000000000000000000000000000800006000000000F001E0000000000000000000000000000000000000000000000000000000000004000040000000001C0F000000000000000000000000000000000000000000000000000000000000060000400000000003F0000000000000000000000000000000000000000000000000000000000000030000C00000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000018001800000000000000000000000000000000000000000000000000000000000000000000000000080030000000000000000000000000000000000000800000000000000000000000000000000000000C00E00000000000000000000000000000000000000000000000000000000000000000000000000006000000000000000000000000000000000000000000000000000000000000000000400000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y52_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a15 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode383w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode565w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init3 = "00040001000000000000000000000000000000000000000000000000004000000600401000000000000C000300000000000000000000000000000000000000000000000000C000000401C01C00000000000800020000000000000000000000000000000000000000000000000180000014030006000000000018000200000000003C0000000000000000000000000000000000000300000EF806000300000000EFB000020000000000E60000000000000000000000000000000000000600000B8004000180000003B8C000030000000001820000000000000000000000000000000000000C00001000080000C000000E00000001000000000F01000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init2 = "000000000000000000000000180000300008000070000038000000010000000010018000000000E0000000000000000000000000300000E0001000000FC078E000000001000000F03000C0000000002A000000000000000000000001C000018000100000007FCF80000000018000039860006000000000E40000000000000000000000030000010000300000000000000000000080000E0F800030000000008A000000000000000000000002000001000020000000000000000000008000180000001800000000E000000000000000000000000400000180004000000000000000000000F0007000000008000000000000000000000000000000000400000080";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init1 = "0040000000000000000000001C00C00000000C00000002008000000000000000000000040000018000400000000000000000000006018000000007C000000E00800000000000000000000004000001800040000000000000000000000301000000000060000008008000000000000000000000040000030000C0000000000000000000000182000000000020000008008000000000000000000000060000020000800000000000000000000000C40000000000380000300080000000000000000000000200000600008000000000000000000000007C00000000000F000060008000000000000000000000020000040000800000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a15 .mem_init0 = "000000018000C000800000000000000000000002000006000180000000000000000000000000000000000000C001800080000070000000000000000600000C0001000000000000000000000000000000000000004003000080000025000000000000000C00000800010000000000000000000000000000000000000060020000C00000220000000000000008000030000100000000000000000000000000000000000000300600004000002500000000000000080006600001000000000000000000000000000000000000001C0C0000600004300000000000000004000FC000030000000000000000000000000000000000000003F8000030003E0000000000";
// synopsys translate_on

// Location: M10K_X5_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a18 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode393w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode575w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init3 = "0000000000000000000000000000000200000004000000000000001C800000000000000000000000000000000000000000000000000000010000000700000000000000114000000000000000000000000000000000000000000000000000000100000001800000000000001C000000000000000000000000000000000000000000000000000000008000000060000000000000000000000000000000000000000000000000000000000000000000000080000000200000000000000010000000000000000000000000000000000000000000000000000000C000000020000000000000C010000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init2 = "4000000020000000000001801C0000000000000000000000000000000000000000000000000070004000000020000000000007000600000000000000000000000000000000000000000000000003D80020000000200000000000040002000000000000000000000000000000000000000000000000020C00600000004000000000000C0002000000000000000000000000000000000000000000000000030400C00000004000000000000800030000000000000000000000000000000000000000000000000184188000000040000000000008000100000000000000000000000000000000000000000000000000842F80000000C00000000000080003000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init1 = "0000000000000000000000000000000000000000001CC620000000018000000000000800060000000000000000000000000000000000000000000000007643600000000200000000000008000C0000000000000000000000000000000000000000000000004381C000000002000000000000100018000000000000000000000000000000000000000000000000400000000000060000000000003000300000000000000000000000000000000000000000000000006000000000073C0000000000002000200000000000000000000000000000000000000000000000003E000000003D6000000000000040002000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a18 .mem_init0 = "0000000000020000000061C0000000000001C0002000000000000000000000000000000000000000000000000003000000004E000000000000010000600000000000000000000000000000000000000000000000000100000007C2A0000000000003000040000000000000000000000000000000000000000000000000030000000C0E4000000000000600018000000000000000000000000000000000000000000000000006000000F808A00000000000040001000000000000000000000000000000000000000000000000000C000003800E000000000000040001000000000000000000000000000000000000000000000000007800000200000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N18
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( \VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) ) ) ) # ( \VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ( 
// !\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout )) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|ram_block1a12~portbdataout ),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y45_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a9 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode363w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode545w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000080000000000000000000000000000000000000000000000000000000000000000000000000000000E000000000000000000000000000000000000000000000000000000000000000000000000000000030000000000000000000000000000000000000000000000000000000000000000000000000000000180000000000000000000000000000000000000000000000000000000000000000000000000000000C0000000000000000000000000000000000000000000000000000000000000000000000000000000600000000000000000000000000000000000000000000000000000000000000000000000000000003";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode326w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode508w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "000000000000000000004000000000000000000000000000000000003F0723FC0180000000000000000000000000000000000000000000000000000000000000000000003E0F27FE0380000000000000000000000000000000000000000000000000000000000000000000003C07BFFF0700000000000000000000000000000000000000000000000000000000000000000000003803FFFFCE00000000000000000000000000000000000000000000000000000000000000000000000003FFFFCE00000000000000000000000000000000000000000000000000000000000000000000000007FFFFFE0000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "000000000000000000000000007FFFFFFE000000000000000000000000000000000000000000000000000100000000000000000001FFFFFFFE00000000004000000000000000000000000000000000000000000000000000000000003FFFFFFFFF00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFF0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "F00000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFE000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF8000000000000000000000000000000000000000000000000000000000000000000000001FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF800000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000007F80000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y49_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode343w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode525w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "0000000000000000000000000FFFFFFC7FE0000000000000000000000000000000000000000000000000000000000000000000000FFFFFFE3F800000000000000000000000000000000000000000000000000000000000000000007007FFFFFF8000000000000000000000000000000000000000000000000000000000000000000000FF07FFFFFFE000000000000000000000000000000000000000000000000000000000000000000001FF03FFFFFFF803000000000000000000000000000000000000000000000100000000000000000003FE03FFFFFFFE07000000000000000000000000000000000000000000000000000000000000000003FE03FFFFFF";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "FF8F0000000000000000000000000000000000000000000000000000000000000000000607FFFFFFFFC70000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC3000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000060003FFFFFFF87C000000000000000000000000000000000000000000000000000000000000000007007FFFFFFFF81800000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "000000000000000000000000000000000000707FFFFFFFFF80000000000000000000000000000000000000000000000000000000000000000000787FFC3FFFFFF0000000000000000000000000000000000000000000000000000000000100000000383FF83FFFFFFFF00000000000000001000000000000000000000000000000000000000000000000181FF83FFFFFCFFC0000000000000000000000000000000000000000000000000000000000000000001FF0FFFFFFCFFC0000000000000000000000000000000000000000000000000000000000000000000FC0FFFFFFCFFC000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "000003E38067FFFFCFFC000000000000000000000000000000000000000000000000000000000000000003F00001FFFF8FF8000000000000000000000000000000000000000000000000000000000000000003FF8001FFFF83E0000000000000000000000000000000000000000000000000000000000000000003FF8001FFF80060000000000000000000000000000000000000000000000000000000000000000003FF0001FFF80000000000000000000000000000000000000000000000000000000000000000000001FE00033FF80000000000000000000000000000000000000000000000000000000000000000000000000F0223F80080000000000000";
// synopsys translate_on

// Location: M10K_X14_Y46_N0
cyclonev_ram_block \VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\VGA|VideoMemory|auto_generated|decode2|w_anode353w [3]),
	.ena1(\VGA|VideoMemory|auto_generated|rden_decode_b|w_anode535w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({colour[0]}),
	.portaaddr({\VGA|user_input_translator|Add1~41_sumout ,\VGA|user_input_translator|Add1~37_sumout ,\VGA|user_input_translator|Add1~33_sumout ,\VGA|user_input_translator|Add1~29_sumout ,\VGA|user_input_translator|Add1~25_sumout ,\VGA|user_input_translator|Add1~21_sumout ,
\VGA|user_input_translator|Add1~17_sumout ,x[5],x[4],x[3],x[2],x[1],x[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\VGA|controller|controller_translator|Add1~41_sumout ,\VGA|controller|controller_translator|Add1~37_sumout ,\VGA|controller|controller_translator|Add1~33_sumout ,\VGA|controller|controller_translator|Add1~29_sumout ,
\VGA|controller|controller_translator|Add1~25_sumout ,\VGA|controller|controller_translator|Add1~21_sumout ,\VGA|controller|controller_translator|Add1~17_sumout ,\VGA|controller|xCounter [6],\VGA|controller|xCounter[5]~DUPLICATE_q ,\VGA|controller|xCounter [4],
\VGA|controller|xCounter [3],\VGA|controller|xCounter [2],\VGA|controller|xCounter[1]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "Background.mif";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_fom1:auto_generated|ALTSYNCRAM";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 76800;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "0000000000000000000000000000000000000000000FFC0000000000000000000000000000000000000000000000000000000000000000000000000000FFFFC00000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF80000000000000000000000000000000000000000000000000000000100000000000000003FFFFFFE0000000000000000000000000000000000000000000000000000000000000000000000007FFFFFFF800000000000000000000000100000000000000000000000000000000000000000000001FFFFFFFFE000000000000000000000000000000000000000000000000000000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000003FFFFFFFFE00000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE0000000000000000000000000000000000000000000000000000000000000000000001FFFFFFFFFC0000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFFFB0000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFE7C000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC7C000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFFC1C00000000000000";
defparam \VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000007FFFFFFFF818000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000007FFFFFFFF800000000000000000000000000000000000000000000000000000000000000000000003FFFFFFFF860000000000000000000000000000000000400000000000000000000000000000000000FFFFFFFF8FF80000000000000000000000000000000000000000000000000000000000000000000001FFFFFFCFFE000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N54
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] 
// & (((\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [1])))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) ) # ( \VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1])) # 
// (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b 
// [0] & (((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\VGA|VideoMemory|auto_generated|out_address_reg_b [0] & (\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout  & 
// (\VGA|VideoMemory|auto_generated|out_address_reg_b [1]))) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|ram_block1a9~portbdataout ),
	.datab(!\VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datad(!\VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h01C131F10DCD3DFD;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y51_N12
cyclonev_lcell_comb \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 (
// Equation(s):
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout  = ( \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// \VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  & !\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) ) ) ) # ( 
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( (!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]) # ((!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout )) ) ) ) # ( !\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( !\VGA|VideoMemory|auto_generated|out_address_reg_b [2] & ( 
// (!\VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & \VGA|VideoMemory|auto_generated|out_address_reg_b [3])) ) ) )

	.dataa(!\VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datac(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datad(!\VGA|VideoMemory|auto_generated|out_address_reg_b [3]),
	.datae(!\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.dataf(!\VGA|VideoMemory|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .extended_lut = "off";
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .lut_mask = 64'h0022FF220F000F00;
defparam \VGA|VideoMemory|auto_generated|mux3|l4_w0_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y21_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
