% -*- mode: latex -*-

% Generic names:
\litmusedgetransannot{GEN/A64}{p/p,aq/a,rl/l,x/x}
\litmusedgetransannot{GEN/RV}{p/p,aq/aq,rl/rl,x/x}
\litmusedgetransannot{GEN/PPC}{p/p,x/a}

\litmusedgetrans{GEN}{po}{A64:po,RV:po,PPC:po,x86:po}
\litmusedgetrans{GEN}{addr}{A64:addr,RV:addr,PPC:addr,x86:addr}
\litmusedgetrans{GEN}{data}{A64:data,RV:data,PPC:data,x86:data}
\litmusedgetrans{GEN}{ctrl}{A64:ctrl,RV:ctrl,PPC:ctrl,x86:ctrl}
% ctrli - control dependency using an indirect branch (e.g. BR in AArch64).
\litmusedgetrans{GEN}{ctrli}{A64:ctrli,RV:ctrli,PPC:ctrli,x86:ctrli}
% ctrliaddr - in addition to ctrli, also use the target register for address dependency.
%             This can show that while the indirect branch target can be speculated,
%             the same value can't be used for speculating other dependencies.
\litmusedgetrans{GEN}{ctrliaddr}{A64:ctrliaddr,RV:ctrliaddr,PPC:ctrliaddr,x86:ctrliaddr}
\litmusedgetrans{GEN}{ws}{A64:ws,RV:ws,PPC:ws,x86:ws}
\litmusedgetrans{GEN}{wsi}{A64:wsi,RV:wsi,PPC:wsi,x86:wsi}
\litmusedgetrans{GEN}{rf}{A64:rf,RV:rf,PPC:rf,x86:rf}
\litmusedgetrans{GEN}{rfi}{A64:rfi,RV:rfi,PPC:rfi,x86:rfi}
\litmusedgetrans{GEN}{fr}{A64:fr,RV:fr,PPC:fr,x86:fr}
\litmusedgetrans{GEN}{fri}{A64:fri,RV:fri,PPC:fri,x86:fri}

\litmusedgetrans{GEN}{rs}{A64:rs,RV:rs,PPC:rs,x86:rs}
\litmusedgetrans{GEN}{addr.real}{A64:addr.real,RV:addr.real,PPC:addr.real,x86:addr.real}
\litmusedgetrans{GEN}{WW}{A64:WW,RV:WW,PPC:WW,x86:WW}

\litmusedgetrans{GEN}{fen}{A64:dmb.sy,RV:fence.rw.rw,PPC:sync,x86:mfence}
\litmusedgetrans{GEN}{fen.r.rw}{A64:dmb.ld,RV:fence.r.rw}
\litmusedgetrans{GEN}{fen.w.w}{A64:dmb.st,RV:fence.w.w}
\litmusedgetrans{GEN}{ifen}{A64:isb,PPC:isync,RV:fence.i}
\litmusedgetrans{GEN}{ctrlifen}{A64:ctrlisb,PPC:ctrlisync,RV:ctrlfencei}

% si - same instruction. With a number N, the access starts with an offset N.
%      Examples:
%      in MP+po+si the reads of P1 are done by a single, properly aligned, load;
%      in MP+si1+po the writes of P0 are done by a single, misaligned, store.
\litmusedgetrans{GEN}{si}{A64:si,RV:si,PPC:si,x86:si}
\litmusedgetrans{GEN}{si1}{A64:si1,RV:si1,PPC:si1,x86:si1}
\litmusedgetrans{GEN}{si3}{A64:si3,RV:si3,PPC:si3,x86:si3}
\litmusedgetrans{GEN}{si7}{A64:si7,RV:si7,PPC:si7,x86:si7}
\litmusedgetrans{GEN}{si15}{A64:si15,RV:si15,PPC:si15,x86:si15}
\litmusedgetrans{GEN}{si31}{A64:si31,RV:si31,PPC:si31,x86:si31}
\litmusedgetrans{GEN}{si63}{A64:si63,RV:si63,PPC:si63,x86:si63}
\litmusedgetrans{GEN}{si124}{A64:si124,RV:si124,PPC:si124,x86:si124}

\litmusedgetrans{GEN}{MIX1}{A64:MIX1,PPC:MIX1,RV:MIX1}
\litmusedgetrans{GEN}{MIX2}{A64:MIX2,PPC:MIX2,RV:MIX2}
\litmusedgetrans{GEN}{MIX3}{A64:MIX3,PPC:MIX3,RV:MIX3}

% Same Instruction
\litmusedgetrans{GEN}{si}{A64:si,RV:si,PPC:si,x86:si}
% po same address
\litmusedgetrans{GEN}{pos}{A64:pos,RV:pos,PPC:pos,x86:pos}
% po different address
\litmusedgetrans{GEN}{pod}{A64:pod,RV:pod,PPC:pod,x86:pod}

% AArch64:
\litmusedgetransannot{A64/GEN}{p/p,a/aq,l/rl}
\litmusedgetransannot{A64/RV}{p/p,a/aq,l/rl}

\litmusedgetrans{A64}{po}{GEN:po,RV:po,PPC:po,x86:po}
\litmusedgetrans{A64}{addr}{GEN:addr,RV:addr,PPC:addr,x86:addr}
\litmusedgetrans{A64}{data}{GEN:data,RV:data,PPC:data,x86:data}
\litmusedgetrans{A64}{ctrl}{GEN:ctrl,RV:ctrl,PPC:ctrl,x86:ctrl}
\litmusedgetrans{A64}{ctrli}{GEN:ctrli,RV:ctrli,PPC:ctrli,x86:ctrli}
\litmusedgetrans{A64}{ctrliaddr}{GEN:ctrliaddr,RV:ctrliaddr,PPC:ctrliaddr,x86:ctrliaddr}
\litmusedgetrans{A64}{ws}{GEN:ws,RV:ws,PPC:ws,x86:ws}
\litmusedgetrans{A64}{wsi}{GEN:wsi,RV:wsi,PPC:wsi,x86:wsi}
\litmusedgetrans{A64}{rf}{GEN:rf,RV:rf,PPC:rf,x86:rf}
\litmusedgetrans{A64}{rfi}{GEN:rfi,RV:rfi,PPC:rfi,x86:rfi}
\litmusedgetrans{A64}{fr}{GEN:fr,RV:fr,PPC:fr,x86:fr}
\litmusedgetrans{A64}{fri}{GEN:fri,RV:fri,PPC:fri,x86:fri}

\litmusedgetrans{A64}{dmb.sy}{GEN:fen,PPC:sync,RV:fence.rw.rw,x86:mfence}
\litmusedgetrans{A64}{dmb.ld}{GEN:fen.r.rw,RV:fence.r.rw}
\litmusedgetrans{A64}{dmb.st}{GEN:fen.w.w,RV:fence.w.w}
\litmusedgetrans{A64}{isb}{GEN:ifen,PPC:isync,RV:fence.i}
\litmusedgetrans{A64}{ctrlisb}{GEN:ctrlifen,PPC:ctrlisync,RV:ctrlfence.i}

\litmusedgetrans{A64}{si}{GEN:si,RV:si,PPC:si,x86:si}
\litmusedgetrans{A64}{pos}{GEN:pos,RV:pos,PPC:pos,x86:pos}
\litmusedgetrans{A64}{pod}{GEN:pod,RV:pod,PPC:pod,x86:pod}

% RISC-V:
\litmusedgetransannot{RV/GEN}{p/p,aq/aq,rl/rl}
\litmusedgetransannot{RV/A64}{p/p,aq/a,rl/l}

\litmusedgetrans{RV}{po}{A64:po,GEN:po,PPC:po,x86:po}
\litmusedgetrans{RV}{addr}{A64:addr,GEN:addr,PPC:addr,x86:addr}
\litmusedgetrans{RV}{data}{A64:data,GEN:data,PPC:data,x86:data}
\litmusedgetrans{RV}{ctrl}{A64:ctrl,GEN:ctrl,PPC:ctrl,x86:ctrl}
\litmusedgetrans{RV}{ctrli}{A64:ctrli,GEN:ctrli,PPC:ctrli,x86:ctrli}
\litmusedgetrans{RV}{ctrliaddr}{A64:ctrliaddr,GEN:ctrliaddr,PPC:ctrliaddr,x86:ctrliaddr}
\litmusedgetrans{RV}{ws}{A64:ws,GEN:ws,PPC:ws,x86:ws}
\litmusedgetrans{RV}{wsi}{A64:wsi,GEN:wsi,PPC:wsi,x86:wsi}
\litmusedgetrans{RV}{rf}{A64:rf,GEN:rf,PPC:rf,x86:rf}
\litmusedgetrans{RV}{rfi}{A64:rfi,GEN:rfi,PPC:rfi,x86:rfi}
\litmusedgetrans{RV}{fr}{A64:fr,GEN:fr,PPC:fr,x86:fr}
\litmusedgetrans{RV}{fri}{A64:fri,GEN:fri,PPC:fri,x86:fri}

\litmusedgetrans{RV}{fence.rw.rw}{GEN:fen,A64:dmb.sy,PPC:sync,x86:mfence}
\litmusedgetrans{RV}{fence.r.rw}{GEN:fen.r.rw,A64:dmb.ld}
\litmusedgetrans{RV}{fence.w.w}{GEN:fen.w.w,A64:dmb.st}
\litmusedgetrans{RV}{fence.i}{GEN:ifen,A64:isb,PPC:isync}
\litmusedgetrans{RV}{ctrlfence.i}{GEN:ctrlifen,A64:ctrlisb,PPC:ctrlisync}
\litmusedgetrans{RV}{fence.w.rw}{GEN:fen.w.rw}
\litmusedgetrans{RV}{fence.rw.r}{GEN:fen.rw.r}
\litmusedgetrans{RV}{fence.r.r}{GEN:fen.r.r}
\litmusedgetrans{RV}{fence.w.r}{GEN:fen.w.r}
\litmusedgetrans{RV}{fence.rw.w}{GEN:fen.rw.w}
\litmusedgetrans{RV}{fence.r.w}{GEN:fen.r.w}

\litmusedgetrans{RV}{si}{A64:si,GEN:si,PPC:si,x86:si}
\litmusedgetrans{RV}{pos}{A64:pos,GEN:pos,PPC:pos,x86:pos}
\litmusedgetrans{RV}{pod}{A64:pod,GEN:pod,PPC:pod,x86:pod}

% Power:
\litmusedgetrans{PPC}{po}{A64:po,RV:po,GEN:po,x86:po}
\litmusedgetrans{PPC}{addr}{A64:addr,RV:addr,GEN:addr,x86:addr}
\litmusedgetrans{PPC}{data}{A64:data,RV:data,GEN:data,x86:data}
\litmusedgetrans{PPC}{ctrl}{A64:ctrl,RV:ctrl,GEN:ctrl,x86:ctrl}
\litmusedgetrans{PPC}{ctrli}{A64:ctrli,RV:ctrli,GEN:ctrli,x86:ctrli}
\litmusedgetrans{PPC}{ctrliaddr}{A64:ctrliaddr,RV:ctrliaddr,GEN:ctrliaddr,x86:ctrliaddr}
\litmusedgetrans{PPC}{ws}{A64:ws,RV:ws,GEN:ws,x86:ws}
\litmusedgetrans{PPC}{wsi}{A64:wsi,RV:wsi,GEN:wsi,x86:wsi}
\litmusedgetrans{PPC}{rf}{A64:rf,RV:rf,GEN:rf,x86:rf}
\litmusedgetrans{PPC}{rfi}{A64:rfi,RV:rfi,GEN:rfi,x86:rfi}
\litmusedgetrans{PPC}{fr}{A64:fr,RV:fr,GEN:fr,x86:fr}
\litmusedgetrans{PPC}{fri}{A64:fri,RV:fri,GEN:fri,x86:fri}

\litmusedgetrans{PPC}{sync}{GEN:fen,A64:dmb.sy,RV:fence.rw.rw,x86:mfence}
\litmusedgetrans{PPC}{isync}{GEN:ifen,A64:isb,RV:fence.i}
\litmusedgetrans{PPC}{ctrlisync}{GEN:ctrlifen,A64:ctrlisb,RV:ctrlfence.i}

\litmusedgetrans{PPC}{si}{A64:si,RV:si,GEN:si,x86:si}
\litmusedgetrans{PPC}{si124}{A64:si124,RV:si124,GEN:si124,x86:si124}
\litmusedgetrans{PPC}{pos}{A64:pos,RV:pos,GEN:pos,x86:pos}
\litmusedgetrans{PPC}{pod}{A64:pod,RV:pod,GEN:pod,x86:pod}
