// Seed: 3996469134
module module_0;
  logic id_1;
  assign module_2.id_4 = 0;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd53,
    parameter id_3 = 32'd26
) (
    input tri id_0,
    input tri0 _id_1,
    output tri1 id_2,
    input supply1 _id_3,
    input wire id_4,
    output supply1 id_5
);
  module_0 modCall_1 ();
  wire [id_1 : id_3] id_7;
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    output supply1 id_4,
    input supply1 id_5,
    output supply1 id_6,
    input uwire id_7,
    input supply1 id_8,
    input supply1 id_9
);
  module_0 modCall_1 ();
endmodule
