* Z:\home\arthur\Desktop\UFMG\Lab_Eletronica\source_project\Fonte.asc
V1 N001 0 SINE(0 25.45 60)
V2 0 N014 SINE(0 25.45 60)
D1 N001 +Vcc D
D2 -Vcc N001 D
D3 N014 +Vcc D
D4 -Vcc N014 D
C1 +Vcc 0 4000µ
C2 -Vcc 0 4000µ
R1 +Vcc N011 4k
D5 0 N011 1N750
R2 N011 +Vref 1
R3 +Vref 0 10k
R4 -Vcc N018 4k
D6 N018 0 1N750
R5 N018 -Vref 1
R6 -Vref 0 10k
R7 N003 N002 100
R8 Vprot_out N012 1k
R9 N012 N004 20k
R10 0 N004 10k
R11 Vprot_out 0 5
Q1 +Vcc N003 Vprot_in 0 FZT849
XU1 +Vref N004 +Vcc -5v N002 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
V3 0 -5v 5
V4 +5v 0 5
R12 N016 N015 100
R13 N020 N019 1k
R14 N019 N017 20k
R15 0 N017 10k
R16 N020 0 15
Q2 -Vcc N016 N020 0 FZT849
XU2 -Vref N017 +5v -Vcc N015 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
R21 Vprot_in Vprot_out 0.1
R22 N005 Vprot_in 10k
R23 N009 Vprot_out 10k
R24 N005 0 200k
R25 N009 N007 200k
XU3 N005 N009 +5v -5v N007 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
XU4 N007 +2.1v +5v -5v N010 level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
V5 +2.1v 0 2.1
A1 +5v 0 N010 0 0 0 N006 0 DFLOP
XU5 N006 N008 +5v -5v Vprot level.2 Avol=1Meg GBW=10Meg Slew=10Meg ilimit=25m rail=0 Vos=0 phimargin=45 en=0 enk=0 in=0 ink=0 Rin=500Meg
R26 Vprot N008 4k
R27 0 N008 1k
Q3 N011 N013 0 0 2N2222
R28 N013 Vprot 1k
.model D D
.lib C:\Program Files (x86)\lib\cmp\standard.dio
.model NPN NPN
.model PNP PNP
.lib C:\Program Files (x86)\lib\cmp\standard.bjt
* Estágio retificador com filtro capacitivo
.tran 0.1s
* Estágio regulador de tensão (+)
* Estágio regulador de tensão (-)
* Estágio de ganho (+)
* Fontes auxiliares
* Estágio de ganho (-)
.lib UniversalOpamps2.sub
.backanno
.end
