#-----------------------------------------------------------
# Vivado v2014.1
# SW Build 881834 on Fri Apr  4 14:09:24 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Tue May 06 19:56:56 2014
# Process ID: 4884
# Log file: C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp.vdi
# Journal file: C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source leon3mp.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:0.9 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.0 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:0.9 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/0.9/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.0 available at C:/Xilinx/Vivado/2014.1/data/boards/board_parts/zynq/zc706/1.0/board_part.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp' for cell 'io0/inst_ADC_TOP/inst_ADC'
INFO: [Project 1-454] Reading design checkpoint 'C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp' for cell 'io0/inst_ADC_TOP/ILA_ADC'
INFO: [Netlist 29-17] Analyzing 494 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/your_instance_name'
Finished Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_0_0/constraints/ila.xdc] for cell 'io0/inst_top/your_instance_name'
Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Finished Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ADC/ADC.xdc] for cell 'io0/inst_ADC_TOP/inst_ADC/U0'
Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Finished Parsing XDC File [c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/sources_1/ip/ila_1_0/constraints/ila.xdc] for cell 'io0/inst_ADC_TOP/ILA_ADC'
Parsing XDC File [C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
Finished Parsing XDC File [C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.srcs/constrs_1/imports/joel/leon3.xdc]
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ADC_synth_1/ADC.dcp'
INFO: [Project 1-538] Ignoring constraints in dcp 'C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/ila_1_synth_1/ila_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 391 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 336 instances
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:17 . Memory (MB): peak = 473.883 ; gain = 249.750
Command: place_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
INFO: [IP_Flow 19-3825] Re-using generated and synthesized IP, "xilinx.com:ip:labtools_xsdb_master_lib:3.0", from Vivado Debug IP cache, "c:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.cache/02bda3ad".
INFO: [Common 17-87] Messaging disabled: WARNING limit exceeded.
get_clocks: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 772.949 ; gain = 287.137
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 772.949 ; gain = 0.000
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Quick' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 781.512 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 22 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 782.539 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 76482309

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 782.539 ; gain = 1.027

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 76482309

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 782.555 ; gain = 1.043

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 76482309

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 782.555 ; gain = 1.043

Phase 1.1.4 Build Shapes/ HD Config

Phase 1.1.4.1 Build Macros
Phase 1.1.4.1 Build Macros | Checksum: 7a2be648

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 786.258 ; gain = 4.746
Phase 1.1.4 Build Shapes/ HD Config | Checksum: 7a2be648

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 786.258 ; gain = 4.746

Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.5.1 Pre-Place Cells
Phase 1.1.5.1 Pre-Place Cells | Checksum: 824087a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 786.258 ; gain = 4.746

Phase 1.1.5.2 Implementation Feasibility check
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus jb are not locked:  'jb[7]'  'jb[6]'  'jb[5]'  'jb[4]'  'jb[3]' 
WARNING: [Place 30-568] A LUT 'adderahb_if/n_0_14879_BUFG_inst_i_1' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	adderahb_if/hrdata_reg[25] {LDCE}
	adderahb_if/hrdata_reg[29] {LDCE}
	adderahb_if/hrdata_reg[7] {LDCE}
	adderahb_if/hrdata_reg[5] {LDCE}
	adderahb_if/hrdata_reg[26] {LDCE}
Phase 1.1.5.2 Implementation Feasibility check | Checksum: 824087a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 789.285 ; gain = 7.773

Phase 1.1.5.3 Implementation Feasibility check On IDelay
Phase 1.1.5.3 Implementation Feasibility check On IDelay | Checksum: 824087a4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 789.703 ; gain = 8.191
Phase 1.1.5 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 98085f56

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 789.703 ; gain = 8.191

Phase 1.1.6 Build Placer Netlist Model

Phase 1.1.6.1 Place Init Design
Phase 1.1.6.1 Place Init Design | Checksum: d873b95f

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121
Phase 1.1.6 Build Placer Netlist Model | Checksum: d873b95f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121

Phase 1.1.7 Constrain Clocks/Macros

Phase 1.1.7.1 Constrain Global/Regional Clocks
Phase 1.1.7.1 Constrain Global/Regional Clocks | Checksum: d873b95f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121
Phase 1.1.7 Constrain Clocks/Macros | Checksum: d873b95f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121
Phase 1.1 Placer Initialization Core | Checksum: d873b95f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121
Phase 1 Placer Initialization | Checksum: d873b95f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 803.633 ; gain = 22.121

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 133fc5744

Time (s): cpu = 00:00:58 ; elapsed = 00:00:46 . Memory (MB): peak = 833.273 ; gain = 51.762

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 133fc5744

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 833.273 ; gain = 51.762

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 115bd97f8

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 833.273 ; gain = 51.762

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b5747cf1

Time (s): cpu = 00:01:01 ; elapsed = 00:00:49 . Memory (MB): peak = 833.273 ; gain = 51.762

Phase 3.4 Commit Small Macros & Core Logic
Phase 3.4 Commit Small Macros & Core Logic | Checksum: 170b52d31

Time (s): cpu = 00:01:23 ; elapsed = 00:01:12 . Memory (MB): peak = 844.734 ; gain = 63.223

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 170b52d31

Time (s): cpu = 00:01:26 ; elapsed = 00:01:15 . Memory (MB): peak = 846.762 ; gain = 65.250
Phase 3 Detail Placement | Checksum: 170b52d31

Time (s): cpu = 00:01:26 ; elapsed = 00:01:15 . Memory (MB): peak = 846.762 ; gain = 65.250

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1debadcb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:15 . Memory (MB): peak = 846.762 ; gain = 65.250

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1debadcb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 846.762 ; gain = 65.250

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1debadcb6

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 846.762 ; gain = 65.250

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18e2716e5

Time (s): cpu = 00:01:27 ; elapsed = 00:01:16 . Memory (MB): peak = 846.762 ; gain = 65.250
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18e2716e5

Time (s): cpu = 00:01:28 ; elapsed = 00:01:16 . Memory (MB): peak = 846.762 ; gain = 65.250
Ending Placer Task | Checksum: 12e738039

Time (s): cpu = 00:00:00 ; elapsed = 00:01:16 . Memory (MB): peak = 846.762 ; gain = 65.250
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:55 . Memory (MB): peak = 846.762 ; gain = 372.879
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 846.762 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 846.762 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.791 . Memory (MB): peak = 846.762 ; gain = 0.000
Command: route_design -directive Quick
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Quick'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a4cce34c

Time (s): cpu = 00:00:31 ; elapsed = 00:00:18 . Memory (MB): peak = 1030.652 ; gain = 165.035

Phase 2 Router Initialization
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 141d2c772

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 1062.328 ; gain = 196.711

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1068fdb09

Time (s): cpu = 00:00:49 ; elapsed = 00:00:29 . Memory (MB): peak = 1067.211 ; gain = 201.594

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3695
 Number of Nodes with overlaps = 124
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 13fc5f7c3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1067.211 ; gain = 201.594
Phase 4 Rip-up And Reroute | Checksum: 13fc5f7c3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1067.211 ; gain = 201.594

Phase 5 Post Hold Fix
Phase 5 Post Hold Fix | Checksum: 13fc5f7c3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1067.211 ; gain = 201.594

Phase 6 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.17474 %
  Global Horizontal Routing Utilization  = 8.46597 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 63.964%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
Phase 6 Route finalize | Checksum: 13fc5f7c3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1067.211 ; gain = 201.594

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 13fc5f7c3

Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 1067.211 ; gain = 201.594

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: bd0602da

Time (s): cpu = 00:01:17 ; elapsed = 00:00:47 . Memory (MB): peak = 1067.211 ; gain = 201.594
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: bd0602da

Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1067.211 ; gain = 201.594

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:47 . Memory (MB): peak = 1067.211 ; gain = 201.594
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:00:54 . Memory (MB): peak = 1067.211 ; gain = 220.449
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1067.211 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1067.211 ; gain = 0.000
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/designs/leon3-digilent-nexys4/vivado/leon3-digilent-nexys4/leon3-digilent-nexys4.runs/impl_1/leon3mp_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1086.398 ; gain = 19.188
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 1135.844 ; gain = 49.445
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1178.828 ; gain = 42.984
INFO: [Common 17-206] Exiting Vivado at Tue May 06 20:02:56 2014...
