// Seed: 897202693
module module_0 (
    input uwire id_0,
    output supply0 id_1,
    input tri0 id_2
    , id_22,
    input wire id_3,
    input tri1 id_4,
    input wand id_5,
    input tri id_6,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input wire id_10,
    input tri1 id_11,
    input wire id_12,
    input wand id_13,
    input tri1 id_14,
    output wor id_15,
    input tri id_16,
    input supply1 id_17,
    output supply0 id_18,
    output uwire id_19,
    input uwire id_20
);
  uwire id_23 = 1 == id_23;
  wire  id_24;
  assign module_1.id_4 = 0;
  generate
    genvar id_25;
  endgenerate
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  tri1 id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0
  );
  assign id_3 = id_3 ? id_0 : 1;
  tri0 id_4 = 1'b0;
endmodule
