// Seed: 2122632533
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input tri id_0
    , id_6,
    output tri0 id_1,
    output wor id_2,
    output supply1 id_3,
    input tri0 id_4
);
  wire id_7;
  and primCall (id_3, id_6, id_7, id_4);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2;
  id_1(
      .id_0(id_2), .id_1('b0), .id_2(1)
  );
  assign id_2 = 1 ? (1) : 1'b0;
endmodule
