$date
  Sat Jan 12 05:35:10 2008
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 4 ! m4in1[3:0] $end
$var reg 4 " m4in2[3:0] $end
$var reg 1 # m4adr $end
$var reg 4 $ m4out[3:0] $end
$var reg 1 % clock $end
$var reg 4 & inmultitor_in[3:0] $end
$var reg 4 ' deinmultit_in[3:0] $end
$var reg 1 ( com_inmultire $end
$var reg 8 ) rezultat[7:0] $end
$scope module inm $end
$var reg 4 * inmultitor_in[3:0] $end
$var reg 4 + deinmultit_in[3:0] $end
$var reg 1 , comanda_inmultire $end
$var reg 1 - clock $end
$var reg 8 . rezultat[7:0] $end
$var reg 1 / initializare $end
$var reg 1 0 incarcare $end
$var reg 1 1 deplasare $end
$var reg 1 2 ultim $end
$var reg 1 3 xor_bis $end
$var reg 1 4 bis_m2x1 $end
$var reg 1 5 m2x1_acu $end
$var reg 1 6 and_m2x4 $end
$var reg 4 7 sum_acu[3:0] $end
$var reg 4 8 m2x4_sum[3:0] $end
$var reg 1 9 zerob $end
$var reg 1 : not_ultim $end
$var reg 1 ; incarcare_acu $end
$var reg 1 < clock_bis $end
$var reg 4 = zerov[3:0] $end
$var reg 4 > interf_m2x4[3:0] $end
$var reg 4 ? interf_dei[3:0] $end
$var reg 4 @ interf_inm[3:0] $end
$var reg 4 A interf_acu[3:0] $end
$scope module reg_acumulator $end
$var reg 4 B intrare[3:0] $end
$var reg 1 C incarcare $end
$var reg 1 D deplasare $end
$var reg 1 E bit_carry $end
$var reg 4 F iesire[3:0] $end
$var reg 3 G aux[2:0] $end
$upscope $end
$scope module reg_inmultitor $end
$var reg 4 H intrare[3:0] $end
$var reg 1 I incarcare $end
$var reg 1 J deplasare $end
$var reg 1 K bit_carry $end
$var reg 4 L iesire[3:0] $end
$var reg 3 M aux[2:0] $end
$upscope $end
$scope module reg_deinmultit $end
$var reg 4 N intrare[3:0] $end
$var reg 1 O incarcare $end
$var reg 4 P iesire[3:0] $end
$upscope $end
$scope module sumator $end
$var reg 4 Q intrare1[3:0] $end
$var reg 4 R intrare2[3:0] $end
$var reg 4 S iesire[3:0] $end
$upscope $end
$scope module m2x1 $end
$var reg 1 T intrare1 $end
$var reg 1 U intrare2 $end
$var reg 1 V adresa $end
$var reg 1 W iesire $end
$upscope $end
$scope module m2x4 $end
$var reg 4 X intrare1[3:0] $end
$var reg 4 Y intrare2[3:0] $end
$var reg 1 Z adresa $end
$var reg 4 [ iesire[3:0] $end
$upscope $end
$scope module pand $end
$var reg 1 \ intrare1 $end
$var reg 1 ] intrare2 $end
$var reg 1 ^ iesire $end
$upscope $end
$scope module bistd $end
$var reg 1 _ data_intrare $end
$var reg 1 ` clock $end
$var reg 1 a data_iesire $end
$upscope $end
$scope module pxor $end
$var reg 1 b intrare1 $end
$var reg 1 c intrare2 $end
$var reg 1 d iesire $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b0000 "
0#
b0000 $
0%
b0101 &
b0111 '
0(
b00000000 )
b0101 *
b0111 +
0,
0-
b00000000 .
0/
00
01
02
03
04
05
06
b0000 7
b0000 8
09
1:
0;
0<
b0000 =
b0000 >
b0000 ?
b0000 @
b0000 A
b0000 B
0C
0D
0E
b0000 F
b000 G
b0101 H
0I
0J
0K
b0000 L
b000 M
b0111 N
0O
b0000 P
b0000 Q
b0000 R
b0000 S
0T
0U
1V
0W
b0000 X
b0000 Y
0Z
b0000 [
1\
0]
0^
0_
0`
0a
0b
0c
0d
#10000000
1%
1(
1,
1-
#20000000
0%
0-
1/
13
16
b0111 7
b0111 8
1;
1<
b0111 ?
b0101 @
b0111 B
1C
1I
b0101 L
b010 M
1O
b0111 P
b0111 R
b0111 S
b0111 Y
1Z
b0111 [
1]
1^
1_
1`
1b
1d
#30000000
1%
0(
0,
1-
0;
0<
0C
0`
#40000000
0%
0-
0/
10
14
b1110 7
1;
1<
b0111 A
b1110 B
1C
b0111 F
b011 G
0I
1K
0O
b0111 Q
b1110 S
1T
1`
1a
#50000000
1%
1-
#60000000
0%
0-
00
11
03
06
b0011 7
b0000 8
0;
0<
b1010 @
b0011 A
b0011 B
0C
1D
b0011 F
b001 G
1J
b1010 L
b101 M
b0011 Q
b0000 R
b0011 S
0Z
b0000 [
0]
0^
0_
0`
0b
0d
#70000000
1%
1-
#80000000
0%
0-
10
01
04
1;
1<
1C
0D
0J
0T
1`
0a
#90000000
1%
1-
#100000000
0%
0-
00
11
13
16
b1000 7
b0111 8
0;
0<
b1101 @
b0001 A
b1000 B
0C
1D
b0001 F
b000 G
1J
b1101 L
b110 M
b0001 Q
b0111 R
b1000 S
1Z
b0111 [
1]
1^
1_
0`
1b
1d
#110000000
1%
1-
#120000000
0%
0-
10
01
14
b1111 7
1;
1<
b1000 A
b1111 B
1C
0D
b1000 F
b100 G
0J
0K
b1000 Q
b1111 S
1T
1`
1a
#130000000
1%
1-
#140000000
0%
0-
00
11
03
06
b0100 7
b0000 8
0;
0<
b0110 @
b0100 A
b0100 B
0C
1D
b0100 F
b010 G
1J
b0110 L
b011 M
b0100 Q
b0000 R
b0100 S
0Z
b0000 [
0]
0^
0_
0`
0b
0d
#150000000
1%
1-
#160000000
0%
0-
10
01
12
04
05
0:
1;
1<
1C
0D
0E
0J
0T
0V
0W
0\
1`
0a
#170000000
1%
1-
#180000000
0%
0-
00
11
13
b0010 7
0;
0<
b0011 @
b0010 A
b0010 B
0C
1D
b0010 F
b001 G
1J
b0011 L
b001 M
b0010 Q
b0010 S
1]
1_
0`
1b
1d
#190000000
1%
1-
#200000000
0%
b00100011 )
0-
b00100011 .
01
02
16
b1001 7
b0111 8
1:
b1001 B
0D
0J
b0111 R
b1001 S
1V
1Z
b0111 [
1\
1^
#210000000
1%
1-
#220000000
0%
0-
#230000000
1%
1-
#240000000
0%
0-
#250000000
1%
1-
#260000000
0%
0-
#270000000
1%
1-
#280000000
0%
0-
#290000000
1%
1-
#300000000
0%
0-
