circuit reg_32 : @[:@2.0]
  module reg_32 : @[:@3.2]
    input clock : Clock @[:@4.4]
    input reset : UInt<1> @[:@5.4]
    input io_regwrite : UInt<1> @[:@6.4]
    input io_rd_sel : UInt<5> @[:@6.4]
    input io_rs1_sel : UInt<5> @[:@6.4]
    input io_rs2_sel : UInt<5> @[:@6.4]
    input io_WriteData : SInt<32> @[:@6.4]
    output io_rs1 : SInt<32> @[:@6.4]
    output io_rs2 : SInt<32> @[:@6.4]
  
    reg registers_c_0 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_0) @[reg_32.scala 18:40:@41.4]
    reg registers_c_1 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_1) @[reg_32.scala 18:40:@41.4]
    reg registers_c_2 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_2) @[reg_32.scala 18:40:@41.4]
    reg registers_c_3 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_3) @[reg_32.scala 18:40:@41.4]
    reg registers_c_4 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_4) @[reg_32.scala 18:40:@41.4]
    reg registers_c_5 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_5) @[reg_32.scala 18:40:@41.4]
    reg registers_c_6 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_6) @[reg_32.scala 18:40:@41.4]
    reg registers_c_7 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_7) @[reg_32.scala 18:40:@41.4]
    reg registers_c_8 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_8) @[reg_32.scala 18:40:@41.4]
    reg registers_c_9 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_9) @[reg_32.scala 18:40:@41.4]
    reg registers_c_10 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_10) @[reg_32.scala 18:40:@41.4]
    reg registers_c_11 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_11) @[reg_32.scala 18:40:@41.4]
    reg registers_c_12 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_12) @[reg_32.scala 18:40:@41.4]
    reg registers_c_13 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_13) @[reg_32.scala 18:40:@41.4]
    reg registers_c_14 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_14) @[reg_32.scala 18:40:@41.4]
    reg registers_c_15 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_15) @[reg_32.scala 18:40:@41.4]
    reg registers_c_16 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_16) @[reg_32.scala 18:40:@41.4]
    reg registers_c_17 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_17) @[reg_32.scala 18:40:@41.4]
    reg registers_c_18 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_18) @[reg_32.scala 18:40:@41.4]
    reg registers_c_19 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_19) @[reg_32.scala 18:40:@41.4]
    reg registers_c_20 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_20) @[reg_32.scala 18:40:@41.4]
    reg registers_c_21 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_21) @[reg_32.scala 18:40:@41.4]
    reg registers_c_22 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_22) @[reg_32.scala 18:40:@41.4]
    reg registers_c_23 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_23) @[reg_32.scala 18:40:@41.4]
    reg registers_c_24 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_24) @[reg_32.scala 18:40:@41.4]
    reg registers_c_25 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_25) @[reg_32.scala 18:40:@41.4]
    reg registers_c_26 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_26) @[reg_32.scala 18:40:@41.4]
    reg registers_c_27 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_27) @[reg_32.scala 18:40:@41.4]
    reg registers_c_28 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_28) @[reg_32.scala 18:40:@41.4]
    reg registers_c_29 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_29) @[reg_32.scala 18:40:@41.4]
    reg registers_c_30 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_30) @[reg_32.scala 18:40:@41.4]
    reg registers_c_31 : SInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_c_31) @[reg_32.scala 18:40:@41.4]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rs1_sel), registers_c_0) @[reg_32.scala 20:23:@75.4]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rs1_sel), registers_c_1, _GEN_0) @[reg_32.scala 20:23:@75.4]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rs1_sel), registers_c_2, _GEN_1) @[reg_32.scala 20:23:@75.4]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rs1_sel), registers_c_3, _GEN_2) @[reg_32.scala 20:23:@75.4]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rs1_sel), registers_c_4, _GEN_3) @[reg_32.scala 20:23:@75.4]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rs1_sel), registers_c_5, _GEN_4) @[reg_32.scala 20:23:@75.4]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rs1_sel), registers_c_6, _GEN_5) @[reg_32.scala 20:23:@75.4]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rs1_sel), registers_c_7, _GEN_6) @[reg_32.scala 20:23:@75.4]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rs1_sel), registers_c_8, _GEN_7) @[reg_32.scala 20:23:@75.4]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rs1_sel), registers_c_9, _GEN_8) @[reg_32.scala 20:23:@75.4]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rs1_sel), registers_c_10, _GEN_9) @[reg_32.scala 20:23:@75.4]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rs1_sel), registers_c_11, _GEN_10) @[reg_32.scala 20:23:@75.4]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rs1_sel), registers_c_12, _GEN_11) @[reg_32.scala 20:23:@75.4]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rs1_sel), registers_c_13, _GEN_12) @[reg_32.scala 20:23:@75.4]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rs1_sel), registers_c_14, _GEN_13) @[reg_32.scala 20:23:@75.4]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rs1_sel), registers_c_15, _GEN_14) @[reg_32.scala 20:23:@75.4]
    node _GEN_16 = mux(eq(UInt<5>("h10"), io_rs1_sel), registers_c_16, _GEN_15) @[reg_32.scala 20:23:@75.4]
    node _GEN_17 = mux(eq(UInt<5>("h11"), io_rs1_sel), registers_c_17, _GEN_16) @[reg_32.scala 20:23:@75.4]
    node _GEN_18 = mux(eq(UInt<5>("h12"), io_rs1_sel), registers_c_18, _GEN_17) @[reg_32.scala 20:23:@75.4]
    node _GEN_19 = mux(eq(UInt<5>("h13"), io_rs1_sel), registers_c_19, _GEN_18) @[reg_32.scala 20:23:@75.4]
    node _GEN_20 = mux(eq(UInt<5>("h14"), io_rs1_sel), registers_c_20, _GEN_19) @[reg_32.scala 20:23:@75.4]
    node _GEN_21 = mux(eq(UInt<5>("h15"), io_rs1_sel), registers_c_21, _GEN_20) @[reg_32.scala 20:23:@75.4]
    node _GEN_22 = mux(eq(UInt<5>("h16"), io_rs1_sel), registers_c_22, _GEN_21) @[reg_32.scala 20:23:@75.4]
    node _GEN_23 = mux(eq(UInt<5>("h17"), io_rs1_sel), registers_c_23, _GEN_22) @[reg_32.scala 20:23:@75.4]
    node _GEN_24 = mux(eq(UInt<5>("h18"), io_rs1_sel), registers_c_24, _GEN_23) @[reg_32.scala 20:23:@75.4]
    node _GEN_25 = mux(eq(UInt<5>("h19"), io_rs1_sel), registers_c_25, _GEN_24) @[reg_32.scala 20:23:@75.4]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), io_rs1_sel), registers_c_26, _GEN_25) @[reg_32.scala 20:23:@75.4]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), io_rs1_sel), registers_c_27, _GEN_26) @[reg_32.scala 20:23:@75.4]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), io_rs1_sel), registers_c_28, _GEN_27) @[reg_32.scala 20:23:@75.4]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), io_rs1_sel), registers_c_29, _GEN_28) @[reg_32.scala 20:23:@75.4]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), io_rs1_sel), registers_c_30, _GEN_29) @[reg_32.scala 20:23:@75.4]
    node _GEN_31 = mux(eq(UInt<5>("h1f"), io_rs1_sel), registers_c_31, _GEN_30) @[reg_32.scala 20:23:@75.4]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rs2_sel), registers_c_0) @[reg_32.scala 21:24:@76.4]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rs2_sel), registers_c_1, _GEN_32) @[reg_32.scala 21:24:@76.4]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rs2_sel), registers_c_2, _GEN_33) @[reg_32.scala 21:24:@76.4]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rs2_sel), registers_c_3, _GEN_34) @[reg_32.scala 21:24:@76.4]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rs2_sel), registers_c_4, _GEN_35) @[reg_32.scala 21:24:@76.4]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rs2_sel), registers_c_5, _GEN_36) @[reg_32.scala 21:24:@76.4]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rs2_sel), registers_c_6, _GEN_37) @[reg_32.scala 21:24:@76.4]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rs2_sel), registers_c_7, _GEN_38) @[reg_32.scala 21:24:@76.4]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rs2_sel), registers_c_8, _GEN_39) @[reg_32.scala 21:24:@76.4]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rs2_sel), registers_c_9, _GEN_40) @[reg_32.scala 21:24:@76.4]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rs2_sel), registers_c_10, _GEN_41) @[reg_32.scala 21:24:@76.4]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rs2_sel), registers_c_11, _GEN_42) @[reg_32.scala 21:24:@76.4]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rs2_sel), registers_c_12, _GEN_43) @[reg_32.scala 21:24:@76.4]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rs2_sel), registers_c_13, _GEN_44) @[reg_32.scala 21:24:@76.4]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rs2_sel), registers_c_14, _GEN_45) @[reg_32.scala 21:24:@76.4]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rs2_sel), registers_c_15, _GEN_46) @[reg_32.scala 21:24:@76.4]
    node _GEN_48 = mux(eq(UInt<5>("h10"), io_rs2_sel), registers_c_16, _GEN_47) @[reg_32.scala 21:24:@76.4]
    node _GEN_49 = mux(eq(UInt<5>("h11"), io_rs2_sel), registers_c_17, _GEN_48) @[reg_32.scala 21:24:@76.4]
    node _GEN_50 = mux(eq(UInt<5>("h12"), io_rs2_sel), registers_c_18, _GEN_49) @[reg_32.scala 21:24:@76.4]
    node _GEN_51 = mux(eq(UInt<5>("h13"), io_rs2_sel), registers_c_19, _GEN_50) @[reg_32.scala 21:24:@76.4]
    node _GEN_52 = mux(eq(UInt<5>("h14"), io_rs2_sel), registers_c_20, _GEN_51) @[reg_32.scala 21:24:@76.4]
    node _GEN_53 = mux(eq(UInt<5>("h15"), io_rs2_sel), registers_c_21, _GEN_52) @[reg_32.scala 21:24:@76.4]
    node _GEN_54 = mux(eq(UInt<5>("h16"), io_rs2_sel), registers_c_22, _GEN_53) @[reg_32.scala 21:24:@76.4]
    node _GEN_55 = mux(eq(UInt<5>("h17"), io_rs2_sel), registers_c_23, _GEN_54) @[reg_32.scala 21:24:@76.4]
    node _GEN_56 = mux(eq(UInt<5>("h18"), io_rs2_sel), registers_c_24, _GEN_55) @[reg_32.scala 21:24:@76.4]
    node _GEN_57 = mux(eq(UInt<5>("h19"), io_rs2_sel), registers_c_25, _GEN_56) @[reg_32.scala 21:24:@76.4]
    node _GEN_58 = mux(eq(UInt<5>("h1a"), io_rs2_sel), registers_c_26, _GEN_57) @[reg_32.scala 21:24:@76.4]
    node _GEN_59 = mux(eq(UInt<5>("h1b"), io_rs2_sel), registers_c_27, _GEN_58) @[reg_32.scala 21:24:@76.4]
    node _GEN_60 = mux(eq(UInt<5>("h1c"), io_rs2_sel), registers_c_28, _GEN_59) @[reg_32.scala 21:24:@76.4]
    node _GEN_61 = mux(eq(UInt<5>("h1d"), io_rs2_sel), registers_c_29, _GEN_60) @[reg_32.scala 21:24:@76.4]
    node _GEN_62 = mux(eq(UInt<5>("h1e"), io_rs2_sel), registers_c_30, _GEN_61) @[reg_32.scala 21:24:@76.4]
    node _GEN_63 = mux(eq(UInt<5>("h1f"), io_rs2_sel), registers_c_31, _GEN_62) @[reg_32.scala 21:24:@76.4]
    node _T_265 = eq(io_regwrite, UInt<1>("h1")) @[reg_32.scala 22:34:@77.4]
    node _registers_c_io_rd_sel = io_WriteData @[reg_32.scala 23:48:@79.6 reg_32.scala 23:48:@79.6]
    node _GEN_64 = mux(eq(UInt<1>("h0"), io_rd_sel), _registers_c_io_rd_sel, asSInt(UInt<1>("h0"))) @[reg_32.scala 23:48:@79.6]
    node _T_54_1 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@10.4]
    node _GEN_65 = mux(eq(UInt<1>("h1"), io_rd_sel), _registers_c_io_rd_sel, _T_54_1) @[reg_32.scala 23:48:@79.6]
    node _T_54_2 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@11.4]
    node _GEN_66 = mux(eq(UInt<2>("h2"), io_rd_sel), _registers_c_io_rd_sel, _T_54_2) @[reg_32.scala 23:48:@79.6]
    node _T_54_3 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@12.4]
    node _GEN_67 = mux(eq(UInt<2>("h3"), io_rd_sel), _registers_c_io_rd_sel, _T_54_3) @[reg_32.scala 23:48:@79.6]
    node _T_54_4 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@13.4]
    node _GEN_68 = mux(eq(UInt<3>("h4"), io_rd_sel), _registers_c_io_rd_sel, _T_54_4) @[reg_32.scala 23:48:@79.6]
    node _T_54_5 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@14.4]
    node _GEN_69 = mux(eq(UInt<3>("h5"), io_rd_sel), _registers_c_io_rd_sel, _T_54_5) @[reg_32.scala 23:48:@79.6]
    node _T_54_6 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@15.4]
    node _GEN_70 = mux(eq(UInt<3>("h6"), io_rd_sel), _registers_c_io_rd_sel, _T_54_6) @[reg_32.scala 23:48:@79.6]
    node _T_54_7 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@16.4]
    node _GEN_71 = mux(eq(UInt<3>("h7"), io_rd_sel), _registers_c_io_rd_sel, _T_54_7) @[reg_32.scala 23:48:@79.6]
    node _T_54_8 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@17.4]
    node _GEN_72 = mux(eq(UInt<4>("h8"), io_rd_sel), _registers_c_io_rd_sel, _T_54_8) @[reg_32.scala 23:48:@79.6]
    node _T_54_9 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@18.4]
    node _GEN_73 = mux(eq(UInt<4>("h9"), io_rd_sel), _registers_c_io_rd_sel, _T_54_9) @[reg_32.scala 23:48:@79.6]
    node _T_54_10 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@19.4]
    node _GEN_74 = mux(eq(UInt<4>("ha"), io_rd_sel), _registers_c_io_rd_sel, _T_54_10) @[reg_32.scala 23:48:@79.6]
    node _T_54_11 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@20.4]
    node _GEN_75 = mux(eq(UInt<4>("hb"), io_rd_sel), _registers_c_io_rd_sel, _T_54_11) @[reg_32.scala 23:48:@79.6]
    node _T_54_12 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@21.4]
    node _GEN_76 = mux(eq(UInt<4>("hc"), io_rd_sel), _registers_c_io_rd_sel, _T_54_12) @[reg_32.scala 23:48:@79.6]
    node _T_54_13 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@22.4]
    node _GEN_77 = mux(eq(UInt<4>("hd"), io_rd_sel), _registers_c_io_rd_sel, _T_54_13) @[reg_32.scala 23:48:@79.6]
    node _T_54_14 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@23.4]
    node _GEN_78 = mux(eq(UInt<4>("he"), io_rd_sel), _registers_c_io_rd_sel, _T_54_14) @[reg_32.scala 23:48:@79.6]
    node _T_54_15 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@24.4]
    node _GEN_79 = mux(eq(UInt<4>("hf"), io_rd_sel), _registers_c_io_rd_sel, _T_54_15) @[reg_32.scala 23:48:@79.6]
    node _T_54_16 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@25.4]
    node _GEN_80 = mux(eq(UInt<5>("h10"), io_rd_sel), _registers_c_io_rd_sel, _T_54_16) @[reg_32.scala 23:48:@79.6]
    node _T_54_17 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@26.4]
    node _GEN_81 = mux(eq(UInt<5>("h11"), io_rd_sel), _registers_c_io_rd_sel, _T_54_17) @[reg_32.scala 23:48:@79.6]
    node _T_54_18 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@27.4]
    node _GEN_82 = mux(eq(UInt<5>("h12"), io_rd_sel), _registers_c_io_rd_sel, _T_54_18) @[reg_32.scala 23:48:@79.6]
    node _T_54_19 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@28.4]
    node _GEN_83 = mux(eq(UInt<5>("h13"), io_rd_sel), _registers_c_io_rd_sel, _T_54_19) @[reg_32.scala 23:48:@79.6]
    node _T_54_20 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@29.4]
    node _GEN_84 = mux(eq(UInt<5>("h14"), io_rd_sel), _registers_c_io_rd_sel, _T_54_20) @[reg_32.scala 23:48:@79.6]
    node _T_54_21 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@30.4]
    node _GEN_85 = mux(eq(UInt<5>("h15"), io_rd_sel), _registers_c_io_rd_sel, _T_54_21) @[reg_32.scala 23:48:@79.6]
    node _T_54_22 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@31.4]
    node _GEN_86 = mux(eq(UInt<5>("h16"), io_rd_sel), _registers_c_io_rd_sel, _T_54_22) @[reg_32.scala 23:48:@79.6]
    node _T_54_23 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@32.4]
    node _GEN_87 = mux(eq(UInt<5>("h17"), io_rd_sel), _registers_c_io_rd_sel, _T_54_23) @[reg_32.scala 23:48:@79.6]
    node _T_54_24 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@33.4]
    node _GEN_88 = mux(eq(UInt<5>("h18"), io_rd_sel), _registers_c_io_rd_sel, _T_54_24) @[reg_32.scala 23:48:@79.6]
    node _T_54_25 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@34.4]
    node _GEN_89 = mux(eq(UInt<5>("h19"), io_rd_sel), _registers_c_io_rd_sel, _T_54_25) @[reg_32.scala 23:48:@79.6]
    node _T_54_26 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@35.4]
    node _GEN_90 = mux(eq(UInt<5>("h1a"), io_rd_sel), _registers_c_io_rd_sel, _T_54_26) @[reg_32.scala 23:48:@79.6]
    node _T_54_27 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@36.4]
    node _GEN_91 = mux(eq(UInt<5>("h1b"), io_rd_sel), _registers_c_io_rd_sel, _T_54_27) @[reg_32.scala 23:48:@79.6]
    node _T_54_28 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@37.4]
    node _GEN_92 = mux(eq(UInt<5>("h1c"), io_rd_sel), _registers_c_io_rd_sel, _T_54_28) @[reg_32.scala 23:48:@79.6]
    node _T_54_29 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@38.4]
    node _GEN_93 = mux(eq(UInt<5>("h1d"), io_rd_sel), _registers_c_io_rd_sel, _T_54_29) @[reg_32.scala 23:48:@79.6]
    node _T_54_30 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@39.4]
    node _GEN_94 = mux(eq(UInt<5>("h1e"), io_rd_sel), _registers_c_io_rd_sel, _T_54_30) @[reg_32.scala 23:48:@79.6]
    node _T_54_31 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@40.4]
    node _GEN_95 = mux(eq(UInt<5>("h1f"), io_rd_sel), _registers_c_io_rd_sel, _T_54_31) @[reg_32.scala 23:48:@79.6]
    node _GEN_96 = mux(_T_265, _GEN_64, asSInt(UInt<1>("h0"))) @[reg_32.scala 22:41:@78.4]
    node _GEN_97 = mux(_T_265, _GEN_65, _T_54_1) @[reg_32.scala 22:41:@78.4]
    node _GEN_98 = mux(_T_265, _GEN_66, _T_54_2) @[reg_32.scala 22:41:@78.4]
    node _GEN_99 = mux(_T_265, _GEN_67, _T_54_3) @[reg_32.scala 22:41:@78.4]
    node _GEN_100 = mux(_T_265, _GEN_68, _T_54_4) @[reg_32.scala 22:41:@78.4]
    node _GEN_101 = mux(_T_265, _GEN_69, _T_54_5) @[reg_32.scala 22:41:@78.4]
    node _GEN_102 = mux(_T_265, _GEN_70, _T_54_6) @[reg_32.scala 22:41:@78.4]
    node _GEN_103 = mux(_T_265, _GEN_71, _T_54_7) @[reg_32.scala 22:41:@78.4]
    node _GEN_104 = mux(_T_265, _GEN_72, _T_54_8) @[reg_32.scala 22:41:@78.4]
    node _GEN_105 = mux(_T_265, _GEN_73, _T_54_9) @[reg_32.scala 22:41:@78.4]
    node _GEN_106 = mux(_T_265, _GEN_74, _T_54_10) @[reg_32.scala 22:41:@78.4]
    node _GEN_107 = mux(_T_265, _GEN_75, _T_54_11) @[reg_32.scala 22:41:@78.4]
    node _GEN_108 = mux(_T_265, _GEN_76, _T_54_12) @[reg_32.scala 22:41:@78.4]
    node _GEN_109 = mux(_T_265, _GEN_77, _T_54_13) @[reg_32.scala 22:41:@78.4]
    node _GEN_110 = mux(_T_265, _GEN_78, _T_54_14) @[reg_32.scala 22:41:@78.4]
    node _GEN_111 = mux(_T_265, _GEN_79, _T_54_15) @[reg_32.scala 22:41:@78.4]
    node _GEN_112 = mux(_T_265, _GEN_80, _T_54_16) @[reg_32.scala 22:41:@78.4]
    node _GEN_113 = mux(_T_265, _GEN_81, _T_54_17) @[reg_32.scala 22:41:@78.4]
    node _GEN_114 = mux(_T_265, _GEN_82, _T_54_18) @[reg_32.scala 22:41:@78.4]
    node _GEN_115 = mux(_T_265, _GEN_83, _T_54_19) @[reg_32.scala 22:41:@78.4]
    node _GEN_116 = mux(_T_265, _GEN_84, _T_54_20) @[reg_32.scala 22:41:@78.4]
    node _GEN_117 = mux(_T_265, _GEN_85, _T_54_21) @[reg_32.scala 22:41:@78.4]
    node _GEN_118 = mux(_T_265, _GEN_86, _T_54_22) @[reg_32.scala 22:41:@78.4]
    node _GEN_119 = mux(_T_265, _GEN_87, _T_54_23) @[reg_32.scala 22:41:@78.4]
    node _GEN_120 = mux(_T_265, _GEN_88, _T_54_24) @[reg_32.scala 22:41:@78.4]
    node _GEN_121 = mux(_T_265, _GEN_89, _T_54_25) @[reg_32.scala 22:41:@78.4]
    node _GEN_122 = mux(_T_265, _GEN_90, _T_54_26) @[reg_32.scala 22:41:@78.4]
    node _GEN_123 = mux(_T_265, _GEN_91, _T_54_27) @[reg_32.scala 22:41:@78.4]
    node _GEN_124 = mux(_T_265, _GEN_92, _T_54_28) @[reg_32.scala 22:41:@78.4]
    node _GEN_125 = mux(_T_265, _GEN_93, _T_54_29) @[reg_32.scala 22:41:@78.4]
    node _GEN_126 = mux(_T_265, _GEN_94, _T_54_30) @[reg_32.scala 22:41:@78.4]
    node _GEN_127 = mux(_T_265, _GEN_95, _T_54_31) @[reg_32.scala 22:41:@78.4]
    node _T_54_0 = asSInt(UInt<32>("h0")) @[reg_32.scala 18:48:@8.4 reg_32.scala 18:48:@9.4]
    node _registers_c_io_rs1_sel = _GEN_31 @[reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4 reg_32.scala 20:23:@75.4]
    node _registers_c_io_rs2_sel = _GEN_63 @[reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4 reg_32.scala 21:24:@76.4]
    io_rs1 <= _registers_c_io_rs1_sel @[reg_32.scala 20:23:@75.4]
    io_rs2 <= _registers_c_io_rs2_sel @[reg_32.scala 21:24:@76.4]
    registers_c_0 <= _GEN_96 @[reg_32.scala 18:40:@42.4 reg_32.scala 19:32:@74.4 reg_32.scala 23:48:@79.6]
    registers_c_1 <= _GEN_97 @[reg_32.scala 18:40:@43.4 reg_32.scala 23:48:@79.6]
    registers_c_2 <= _GEN_98 @[reg_32.scala 18:40:@44.4 reg_32.scala 23:48:@79.6]
    registers_c_3 <= _GEN_99 @[reg_32.scala 18:40:@45.4 reg_32.scala 23:48:@79.6]
    registers_c_4 <= _GEN_100 @[reg_32.scala 18:40:@46.4 reg_32.scala 23:48:@79.6]
    registers_c_5 <= _GEN_101 @[reg_32.scala 18:40:@47.4 reg_32.scala 23:48:@79.6]
    registers_c_6 <= _GEN_102 @[reg_32.scala 18:40:@48.4 reg_32.scala 23:48:@79.6]
    registers_c_7 <= _GEN_103 @[reg_32.scala 18:40:@49.4 reg_32.scala 23:48:@79.6]
    registers_c_8 <= _GEN_104 @[reg_32.scala 18:40:@50.4 reg_32.scala 23:48:@79.6]
    registers_c_9 <= _GEN_105 @[reg_32.scala 18:40:@51.4 reg_32.scala 23:48:@79.6]
    registers_c_10 <= _GEN_106 @[reg_32.scala 18:40:@52.4 reg_32.scala 23:48:@79.6]
    registers_c_11 <= _GEN_107 @[reg_32.scala 18:40:@53.4 reg_32.scala 23:48:@79.6]
    registers_c_12 <= _GEN_108 @[reg_32.scala 18:40:@54.4 reg_32.scala 23:48:@79.6]
    registers_c_13 <= _GEN_109 @[reg_32.scala 18:40:@55.4 reg_32.scala 23:48:@79.6]
    registers_c_14 <= _GEN_110 @[reg_32.scala 18:40:@56.4 reg_32.scala 23:48:@79.6]
    registers_c_15 <= _GEN_111 @[reg_32.scala 18:40:@57.4 reg_32.scala 23:48:@79.6]
    registers_c_16 <= _GEN_112 @[reg_32.scala 18:40:@58.4 reg_32.scala 23:48:@79.6]
    registers_c_17 <= _GEN_113 @[reg_32.scala 18:40:@59.4 reg_32.scala 23:48:@79.6]
    registers_c_18 <= _GEN_114 @[reg_32.scala 18:40:@60.4 reg_32.scala 23:48:@79.6]
    registers_c_19 <= _GEN_115 @[reg_32.scala 18:40:@61.4 reg_32.scala 23:48:@79.6]
    registers_c_20 <= _GEN_116 @[reg_32.scala 18:40:@62.4 reg_32.scala 23:48:@79.6]
    registers_c_21 <= _GEN_117 @[reg_32.scala 18:40:@63.4 reg_32.scala 23:48:@79.6]
    registers_c_22 <= _GEN_118 @[reg_32.scala 18:40:@64.4 reg_32.scala 23:48:@79.6]
    registers_c_23 <= _GEN_119 @[reg_32.scala 18:40:@65.4 reg_32.scala 23:48:@79.6]
    registers_c_24 <= _GEN_120 @[reg_32.scala 18:40:@66.4 reg_32.scala 23:48:@79.6]
    registers_c_25 <= _GEN_121 @[reg_32.scala 18:40:@67.4 reg_32.scala 23:48:@79.6]
    registers_c_26 <= _GEN_122 @[reg_32.scala 18:40:@68.4 reg_32.scala 23:48:@79.6]
    registers_c_27 <= _GEN_123 @[reg_32.scala 18:40:@69.4 reg_32.scala 23:48:@79.6]
    registers_c_28 <= _GEN_124 @[reg_32.scala 18:40:@70.4 reg_32.scala 23:48:@79.6]
    registers_c_29 <= _GEN_125 @[reg_32.scala 18:40:@71.4 reg_32.scala 23:48:@79.6]
    registers_c_30 <= _GEN_126 @[reg_32.scala 18:40:@72.4 reg_32.scala 23:48:@79.6]
    registers_c_31 <= _GEN_127 @[reg_32.scala 18:40:@73.4 reg_32.scala 23:48:@79.6]
