set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/home/chittesh/OpenLane/pdks/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/home/chittesh/OpenLane/pdks/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/alu4bit"
set ::env(DESIGN_NAME) "alu4bit"
set ::env(VERILOG_FILES) "/openlane/designs/alu4bit/src/alu4bit.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(FP_CORE_UTIL) "40"
set ::env(PL_TARGET_DENSITY) "0.5"
