Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Sep  6 21:04:48 2025
| Host         : alexander-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file Processor_timing_summary_routed.rpt -pb Processor_timing_summary_routed.pb -rpx Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Processor
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.208        0.000                      0                 1010        0.151        0.000                      0                 1010        4.500        0.000                       0                   383  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             6.208        0.000                      0                 1010        0.151        0.000                      0                 1010        4.500        0.000                       0                   383  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.208ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.580ns (18.083%)  route 2.627ns (81.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.744     8.506    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.678    15.007    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[12]/C
                         clock pessimism              0.266    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.714    Din_sync[6]/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.580ns (18.083%)  route 2.627ns (81.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.744     8.506    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.678    15.007    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[13]/C
                         clock pessimism              0.266    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.714    Din_sync[6]/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.580ns (18.083%)  route 2.627ns (81.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.744     8.506    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.678    15.007    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[14]/C
                         clock pessimism              0.266    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.714    Din_sync[6]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.208ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.580ns (18.083%)  route 2.627ns (81.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.744     8.506    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.678    15.007    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  Din_sync[6]/counter_reg[15]/C
                         clock pessimism              0.266    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X2Y136         FDRE (Setup_fdre_C_R)       -0.524    14.714    Din_sync[6]/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                  6.208    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.875%)  route 2.293ns (78.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.727     5.235    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.957    F_sync[2]/ff1
    SLICE_X10Y133        LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  F_sync[2]/counter[0]_i_1__6/O
                         net (fo=16, routed)          1.089     8.170    F_sync[2]/counter[0]_i_1__6_n_0
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610    14.939    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[12]/C
                         clock pessimism              0.266    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.429    14.741    F_sync[2]/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.875%)  route 2.293ns (78.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.727     5.235    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.957    F_sync[2]/ff1
    SLICE_X10Y133        LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  F_sync[2]/counter[0]_i_1__6/O
                         net (fo=16, routed)          1.089     8.170    F_sync[2]/counter[0]_i_1__6_n_0
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610    14.939    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[13]/C
                         clock pessimism              0.266    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.429    14.741    F_sync[2]/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.875%)  route 2.293ns (78.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.727     5.235    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.957    F_sync[2]/ff1
    SLICE_X10Y133        LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  F_sync[2]/counter[0]_i_1__6/O
                         net (fo=16, routed)          1.089     8.170    F_sync[2]/counter[0]_i_1__6_n_0
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610    14.939    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[14]/C
                         clock pessimism              0.266    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.429    14.741    F_sync[2]/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.571ns  (required time - arrival time)
  Source:                 F_sync[2]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.642ns (21.875%)  route 2.293ns (78.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.727     5.235    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.518     5.753 r  F_sync[2]/ff1_reg/Q
                         net (fo=3, routed)           1.204     6.957    F_sync[2]/ff1
    SLICE_X10Y133        LUT2 (Prop_lut2_I1_O)        0.124     7.081 r  F_sync[2]/counter[0]_i_1__6/O
                         net (fo=16, routed)          1.089     8.170    F_sync[2]/counter[0]_i_1__6_n_0
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.610    14.939    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X11Y136        FDRE                                         r  F_sync[2]/counter_reg[15]/C
                         clock pessimism              0.266    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X11Y136        FDRE (Setup_fdre_C_R)       -0.429    14.741    F_sync[2]/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.571    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.968%)  route 2.186ns (79.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.302     8.064    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y134         FDRE                                         r  Din_sync[6]/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.677    15.006    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  Din_sync[6]/counter_reg[4]/C
                         clock pessimism              0.266    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    14.713    Din_sync[6]/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.649    

Slack (MET) :             6.649ns  (required time - arrival time)
  Source:                 Din_sync[6]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[6]/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.766ns  (logic 0.580ns (20.968%)  route 2.186ns (79.032%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.298ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.790     5.298    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y126         FDRE (Prop_fdre_C_Q)         0.456     5.754 r  Din_sync[6]/ff1_reg/Q
                         net (fo=3, routed)           0.884     6.638    Din_sync[6]/ff1
    SLICE_X5Y126         LUT2 (Prop_lut2_I0_O)        0.124     6.762 r  Din_sync[6]/counter[0]_i_1__9/O
                         net (fo=16, routed)          1.302     8.064    Din_sync[6]/counter[0]_i_1__9_n_0
    SLICE_X2Y134         FDRE                                         r  Din_sync[6]/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    N15                                               0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.677    15.006    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X2Y134         FDRE                                         r  Din_sync[6]/counter_reg[5]/C
                         clock pessimism              0.266    15.272    
                         clock uncertainty           -0.035    15.237    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524    14.713    Din_sync[6]/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.713    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.649    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Din_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.633     1.502    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  Din_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Din_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.098     1.741    Din_sync[0]/ff2
    SLICE_X8Y125         LUT4 (Prop_lut4_I1_O)        0.045     1.786 r  Din_sync[0]/q_i_1__0/O
                         net (fo=1, routed)           0.000     1.786    Din_sync[0]/q_i_1__0_n_0
    SLICE_X8Y125         FDRE                                         r  Din_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.905     2.019    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  Din_sync[0]/q_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.120     1.635    Din_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 button_sync[1]/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.380%)  route 0.127ns (40.620%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X4Y120         FDRE                                         r  button_sync[1]/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  button_sync[1]/counter_reg[15]/Q
                         net (fo=3, routed)           0.127     1.802    button_sync[1]/p_1_in
    SLICE_X6Y120         LUT4 (Prop_lut4_I2_O)        0.045     1.847 r  button_sync[1]/q_i_1__12/O
                         net (fo=1, routed)           0.000     1.847    button_sync[1]/q_i_1__12_n_0
    SLICE_X6Y120         FDRE                                         r  button_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.937     2.051    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  button_sync[1]/q_reg/C
                         clock pessimism             -0.503     1.548    
    SLICE_X6Y120         FDRE (Hold_fdre_C_D)         0.120     1.668    button_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Din_sync[4]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[4]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.147%)  route 0.135ns (48.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.664     1.533    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  Din_sync[4]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y122         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  Din_sync[4]/ff1_reg/Q
                         net (fo=3, routed)           0.135     1.808    Din_sync[4]/ff1
    SLICE_X7Y124         FDRE                                         r  Din_sync[4]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.932     2.046    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X7Y124         FDRE                                         r  Din_sync[4]/ff2_reg/C
                         clock pessimism             -0.503     1.543    
    SLICE_X7Y124         FDRE (Hold_fdre_C_D)         0.075     1.618    Din_sync[4]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 F_sync[0]/ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[0]/ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.637     1.506    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  F_sync[0]/ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y129        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  F_sync[0]/ff1_reg/Q
                         net (fo=3, routed)           0.130     1.777    F_sync[0]/ff1
    SLICE_X10Y130        FDRE                                         r  F_sync[0]/ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.911     2.025    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  F_sync[0]/ff2_reg/C
                         clock pessimism             -0.504     1.521    
    SLICE_X10Y130        FDRE (Hold_fdre_C_D)         0.060     1.581    F_sync[0]/ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 F_sync[2]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[2]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.641     1.510    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  F_sync[2]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y133        FDRE (Prop_fdre_C_Q)         0.148     1.658 r  F_sync[2]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.731    F_sync[2]/ff2
    SLICE_X10Y133        LUT4 (Prop_lut4_I1_O)        0.098     1.829 r  F_sync[2]/q_i_1__10/O
                         net (fo=1, routed)           0.000     1.829    F_sync[2]/q_i_1__10_n_0
    SLICE_X10Y133        FDRE                                         r  F_sync[2]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.914     2.028    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X10Y133        FDRE                                         r  F_sync[2]/q_reg/C
                         clock pessimism             -0.518     1.510    
    SLICE_X10Y133        FDRE (Hold_fdre_C_D)         0.120     1.630    F_sync[2]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 F_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            F_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.638     1.507    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  F_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y130        FDRE (Prop_fdre_C_Q)         0.148     1.655 r  F_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.728    F_sync[0]/ff2
    SLICE_X10Y130        LUT4 (Prop_lut4_I1_O)        0.098     1.826 r  F_sync[0]/q_i_1__8/O
                         net (fo=1, routed)           0.000     1.826    F_sync[0]/q_i_1__8_n_0
    SLICE_X10Y130        FDRE                                         r  F_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.911     2.025    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y130        FDRE                                         r  F_sync[0]/q_reg/C
                         clock pessimism             -0.518     1.507    
    SLICE_X10Y130        FDRE (Hold_fdre_C_D)         0.120     1.627    F_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 button_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  button_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.074     1.755    button_sync[3]/ff2
    SLICE_X2Y122         LUT4 (Prop_lut4_I0_O)        0.098     1.853 r  button_sync[3]/q_i_1/O
                         net (fo=1, routed)           0.000     1.853    button_sync[3]/q_i_1_n_0
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.937     2.051    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
                         clock pessimism             -0.517     1.534    
    SLICE_X2Y122         FDRE (Hold_fdre_C_D)         0.120     1.654    button_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Din_sync[3]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[3]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.633     1.502    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X9Y125         FDRE                                         r  Din_sync[3]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y125         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Din_sync[3]/ff2_reg/Q
                         net (fo=2, routed)           0.150     1.793    Din_sync[3]/ff2
    SLICE_X8Y125         LUT4 (Prop_lut4_I0_O)        0.045     1.838 r  Din_sync[3]/q_i_1__3/O
                         net (fo=1, routed)           0.000     1.838    Din_sync[3]/q_i_1__3_n_0
    SLICE_X8Y125         FDRE                                         r  Din_sync[3]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.905     2.019    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y125         FDRE                                         r  Din_sync[3]/q_reg/C
                         clock pessimism             -0.504     1.515    
    SLICE_X8Y125         FDRE (Hold_fdre_C_D)         0.121     1.636    Din_sync[3]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 button_sync[0]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_sync[0]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  button_sync[0]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  button_sync[0]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.728    button_sync[0]/ff2
    SLICE_X1Y124         LUT4 (Prop_lut4_I0_O)        0.099     1.827 r  button_sync[0]/q_i_1__11/O
                         net (fo=1, routed)           0.000     1.827    button_sync[0]/q_i_1__11_n_0
    SLICE_X1Y124         FDRE                                         r  button_sync[0]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.934     2.048    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  button_sync[0]/q_reg/C
                         clock pessimism             -0.517     1.531    
    SLICE_X1Y124         FDRE (Hold_fdre_C_D)         0.091     1.622    button_sync[0]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Din_sync[1]/ff2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Din_sync[1]/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  Din_sync[1]/ff2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y123         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  Din_sync[1]/ff2_reg/Q
                         net (fo=2, routed)           0.069     1.728    Din_sync[1]/ff2
    SLICE_X7Y123         LUT4 (Prop_lut4_I1_O)        0.099     1.827 r  Din_sync[1]/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    Din_sync[1]/q_i_1__1_n_0
    SLICE_X7Y123         FDRE                                         r  Din_sync[1]/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.933     2.047    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X7Y123         FDRE                                         r  Din_sync[1]/q_reg/C
                         clock pessimism             -0.516     1.531    
    SLICE_X7Y123         FDRE (Hold_fdre_C_D)         0.091     1.622    Din_sync[1]/q_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129   Din_sync[0]/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131   Din_sync[0]/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y131   Din_sync[0]/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   Din_sync[0]/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   Din_sync[0]/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   Din_sync[0]/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y132   Din_sync[0]/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129   Din_sync[0]/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y129   Din_sync[0]/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   Din_sync[0]/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y129   Din_sync[0]/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y131   Din_sync[0]/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y132   Din_sync[0]/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.951ns  (logic 3.775ns (31.588%)  route 8.176ns (68.412%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.910     8.728    HexA/LED_OBUF[0]
    SLICE_X12Y122        LUT3 (Prop_lut3_I1_O)        0.146     8.874 r  HexA/hex_grid_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.267    14.140    hex_grid_OBUF[0]
    G6                   OBUF (Prop_obuf_I_O)         3.111    17.252 r  hex_grid_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.252    hex_grid[0]
    G6                                                                r  hex_grid[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 3.542ns (30.726%)  route 7.987ns (69.274%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.910     8.728    HexA/LED_OBUF[0]
    SLICE_X12Y122        LUT3 (Prop_lut3_I1_O)        0.124     8.852 r  HexA/hex_grid_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.077    13.929    hex_grid_OBUF[1]
    H6                   OBUF (Prop_obuf_I_O)         2.900    16.830 r  hex_grid_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.830    hex_grid[1]
    H6                                                                r  hex_grid[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.032ns  (logic 4.085ns (37.029%)  route 6.947ns (62.971%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.735     8.554    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X12Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.678 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.678    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_4_n_0
    SLICE_X12Y125        MUXF7 (Prop_muxf7_I0_O)      0.241     8.919 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.919    reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_2_n_0
    SLICE_X12Y125        MUXF8 (Prop_muxf8_I0_O)      0.098     9.017 r  reg_unit/reg_B/hex_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.211    13.228    hex_seg_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         3.104    16.332 r  hex_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.332    hex_seg[2]
    D5                                                                r  hex_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.890ns  (logic 3.810ns (34.989%)  route 7.080ns (65.011%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.902     8.720    HexA/LED_OBUF[0]
    SLICE_X12Y122        LUT3 (Prop_lut3_I1_O)        0.152     8.872 r  HexA/hex_grid_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.178    13.050    hex_grid_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         3.140    16.191 r  hex_grid_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.191    hex_grid[3]
    B3                                                                r  hex_grid[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.718ns  (logic 4.100ns (38.255%)  route 6.618ns (61.745%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.205     8.023    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X9Y124         LUT5 (Prop_lut5_I4_O)        0.124     8.147 r  reg_unit/reg_A/hex_seg_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.000     8.147    reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_1_1
    SLICE_X9Y124         MUXF7 (Prop_muxf7_I1_O)      0.245     8.392 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.392    reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_2_n_0
    SLICE_X9Y124         MUXF8 (Prop_muxf8_I0_O)      0.104     8.496 r  reg_unit/reg_B/hex_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.413    12.909    hex_seg_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.109    16.019 r  hex_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.019    hex_seg[1]
    B4                                                                r  hex_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_grid[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.697ns  (logic 3.553ns (33.218%)  route 7.144ns (66.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.902     8.720    HexA/LED_OBUF[0]
    SLICE_X12Y122        LUT3 (Prop_lut3_I1_O)        0.124     8.844 r  HexA/hex_grid_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.242    13.086    hex_grid_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         2.911    15.998 r  hex_grid_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.998    hex_grid[2]
    C3                                                                r  hex_grid[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.528ns  (logic 4.084ns (38.788%)  route 6.445ns (61.212%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.423     8.241    reg_unit/reg_B/LED_OBUF[0]
    SLICE_X11Y125        LUT5 (Prop_lut5_I4_O)        0.124     8.365 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     8.365    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_4_n_0
    SLICE_X11Y125        MUXF7 (Prop_muxf7_I0_O)      0.238     8.603 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.603    reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_2_n_0
    SLICE_X11Y125        MUXF8 (Prop_muxf8_I0_O)      0.104     8.707 r  reg_unit/reg_B/hex_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.022    12.729    hex_seg_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         3.100    15.829 r  hex_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.829    hex_seg[3]
    C5                                                                r  hex_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.489ns  (logic 4.044ns (38.551%)  route 6.445ns (61.449%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.288     8.107    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X10Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  reg_unit/reg_A/hex_seg_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.231    reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_1_0
    SLICE_X10Y124        MUXF7 (Prop_muxf7_I1_O)      0.214     8.445 r  reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.445    reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_3_n_0
    SLICE_X10Y124        MUXF8 (Prop_muxf8_I1_O)      0.088     8.533 r  reg_unit/reg_B/hex_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.157    12.690    hex_seg_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         3.100    15.789 r  hex_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.789    hex_seg[5]
    D6                                                                r  hex_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.390ns  (logic 4.055ns (39.024%)  route 6.335ns (60.976%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.411     8.229    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X12Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.353 r  reg_unit/reg_A/hex_seg_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.353    reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1_0
    SLICE_X12Y124        MUXF7 (Prop_muxf7_I1_O)      0.214     8.567 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.567    reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_3_n_0
    SLICE_X12Y124        MUXF8 (Prop_muxf8_I1_O)      0.088     8.655 r  reg_unit/reg_B/hex_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.925    12.580    hex_seg_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         3.111    15.690 r  hex_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.690    hex_seg[4]
    D7                                                                r  hex_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[3]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hex_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.235ns  (logic 4.059ns (39.663%)  route 6.175ns (60.337%))
  Logic Levels:           4  (LUT5=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.792     5.300    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X2Y122         FDRE                                         r  button_sync[3]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y122         FDRE (Prop_fdre_C_Q)         0.518     5.818 r  button_sync[3]/q_reg/Q
                         net (fo=93, routed)          2.283     8.102    reg_unit/reg_A/LED_OBUF[0]
    SLICE_X11Y124        LUT5 (Prop_lut5_I4_O)        0.124     8.226 r  reg_unit/reg_A/hex_seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     8.226    reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_1_0
    SLICE_X11Y124        MUXF7 (Prop_muxf7_I1_O)      0.217     8.443 r  reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.443    reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X11Y124        MUXF8 (Prop_muxf8_I1_O)      0.094     8.537 r  reg_unit/reg_B/hex_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.892    12.428    hex_seg_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         3.106    15.535 r  hex_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.535    hex_seg[6]
    C4                                                                r  hex_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 button_sync[2]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.390ns (79.550%)  route 0.357ns (20.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.666     1.535    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X1Y129         FDRE                                         r  button_sync[2]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y129         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  button_sync[2]/q_reg/Q
                         net (fo=11, routed)          0.357     2.033    LED_OBUF[2]
    C10                  OBUF (Prop_obuf_I_O)         1.249     3.283 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.283    LED[2]
    C10                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[0]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.395ns (78.776%)  route 0.376ns (21.224%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X1Y124         FDRE                                         r  button_sync[0]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y124         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  button_sync[0]/q_reg/Q
                         net (fo=3, routed)           0.376     2.048    LED_OBUF[3]
    A11                  OBUF (Prop_obuf_I_O)         1.254     3.302 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.302    LED[3]
    A11                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_sync[1]/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.419ns (77.681%)  route 0.408ns (22.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.665     1.534    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y120         FDRE                                         r  button_sync[1]/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  button_sync[1]/q_reg/Q
                         net (fo=11, routed)          0.408     2.106    LED_OBUF[1]
    B11                  OBUF (Prop_obuf_I_O)         1.255     3.361 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.361    LED[1]
    B11                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.413ns (65.023%)  route 0.760ns (34.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.128     1.659 r  reg_unit/reg_B/Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.760     2.419    lopt_14
    E17                  OBUF (Prop_obuf_I_O)         1.285     3.704 r  Bval_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.704    Bval[6]
    E17                                                               r  Bval[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.388ns (63.532%)  route 0.797ns (36.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  reg_unit/reg_A/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.797     2.470    lopt
    C17                  OBUF (Prop_obuf_I_O)         1.247     3.717 r  Aval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.717    Aval[0]
    C17                                                               r  Aval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.356ns (61.807%)  route 0.838ns (38.193%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  reg_unit/reg_B/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.838     2.510    lopt_9
    C14                  OBUF (Prop_obuf_I_O)         1.215     3.724 r  Bval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.724    Bval[1]
    C14                                                               r  Bval[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.228ns  (logic 1.412ns (63.353%)  route 0.817ns (36.647%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  reg_unit/reg_A/Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.817     2.512    lopt_2
    A17                  OBUF (Prop_obuf_I_O)         1.248     3.760 r  Aval_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.760    Aval[2]
    A17                                                               r  Aval[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.411ns (62.753%)  route 0.838ns (37.247%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y123         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  reg_unit/reg_A/Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.838     2.534    lopt_3
    B17                  OBUF (Prop_obuf_I_O)         1.247     3.781 r  Aval_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.781    Aval[3]
    B17                                                               r  Aval[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Bval[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.361ns (59.854%)  route 0.913ns (40.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.662     1.531    reg_unit/reg_B/Clk_IBUF_BUFG
    SLICE_X3Y124         FDRE                                         r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  reg_unit/reg_B/Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.913     2.585    lopt_8
    C13                  OBUF (Prop_obuf_I_O)         1.220     3.805 r  Bval_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.805    Bval[0]
    C13                                                               r  Bval[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Aval[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.275ns  (logic 1.386ns (60.906%)  route 0.889ns (39.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.663     1.532    reg_unit/reg_A/Clk_IBUF_BUFG
    SLICE_X3Y123         FDRE                                         r  reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  reg_unit/reg_A/Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.889     2.562    lopt_1
    B18                  OBUF (Prop_obuf_I_O)         1.245     3.807 r  Aval_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    Aval[1]
    B18                                                               r  Aval[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LoadA
                            (input port)
  Destination:            button_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.265ns  (logic 1.325ns (21.153%)  route 4.940ns (78.847%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G2                                                0.000     0.000 r  LoadA (IN)
                         net (fo=0)                   0.000     0.000    LoadA
    G2                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  LoadA_IBUF_inst/O
                         net (fo=1, routed)           4.940     6.265    button_sync[2]/LoadA_IBUF
    SLICE_X3Y129         FDRE                                         r  button_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.672     5.001    button_sync[2]/Clk_IBUF_BUFG
    SLICE_X3Y129         FDRE                                         r  button_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            button_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.878ns  (logic 1.316ns (22.398%)  route 4.561ns (77.602%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  Reset_IBUF_inst/O
                         net (fo=1, routed)           4.561     5.878    button_sync[3]/Reset_IBUF
    SLICE_X8Y120         FDRE                                         r  button_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.604     4.933    button_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  button_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Execute
                            (input port)
  Destination:            button_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.844ns  (logic 1.317ns (22.542%)  route 4.526ns (77.458%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  Execute (IN)
                         net (fo=0)                   0.000     0.000    Execute
    H2                   IBUF (Prop_ibuf_I_O)         1.317     1.317 r  Execute_IBUF_inst/O
                         net (fo=1, routed)           4.526     5.844    button_sync[0]/Execute_IBUF
    SLICE_X2Y120         FDRE                                         r  button_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.672     5.001    button_sync[0]/Clk_IBUF_BUFG
    SLICE_X2Y120         FDRE                                         r  button_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[6]
                            (input port)
  Destination:            Din_sync[6]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.326ns (23.013%)  route 4.435ns (76.987%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.996ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 r  Din[6] (IN)
                         net (fo=0)                   0.000     0.000    Din[6]
    D1                   IBUF (Prop_ibuf_I_O)         1.326     1.326 r  Din_IBUF[6]_inst/O
                         net (fo=1, routed)           4.435     5.760    Din_sync[6]/Din_IBUF[0]
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.667     4.996    Din_sync[6]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[6]/ff1_reg/C

Slack:                    inf
  Source:                 Din[7]
                            (input port)
  Destination:            Din_sync[7]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.743ns  (logic 1.333ns (23.213%)  route 4.410ns (76.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  Din[7] (IN)
                         net (fo=0)                   0.000     0.000    Din[7]
    C1                   IBUF (Prop_ibuf_I_O)         1.333     1.333 r  Din_IBUF[7]_inst/O
                         net (fo=1, routed)           4.410     5.743    Din_sync[7]/Din_IBUF[0]
    SLICE_X4Y129         FDRE                                         r  Din_sync[7]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671     5.000    Din_sync[7]/Clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  Din_sync[7]/ff1_reg/C

Slack:                    inf
  Source:                 LoadB
                            (input port)
  Destination:            button_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.322ns (23.426%)  route 4.320ns (76.574%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LoadB (IN)
                         net (fo=0)                   0.000     0.000    LoadB
    J1                   IBUF (Prop_ibuf_I_O)         1.322     1.322 r  LoadB_IBUF_inst/O
                         net (fo=1, routed)           4.320     5.641    button_sync[1]/LoadB_IBUF
    SLICE_X6Y115         FDRE                                         r  button_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.676     5.005    button_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y115         FDRE                                         r  button_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 F[1]
                            (input port)
  Destination:            F_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.623ns  (logic 1.336ns (23.754%)  route 4.287ns (76.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  F[1] (IN)
                         net (fo=0)                   0.000     0.000    F[1]
    B1                   IBUF (Prop_ibuf_I_O)         1.336     1.336 r  F_IBUF[1]_inst/O
                         net (fo=1, routed)           4.287     5.623    F_sync[1]/F_IBUF[0]
    SLICE_X6Y130         FDRE                                         r  F_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.671     5.000    F_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y130         FDRE                                         r  F_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.582ns  (logic 1.349ns (24.172%)  route 4.233ns (75.828%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Din[5] (IN)
                         net (fo=0)                   0.000     0.000    Din[5]
    D2                   IBUF (Prop_ibuf_I_O)         1.349     1.349 r  Din_IBUF[5]_inst/O
                         net (fo=1, routed)           4.233     5.582    Din_sync[5]/Din_IBUF[0]
    SLICE_X10Y122        FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.601     4.930    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.494ns  (logic 1.325ns (24.126%)  route 4.168ns (75.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    G1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  Din_IBUF[0]_inst/O
                         net (fo=1, routed)           4.168     5.494    Din_sync[0]/Din_IBUF[0]
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.604     4.933    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 1.325ns (24.394%)  route 4.106ns (75.606%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Din[4] (IN)
                         net (fo=0)                   0.000     0.000    Din[4]
    E1                   IBUF (Prop_ibuf_I_O)         1.325     1.325 r  Din_IBUF[4]_inst/O
                         net (fo=1, routed)           4.106     5.430    Din_sync[4]/Din_IBUF[0]
    SLICE_X7Y122         FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         1.370     1.370 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.238    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.329 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         1.668     4.997    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  Din_sync[4]/ff1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R[0]
                            (input port)
  Destination:            R_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.420ns (24.028%)  route 1.329ns (75.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A6                                                0.000     0.000 r  R[0] (IN)
                         net (fo=0)                   0.000     0.000    R[0]
    A6                   IBUF (Prop_ibuf_I_O)         0.420     0.420 r  R_IBUF[0]_inst/O
                         net (fo=1, routed)           1.329     1.749    R_sync[0]/R_IBUF[0]
    SLICE_X4Y129         FDRE                                         r  R_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.937     2.051    R_sync[0]/Clk_IBUF_BUFG
    SLICE_X4Y129         FDRE                                         r  R_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 F[2]
                            (input port)
  Destination:            F_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.031ns  (logic 0.398ns (19.586%)  route 1.633ns (80.414%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  F[2] (IN)
                         net (fo=0)                   0.000     0.000    F[2]
    E5                   IBUF (Prop_ibuf_I_O)         0.398     0.398 r  F_IBUF[2]_inst/O
                         net (fo=1, routed)           1.633     2.031    F_sync[2]/F_IBUF[0]
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.909     2.023    F_sync[2]/Clk_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  F_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 F[0]
                            (input port)
  Destination:            F_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.415ns (19.977%)  route 1.663ns (80.023%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  F[0] (IN)
                         net (fo=0)                   0.000     0.000    F[0]
    B2                   IBUF (Prop_ibuf_I_O)         0.415     0.415 r  F_IBUF[0]_inst/O
                         net (fo=1, routed)           1.663     2.079    F_sync[0]/F_IBUF[0]
    SLICE_X11Y129        FDRE                                         r  F_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    F_sync[0]/Clk_IBUF_BUFG
    SLICE_X11Y129        FDRE                                         r  F_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[2]
                            (input port)
  Destination:            Din_sync[2]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.125ns  (logic 0.405ns (19.040%)  route 1.721ns (80.960%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 r  Din[2] (IN)
                         net (fo=0)                   0.000     0.000    Din[2]
    F1                   IBUF (Prop_ibuf_I_O)         0.405     0.405 r  Din_IBUF[2]_inst/O
                         net (fo=1, routed)           1.721     2.125    Din_sync[2]/Din_IBUF[0]
    SLICE_X5Y126         FDRE                                         r  Din_sync[2]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.933     2.047    Din_sync[2]/Clk_IBUF_BUFG
    SLICE_X5Y126         FDRE                                         r  Din_sync[2]/ff1_reg/C

Slack:                    inf
  Source:                 Din[1]
                            (input port)
  Destination:            Din_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.204ns  (logic 0.404ns (18.325%)  route 1.800ns (81.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  Din[1] (IN)
                         net (fo=0)                   0.000     0.000    Din[1]
    F2                   IBUF (Prop_ibuf_I_O)         0.404     0.404 r  Din_IBUF[1]_inst/O
                         net (fo=1, routed)           1.800     2.204    Din_sync[1]/Din_IBUF[0]
    SLICE_X10Y120        FDRE                                         r  Din_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    Din_sync[1]/Clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  Din_sync[1]/ff1_reg/C

Slack:                    inf
  Source:                 Din[0]
                            (input port)
  Destination:            Din_sync[0]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.212ns  (logic 0.402ns (18.193%)  route 1.809ns (81.807%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G1                                                0.000     0.000 r  Din[0] (IN)
                         net (fo=0)                   0.000     0.000    Din[0]
    G1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Din_IBUF[0]_inst/O
                         net (fo=1, routed)           1.809     2.212    Din_sync[0]/Din_IBUF[0]
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    Din_sync[0]/Clk_IBUF_BUFG
    SLICE_X10Y120        FDRE                                         r  Din_sync[0]/ff1_reg/C

Slack:                    inf
  Source:                 Din[3]
                            (input port)
  Destination:            Din_sync[3]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.227ns  (logic 0.427ns (19.173%)  route 1.800ns (80.827%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  Din[3] (IN)
                         net (fo=0)                   0.000     0.000    Din[3]
    E2                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  Din_IBUF[3]_inst/O
                         net (fo=1, routed)           1.800     2.227    Din_sync[3]/Din_IBUF[0]
    SLICE_X8Y120         FDRE                                         r  Din_sync[3]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.910     2.024    Din_sync[3]/Clk_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  Din_sync[3]/ff1_reg/C

Slack:                    inf
  Source:                 Din[5]
                            (input port)
  Destination:            Din_sync[5]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.263ns  (logic 0.426ns (18.830%)  route 1.837ns (81.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 r  Din[5] (IN)
                         net (fo=0)                   0.000     0.000    Din[5]
    D2                   IBUF (Prop_ibuf_I_O)         0.426     0.426 r  Din_IBUF[5]_inst/O
                         net (fo=1, routed)           1.837     2.263    Din_sync[5]/Din_IBUF[0]
    SLICE_X10Y122        FDRE                                         r  Din_sync[5]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.908     2.022    Din_sync[5]/Clk_IBUF_BUFG
    SLICE_X10Y122        FDRE                                         r  Din_sync[5]/ff1_reg/C

Slack:                    inf
  Source:                 Din[4]
                            (input port)
  Destination:            Din_sync[4]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.274ns  (logic 0.402ns (17.661%)  route 1.873ns (82.339%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  Din[4] (IN)
                         net (fo=0)                   0.000     0.000    Din[4]
    E1                   IBUF (Prop_ibuf_I_O)         0.402     0.402 r  Din_IBUF[4]_inst/O
                         net (fo=1, routed)           1.873     2.274    Din_sync[4]/Din_IBUF[0]
    SLICE_X7Y122         FDRE                                         r  Din_sync[4]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.935     2.049    Din_sync[4]/Clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  Din_sync[4]/ff1_reg/C

Slack:                    inf
  Source:                 R[1]
                            (input port)
  Destination:            R_sync[1]/ff1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.298ns  (logic 0.425ns (18.497%)  route 1.873ns (81.503%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A5                                                0.000     0.000 r  R[1] (IN)
                         net (fo=0)                   0.000     0.000    R[1]
    A5                   IBUF (Prop_ibuf_I_O)         0.425     0.425 r  R_IBUF[1]_inst/O
                         net (fo=1, routed)           1.873     2.298    R_sync[1]/R_IBUF[0]
    SLICE_X6Y125         FDRE                                         r  R_sync[1]/ff1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    N15                                               0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  Clk_IBUF_BUFG_inst/O
                         net (fo=382, routed)         0.932     2.046    R_sync[1]/Clk_IBUF_BUFG
    SLICE_X6Y125         FDRE                                         r  R_sync[1]/ff1_reg/C





