
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//pre-grohtml_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004019a8 <.init>:
  4019a8:	stp	x29, x30, [sp, #-16]!
  4019ac:	mov	x29, sp
  4019b0:	bl	402610 <feof@plt+0x760>
  4019b4:	ldp	x29, x30, [sp], #16
  4019b8:	ret

Disassembly of section .plt:

00000000004019c0 <_Znam@plt-0x20>:
  4019c0:	stp	x16, x30, [sp, #-16]!
  4019c4:	adrp	x16, 426000 <_ZdlPvm@@Base+0x16c9c>
  4019c8:	ldr	x17, [x16, #4088]
  4019cc:	add	x16, x16, #0xff8
  4019d0:	br	x17
  4019d4:	nop
  4019d8:	nop
  4019dc:	nop

00000000004019e0 <_Znam@plt>:
  4019e0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019e4:	ldr	x17, [x16]
  4019e8:	add	x16, x16, #0x0
  4019ec:	br	x17

00000000004019f0 <fputs@plt>:
  4019f0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  4019f4:	ldr	x17, [x16, #8]
  4019f8:	add	x16, x16, #0x8
  4019fc:	br	x17

0000000000401a00 <memcpy@plt>:
  401a00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a04:	ldr	x17, [x16, #16]
  401a08:	add	x16, x16, #0x10
  401a0c:	br	x17

0000000000401a10 <fread@plt>:
  401a10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a14:	ldr	x17, [x16, #24]
  401a18:	add	x16, x16, #0x18
  401a1c:	br	x17

0000000000401a20 <execvp@plt>:
  401a20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a24:	ldr	x17, [x16, #32]
  401a28:	add	x16, x16, #0x20
  401a2c:	br	x17

0000000000401a30 <ungetc@plt>:
  401a30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a34:	ldr	x17, [x16, #40]
  401a38:	add	x16, x16, #0x28
  401a3c:	br	x17

0000000000401a40 <pipe@plt>:
  401a40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a44:	ldr	x17, [x16, #48]
  401a48:	add	x16, x16, #0x30
  401a4c:	br	x17

0000000000401a50 <dup2@plt>:
  401a50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a54:	ldr	x17, [x16, #56]
  401a58:	add	x16, x16, #0x38
  401a5c:	br	x17

0000000000401a60 <_ZSt9terminatev@plt>:
  401a60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a64:	ldr	x17, [x16, #64]
  401a68:	add	x16, x16, #0x40
  401a6c:	br	x17

0000000000401a70 <isalnum@plt>:
  401a70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a74:	ldr	x17, [x16, #72]
  401a78:	add	x16, x16, #0x48
  401a7c:	br	x17

0000000000401a80 <strlen@plt>:
  401a80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a84:	ldr	x17, [x16, #80]
  401a88:	add	x16, x16, #0x50
  401a8c:	br	x17

0000000000401a90 <fprintf@plt>:
  401a90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401a94:	ldr	x17, [x16, #88]
  401a98:	add	x16, x16, #0x58
  401a9c:	br	x17

0000000000401aa0 <__cxa_begin_catch@plt>:
  401aa0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401aa4:	ldr	x17, [x16, #96]
  401aa8:	add	x16, x16, #0x60
  401aac:	br	x17

0000000000401ab0 <putc@plt>:
  401ab0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ab4:	ldr	x17, [x16, #104]
  401ab8:	add	x16, x16, #0x68
  401abc:	br	x17

0000000000401ac0 <open@plt>:
  401ac0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ac4:	ldr	x17, [x16, #112]
  401ac8:	add	x16, x16, #0x70
  401acc:	br	x17

0000000000401ad0 <islower@plt>:
  401ad0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ad4:	ldr	x17, [x16, #120]
  401ad8:	add	x16, x16, #0x78
  401adc:	br	x17

0000000000401ae0 <fclose@plt>:
  401ae0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ae4:	ldr	x17, [x16, #128]
  401ae8:	add	x16, x16, #0x80
  401aec:	br	x17

0000000000401af0 <isspace@plt>:
  401af0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401af4:	ldr	x17, [x16, #136]
  401af8:	add	x16, x16, #0x88
  401afc:	br	x17

0000000000401b00 <memcmp@plt>:
  401b00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b04:	ldr	x17, [x16, #144]
  401b08:	add	x16, x16, #0x90
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b14:	ldr	x17, [x16, #152]
  401b18:	add	x16, x16, #0x98
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b24:	ldr	x17, [x16, #160]
  401b28:	add	x16, x16, #0xa0
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b34:	ldr	x17, [x16, #168]
  401b38:	add	x16, x16, #0xa8
  401b3c:	br	x17

0000000000401b40 <realloc@plt>:
  401b40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b44:	ldr	x17, [x16, #176]
  401b48:	add	x16, x16, #0xb0
  401b4c:	br	x17

0000000000401b50 <wait@plt>:
  401b50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b54:	ldr	x17, [x16, #184]
  401b58:	add	x16, x16, #0xb8
  401b5c:	br	x17

0000000000401b60 <_exit@plt>:
  401b60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b64:	ldr	x17, [x16, #192]
  401b68:	add	x16, x16, #0xc0
  401b6c:	br	x17

0000000000401b70 <read@plt>:
  401b70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b74:	ldr	x17, [x16, #200]
  401b78:	add	x16, x16, #0xc8
  401b7c:	br	x17

0000000000401b80 <strerror@plt>:
  401b80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b84:	ldr	x17, [x16, #208]
  401b88:	add	x16, x16, #0xd0
  401b8c:	br	x17

0000000000401b90 <strcpy@plt>:
  401b90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401b94:	ldr	x17, [x16, #216]
  401b98:	add	x16, x16, #0xd8
  401b9c:	br	x17

0000000000401ba0 <strtok@plt>:
  401ba0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ba4:	ldr	x17, [x16, #224]
  401ba8:	add	x16, x16, #0xe0
  401bac:	br	x17

0000000000401bb0 <sprintf@plt>:
  401bb0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bb4:	ldr	x17, [x16, #232]
  401bb8:	add	x16, x16, #0xe8
  401bbc:	br	x17

0000000000401bc0 <isxdigit@plt>:
  401bc0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bc4:	ldr	x17, [x16, #240]
  401bc8:	add	x16, x16, #0xf0
  401bcc:	br	x17

0000000000401bd0 <creat@plt>:
  401bd0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bd4:	ldr	x17, [x16, #248]
  401bd8:	add	x16, x16, #0xf8
  401bdc:	br	x17

0000000000401be0 <unlink@plt>:
  401be0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401be4:	ldr	x17, [x16, #256]
  401be8:	add	x16, x16, #0x100
  401bec:	br	x17

0000000000401bf0 <atoi@plt>:
  401bf0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401bf4:	ldr	x17, [x16, #264]
  401bf8:	add	x16, x16, #0x108
  401bfc:	br	x17

0000000000401c00 <__libc_start_main@plt>:
  401c00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c04:	ldr	x17, [x16, #272]
  401c08:	add	x16, x16, #0x110
  401c0c:	br	x17

0000000000401c10 <memchr@plt>:
  401c10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c14:	ldr	x17, [x16, #280]
  401c18:	add	x16, x16, #0x118
  401c1c:	br	x17

0000000000401c20 <mkstemp@plt>:
  401c20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c24:	ldr	x17, [x16, #288]
  401c28:	add	x16, x16, #0x120
  401c2c:	br	x17

0000000000401c30 <getpid@plt>:
  401c30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c34:	ldr	x17, [x16, #296]
  401c38:	add	x16, x16, #0x128
  401c3c:	br	x17

0000000000401c40 <isgraph@plt>:
  401c40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c44:	ldr	x17, [x16, #304]
  401c48:	add	x16, x16, #0x130
  401c4c:	br	x17

0000000000401c50 <getc@plt>:
  401c50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c54:	ldr	x17, [x16, #312]
  401c58:	add	x16, x16, #0x138
  401c5c:	br	x17

0000000000401c60 <strncmp@plt>:
  401c60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c64:	ldr	x17, [x16, #320]
  401c68:	add	x16, x16, #0x140
  401c6c:	br	x17

0000000000401c70 <isprint@plt>:
  401c70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c74:	ldr	x17, [x16, #328]
  401c78:	add	x16, x16, #0x148
  401c7c:	br	x17

0000000000401c80 <isupper@plt>:
  401c80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c84:	ldr	x17, [x16, #336]
  401c88:	add	x16, x16, #0x150
  401c8c:	br	x17

0000000000401c90 <fputc@plt>:
  401c90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401c94:	ldr	x17, [x16, #344]
  401c98:	add	x16, x16, #0x158
  401c9c:	br	x17

0000000000401ca0 <__isoc99_sscanf@plt>:
  401ca0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ca4:	ldr	x17, [x16, #352]
  401ca8:	add	x16, x16, #0x160
  401cac:	br	x17

0000000000401cb0 <__cxa_atexit@plt>:
  401cb0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401cb4:	ldr	x17, [x16, #360]
  401cb8:	add	x16, x16, #0x168
  401cbc:	br	x17

0000000000401cc0 <fflush@plt>:
  401cc0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401cc4:	ldr	x17, [x16, #368]
  401cc8:	add	x16, x16, #0x170
  401ccc:	br	x17

0000000000401cd0 <pathconf@plt>:
  401cd0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401cd4:	ldr	x17, [x16, #376]
  401cd8:	add	x16, x16, #0x178
  401cdc:	br	x17

0000000000401ce0 <isalpha@plt>:
  401ce0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ce4:	ldr	x17, [x16, #384]
  401ce8:	add	x16, x16, #0x180
  401cec:	br	x17

0000000000401cf0 <_ZdaPv@plt>:
  401cf0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401cf4:	ldr	x17, [x16, #392]
  401cf8:	add	x16, x16, #0x188
  401cfc:	br	x17

0000000000401d00 <__errno_location@plt>:
  401d00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d04:	ldr	x17, [x16, #400]
  401d08:	add	x16, x16, #0x190
  401d0c:	br	x17

0000000000401d10 <dup@plt>:
  401d10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d14:	ldr	x17, [x16, #408]
  401d18:	add	x16, x16, #0x198
  401d1c:	br	x17

0000000000401d20 <mkdir@plt>:
  401d20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d24:	ldr	x17, [x16, #416]
  401d28:	add	x16, x16, #0x1a0
  401d2c:	br	x17

0000000000401d30 <vsnprintf@plt>:
  401d30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d34:	ldr	x17, [x16, #424]
  401d38:	add	x16, x16, #0x1a8
  401d3c:	br	x17

0000000000401d40 <fork@plt>:
  401d40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	x17, [x16, #432]
  401d48:	add	x16, x16, #0x1b0
  401d4c:	br	x17

0000000000401d50 <system@plt>:
  401d50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d54:	ldr	x17, [x16, #440]
  401d58:	add	x16, x16, #0x1b8
  401d5c:	br	x17

0000000000401d60 <wcwidth@plt>:
  401d60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d64:	ldr	x17, [x16, #448]
  401d68:	add	x16, x16, #0x1c0
  401d6c:	br	x17

0000000000401d70 <fopen@plt>:
  401d70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d74:	ldr	x17, [x16, #456]
  401d78:	add	x16, x16, #0x1c8
  401d7c:	br	x17

0000000000401d80 <close@plt>:
  401d80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d84:	ldr	x17, [x16, #464]
  401d88:	add	x16, x16, #0x1d0
  401d8c:	br	x17

0000000000401d90 <strcmp@plt>:
  401d90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401d94:	ldr	x17, [x16, #472]
  401d98:	add	x16, x16, #0x1d8
  401d9c:	br	x17

0000000000401da0 <fgets@plt>:
  401da0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401da4:	ldr	x17, [x16, #480]
  401da8:	add	x16, x16, #0x1e0
  401dac:	br	x17

0000000000401db0 <isdigit@plt>:
  401db0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401db4:	ldr	x17, [x16, #488]
  401db8:	add	x16, x16, #0x1e8
  401dbc:	br	x17

0000000000401dc0 <write@plt>:
  401dc0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401dc4:	ldr	x17, [x16, #496]
  401dc8:	add	x16, x16, #0x1f0
  401dcc:	br	x17

0000000000401dd0 <malloc@plt>:
  401dd0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401dd4:	ldr	x17, [x16, #504]
  401dd8:	add	x16, x16, #0x1f8
  401ddc:	br	x17

0000000000401de0 <ispunct@plt>:
  401de0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401de4:	ldr	x17, [x16, #512]
  401de8:	add	x16, x16, #0x200
  401dec:	br	x17

0000000000401df0 <iscntrl@plt>:
  401df0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401df4:	ldr	x17, [x16, #520]
  401df8:	add	x16, x16, #0x208
  401dfc:	br	x17

0000000000401e00 <abort@plt>:
  401e00:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e04:	ldr	x17, [x16, #528]
  401e08:	add	x16, x16, #0x210
  401e0c:	br	x17

0000000000401e10 <getenv@plt>:
  401e10:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e14:	ldr	x17, [x16, #536]
  401e18:	add	x16, x16, #0x218
  401e1c:	br	x17

0000000000401e20 <strcasecmp@plt>:
  401e20:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e24:	ldr	x17, [x16, #544]
  401e28:	add	x16, x16, #0x220
  401e2c:	br	x17

0000000000401e30 <__gxx_personality_v0@plt>:
  401e30:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e34:	ldr	x17, [x16, #552]
  401e38:	add	x16, x16, #0x228
  401e3c:	br	x17

0000000000401e40 <tan@plt>:
  401e40:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e44:	ldr	x17, [x16, #560]
  401e48:	add	x16, x16, #0x230
  401e4c:	br	x17

0000000000401e50 <exit@plt>:
  401e50:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e54:	ldr	x17, [x16, #568]
  401e58:	add	x16, x16, #0x238
  401e5c:	br	x17

0000000000401e60 <_Unwind_Resume@plt>:
  401e60:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e64:	ldr	x17, [x16, #576]
  401e68:	add	x16, x16, #0x240
  401e6c:	br	x17

0000000000401e70 <fdopen@plt>:
  401e70:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e74:	ldr	x17, [x16, #584]
  401e78:	add	x16, x16, #0x248
  401e7c:	br	x17

0000000000401e80 <__gmon_start__@plt>:
  401e80:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e84:	ldr	x17, [x16, #592]
  401e88:	add	x16, x16, #0x250
  401e8c:	br	x17

0000000000401e90 <strcat@plt>:
  401e90:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401e94:	ldr	x17, [x16, #600]
  401e98:	add	x16, x16, #0x258
  401e9c:	br	x17

0000000000401ea0 <printf@plt>:
  401ea0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401ea4:	ldr	x17, [x16, #608]
  401ea8:	add	x16, x16, #0x260
  401eac:	br	x17

0000000000401eb0 <feof@plt>:
  401eb0:	adrp	x16, 427000 <_Znam@GLIBCXX_3.4>
  401eb4:	ldr	x17, [x16, #616]
  401eb8:	add	x16, x16, #0x268
  401ebc:	br	x17

Disassembly of section .text:

0000000000401ec0 <_Znwm@@Base-0xd3a0>:
  401ec0:	stp	x29, x30, [sp, #-16]!
  401ec4:	mov	x29, sp
  401ec8:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401ecc:	add	x0, x0, #0xfa0
  401ed0:	bl	40f394 <_ZdlPvm@@Base+0x30>
  401ed4:	ldp	x29, x30, [sp], #16
  401ed8:	ret
  401edc:	sub	sp, sp, #0x30
  401ee0:	stp	x29, x30, [sp, #32]
  401ee4:	add	x29, sp, #0x20
  401ee8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  401eec:	add	x8, x8, #0xfa8
  401ef0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  401ef4:	add	x1, x1, #0x588
  401ef8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  401efc:	add	x2, x2, #0x598
  401f00:	mov	w9, wzr
  401f04:	adrp	x0, 40f000 <feof@plt+0xd150>
  401f08:	add	x0, x0, #0xa84
  401f0c:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  401f10:	add	x10, x10, #0x278
  401f14:	stur	x0, [x29, #-8]
  401f18:	mov	x0, x8
  401f1c:	mov	w3, w9
  401f20:	mov	w4, w9
  401f24:	str	x8, [sp, #16]
  401f28:	str	x10, [sp, #8]
  401f2c:	bl	40f84c <_ZdlPvm@@Base+0x4e8>
  401f30:	ldur	x0, [x29, #-8]
  401f34:	ldr	x1, [sp, #16]
  401f38:	ldr	x2, [sp, #8]
  401f3c:	bl	401cb0 <__cxa_atexit@plt>
  401f40:	ldp	x29, x30, [sp, #32]
  401f44:	add	sp, sp, #0x30
  401f48:	ret
  401f4c:	sub	sp, sp, #0x30
  401f50:	stp	x29, x30, [sp, #32]
  401f54:	add	x29, sp, #0x20
  401f58:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  401f5c:	add	x8, x8, #0x0
  401f60:	adrp	x9, 403000 <feof@plt+0x1150>
  401f64:	add	x9, x9, #0x708
  401f68:	adrp	x0, 403000 <feof@plt+0x1150>
  401f6c:	add	x0, x0, #0x72c
  401f70:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  401f74:	add	x2, x2, #0x278
  401f78:	stur	x0, [x29, #-8]
  401f7c:	mov	x0, x8
  401f80:	str	x8, [sp, #16]
  401f84:	str	x2, [sp, #8]
  401f88:	blr	x9
  401f8c:	ldur	x0, [x29, #-8]
  401f90:	ldr	x1, [sp, #16]
  401f94:	ldr	x2, [sp, #8]
  401f98:	bl	401cb0 <__cxa_atexit@plt>
  401f9c:	ldp	x29, x30, [sp, #32]
  401fa0:	add	sp, sp, #0x30
  401fa4:	ret
  401fa8:	sub	sp, sp, #0x30
  401fac:	stp	x29, x30, [sp, #32]
  401fb0:	add	x29, sp, #0x20
  401fb4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  401fb8:	add	x8, x8, #0x38
  401fbc:	adrp	x9, 402000 <feof@plt+0x150>
  401fc0:	add	x9, x9, #0xc84
  401fc4:	adrp	x0, 402000 <feof@plt+0x150>
  401fc8:	add	x0, x0, #0xca4
  401fcc:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  401fd0:	add	x2, x2, #0x278
  401fd4:	stur	x0, [x29, #-8]
  401fd8:	mov	x0, x8
  401fdc:	str	x8, [sp, #16]
  401fe0:	str	x2, [sp, #8]
  401fe4:	blr	x9
  401fe8:	ldur	x0, [x29, #-8]
  401fec:	ldr	x1, [sp, #16]
  401ff0:	ldr	x2, [sp, #8]
  401ff4:	bl	401cb0 <__cxa_atexit@plt>
  401ff8:	ldp	x29, x30, [sp, #32]
  401ffc:	add	sp, sp, #0x30
  402000:	ret
  402004:	stp	x29, x30, [sp, #-16]!
  402008:	mov	x29, sp
  40200c:	bl	401ec0 <feof@plt+0x10>
  402010:	bl	401edc <feof@plt+0x2c>
  402014:	bl	401f4c <feof@plt+0x9c>
  402018:	bl	401fa8 <feof@plt+0xf8>
  40201c:	ldp	x29, x30, [sp], #16
  402020:	ret
  402024:	stp	x29, x30, [sp, #-16]!
  402028:	mov	x29, sp
  40202c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  402030:	add	x0, x0, #0x58
  402034:	adrp	x8, 406000 <feof@plt+0x4150>
  402038:	add	x8, x8, #0x5a8
  40203c:	blr	x8
  402040:	ldp	x29, x30, [sp], #16
  402044:	ret
  402048:	stp	x29, x30, [sp, #-16]!
  40204c:	mov	x29, sp
  402050:	bl	402024 <feof@plt+0x174>
  402054:	ldp	x29, x30, [sp], #16
  402058:	ret
  40205c:	stp	x29, x30, [sp, #-16]!
  402060:	mov	x29, sp
  402064:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  402068:	add	x0, x0, #0x60
  40206c:	adrp	x8, 406000 <feof@plt+0x4150>
  402070:	add	x8, x8, #0x640
  402074:	blr	x8
  402078:	ldp	x29, x30, [sp], #16
  40207c:	ret
  402080:	stp	x29, x30, [sp, #-16]!
  402084:	mov	x29, sp
  402088:	bl	40205c <feof@plt+0x1ac>
  40208c:	ldp	x29, x30, [sp], #16
  402090:	ret
  402094:	stp	x29, x30, [sp, #-16]!
  402098:	mov	x29, sp
  40209c:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  4020a0:	add	x0, x0, #0x80
  4020a4:	bl	411dec <_ZdlPvm@@Base+0x2a88>
  4020a8:	ldp	x29, x30, [sp], #16
  4020ac:	ret
  4020b0:	stp	x29, x30, [sp, #-16]!
  4020b4:	mov	x29, sp
  4020b8:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  4020bc:	add	x0, x0, #0x81
  4020c0:	bl	40f394 <_ZdlPvm@@Base+0x30>
  4020c4:	ldp	x29, x30, [sp], #16
  4020c8:	ret
  4020cc:	stp	x29, x30, [sp, #-16]!
  4020d0:	mov	x29, sp
  4020d4:	bl	402094 <feof@plt+0x1e4>
  4020d8:	bl	4020b0 <feof@plt+0x200>
  4020dc:	ldp	x29, x30, [sp], #16
  4020e0:	ret
  4020e4:	sub	sp, sp, #0x30
  4020e8:	stp	x29, x30, [sp, #32]
  4020ec:	add	x29, sp, #0x20
  4020f0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4020f4:	add	x8, x8, #0x88
  4020f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4020fc:	add	x1, x1, #0x588
  402100:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  402104:	add	x2, x2, #0x598
  402108:	mov	w9, wzr
  40210c:	adrp	x0, 40f000 <feof@plt+0xd150>
  402110:	add	x0, x0, #0xa84
  402114:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  402118:	add	x10, x10, #0x278
  40211c:	stur	x0, [x29, #-8]
  402120:	mov	x0, x8
  402124:	mov	w3, w9
  402128:	mov	w4, w9
  40212c:	str	x8, [sp, #16]
  402130:	str	x10, [sp, #8]
  402134:	bl	40f84c <_ZdlPvm@@Base+0x4e8>
  402138:	ldur	x0, [x29, #-8]
  40213c:	ldr	x1, [sp, #16]
  402140:	ldr	x2, [sp, #8]
  402144:	bl	401cb0 <__cxa_atexit@plt>
  402148:	ldp	x29, x30, [sp, #32]
  40214c:	add	sp, sp, #0x30
  402150:	ret
  402154:	stp	x29, x30, [sp, #-16]!
  402158:	mov	x29, sp
  40215c:	bl	4020e4 <feof@plt+0x234>
  402160:	ldp	x29, x30, [sp], #16
  402164:	ret
  402168:	sub	sp, sp, #0x30
  40216c:	stp	x29, x30, [sp, #32]
  402170:	add	x29, sp, #0x20
  402174:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  402178:	add	x8, x8, #0x138
  40217c:	adrp	x9, 40c000 <feof@plt+0xa150>
  402180:	add	x9, x9, #0xed8
  402184:	adrp	x0, 40c000 <feof@plt+0xa150>
  402188:	add	x0, x0, #0xf80
  40218c:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  402190:	add	x2, x2, #0x278
  402194:	stur	x0, [x29, #-8]
  402198:	mov	x0, x8
  40219c:	str	x8, [sp, #16]
  4021a0:	str	x2, [sp, #8]
  4021a4:	blr	x9
  4021a8:	ldur	x0, [x29, #-8]
  4021ac:	ldr	x1, [sp, #16]
  4021b0:	ldr	x2, [sp, #8]
  4021b4:	bl	401cb0 <__cxa_atexit@plt>
  4021b8:	ldp	x29, x30, [sp, #32]
  4021bc:	add	sp, sp, #0x30
  4021c0:	ret
  4021c4:	stp	x29, x30, [sp, #-16]!
  4021c8:	mov	x29, sp
  4021cc:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  4021d0:	add	x0, x0, #0x148
  4021d4:	adrp	x8, 40d000 <feof@plt+0xb150>
  4021d8:	add	x8, x8, #0x86c
  4021dc:	blr	x8
  4021e0:	ldp	x29, x30, [sp], #16
  4021e4:	ret
  4021e8:	stp	x29, x30, [sp, #-16]!
  4021ec:	mov	x29, sp
  4021f0:	bl	402168 <feof@plt+0x2b8>
  4021f4:	bl	4021c4 <feof@plt+0x314>
  4021f8:	ldp	x29, x30, [sp], #16
  4021fc:	ret
  402200:	sub	sp, sp, #0x30
  402204:	stp	x29, x30, [sp, #32]
  402208:	add	x29, sp, #0x20
  40220c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  402210:	add	x8, x8, #0x178
  402214:	adrp	x9, 40e000 <feof@plt+0xc150>
  402218:	add	x9, x9, #0xc68
  40221c:	adrp	x0, 40e000 <feof@plt+0xc150>
  402220:	add	x0, x0, #0xd6c
  402224:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  402228:	add	x2, x2, #0x278
  40222c:	stur	x0, [x29, #-8]
  402230:	mov	x0, x8
  402234:	str	x8, [sp, #16]
  402238:	str	x2, [sp, #8]
  40223c:	blr	x9
  402240:	ldur	x0, [x29, #-8]
  402244:	ldr	x1, [sp, #16]
  402248:	ldr	x2, [sp, #8]
  40224c:	bl	401cb0 <__cxa_atexit@plt>
  402250:	ldp	x29, x30, [sp, #32]
  402254:	add	sp, sp, #0x30
  402258:	ret
  40225c:	stp	x29, x30, [sp, #-16]!
  402260:	mov	x29, sp
  402264:	bl	402200 <feof@plt+0x350>
  402268:	ldp	x29, x30, [sp], #16
  40226c:	ret
  402270:	stp	x29, x30, [sp, #-16]!
  402274:	mov	x29, sp
  402278:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40227c:	add	x0, x0, #0x1a0
  402280:	adrp	x8, 40f000 <feof@plt+0xd150>
  402284:	add	x8, x8, #0x394
  402288:	blr	x8
  40228c:	ldp	x29, x30, [sp], #16
  402290:	ret
  402294:	stp	x29, x30, [sp, #-16]!
  402298:	mov	x29, sp
  40229c:	bl	402270 <feof@plt+0x3c0>
  4022a0:	ldp	x29, x30, [sp], #16
  4022a4:	ret
  4022a8:	sub	sp, sp, #0x30
  4022ac:	stp	x29, x30, [sp, #32]
  4022b0:	add	x29, sp, #0x20
  4022b4:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4022b8:	add	x8, x8, #0x5b4
  4022bc:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  4022c0:	add	x9, x9, #0x414
  4022c4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1c9c>
  4022c8:	add	x0, x0, #0x5a8
  4022cc:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  4022d0:	add	x2, x2, #0x278
  4022d4:	stur	x0, [x29, #-8]
  4022d8:	mov	x0, x8
  4022dc:	str	x8, [sp, #16]
  4022e0:	str	x2, [sp, #8]
  4022e4:	blr	x9
  4022e8:	ldur	x0, [x29, #-8]
  4022ec:	ldr	x1, [sp, #16]
  4022f0:	ldr	x2, [sp, #8]
  4022f4:	bl	401cb0 <__cxa_atexit@plt>
  4022f8:	ldp	x29, x30, [sp, #32]
  4022fc:	add	sp, sp, #0x30
  402300:	ret
  402304:	stp	x29, x30, [sp, #-16]!
  402308:	mov	x29, sp
  40230c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x1c9c>
  402310:	add	x0, x0, #0x6b0
  402314:	adrp	x1, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402318:	add	x1, x1, #0x5c0
  40231c:	adrp	x2, 427000 <_Znam@GLIBCXX_3.4>
  402320:	add	x2, x2, #0x278
  402324:	bl	401cb0 <__cxa_atexit@plt>
  402328:	ldp	x29, x30, [sp], #16
  40232c:	ret
  402330:	stp	x29, x30, [sp, #-16]!
  402334:	mov	x29, sp
  402338:	bl	4022a8 <feof@plt+0x3f8>
  40233c:	bl	402304 <feof@plt+0x454>
  402340:	ldp	x29, x30, [sp], #16
  402344:	ret
  402348:	stp	x29, x30, [sp, #-16]!
  40234c:	mov	x29, sp
  402350:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402354:	add	x0, x0, #0x5c1
  402358:	bl	411dec <_ZdlPvm@@Base+0x2a88>
  40235c:	ldp	x29, x30, [sp], #16
  402360:	ret
  402364:	stp	x29, x30, [sp, #-16]!
  402368:	mov	x29, sp
  40236c:	bl	402348 <feof@plt+0x498>
  402370:	ldp	x29, x30, [sp], #16
  402374:	ret
  402378:	stp	x29, x30, [sp, #-16]!
  40237c:	mov	x29, sp
  402380:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402384:	add	x0, x0, #0x5c4
  402388:	adrp	x8, 411000 <_ZdlPvm@@Base+0x1c9c>
  40238c:	add	x8, x8, #0xdec
  402390:	blr	x8
  402394:	ldp	x29, x30, [sp], #16
  402398:	ret
  40239c:	stp	x29, x30, [sp, #-16]!
  4023a0:	mov	x29, sp
  4023a4:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4023a8:	add	x0, x0, #0x5c5
  4023ac:	mov	w8, wzr
  4023b0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  4023b4:	add	x9, x9, #0xd70
  4023b8:	mov	w1, w8
  4023bc:	blr	x9
  4023c0:	ldp	x29, x30, [sp], #16
  4023c4:	ret
  4023c8:	stp	x29, x30, [sp, #-16]!
  4023cc:	mov	x29, sp
  4023d0:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4023d4:	add	x0, x0, #0x6c5
  4023d8:	mov	w8, wzr
  4023dc:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  4023e0:	add	x9, x9, #0xd70
  4023e4:	mov	w1, w8
  4023e8:	blr	x9
  4023ec:	ldp	x29, x30, [sp], #16
  4023f0:	ret
  4023f4:	stp	x29, x30, [sp, #-16]!
  4023f8:	mov	x29, sp
  4023fc:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402400:	add	x0, x0, #0x7c5
  402404:	mov	w8, wzr
  402408:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  40240c:	add	x9, x9, #0xd70
  402410:	mov	w1, w8
  402414:	blr	x9
  402418:	ldp	x29, x30, [sp], #16
  40241c:	ret
  402420:	stp	x29, x30, [sp, #-16]!
  402424:	mov	x29, sp
  402428:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40242c:	add	x0, x0, #0x8c5
  402430:	mov	w8, wzr
  402434:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  402438:	add	x9, x9, #0xd70
  40243c:	mov	w1, w8
  402440:	blr	x9
  402444:	ldp	x29, x30, [sp], #16
  402448:	ret
  40244c:	stp	x29, x30, [sp, #-16]!
  402450:	mov	x29, sp
  402454:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402458:	add	x0, x0, #0x9c5
  40245c:	mov	w8, wzr
  402460:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  402464:	add	x9, x9, #0xd70
  402468:	mov	w1, w8
  40246c:	blr	x9
  402470:	ldp	x29, x30, [sp], #16
  402474:	ret
  402478:	stp	x29, x30, [sp, #-16]!
  40247c:	mov	x29, sp
  402480:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402484:	add	x0, x0, #0xac5
  402488:	mov	w8, wzr
  40248c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  402490:	add	x9, x9, #0xd70
  402494:	mov	w1, w8
  402498:	blr	x9
  40249c:	ldp	x29, x30, [sp], #16
  4024a0:	ret
  4024a4:	stp	x29, x30, [sp, #-16]!
  4024a8:	mov	x29, sp
  4024ac:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4024b0:	add	x0, x0, #0xbc5
  4024b4:	mov	w8, wzr
  4024b8:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  4024bc:	add	x9, x9, #0xd70
  4024c0:	mov	w1, w8
  4024c4:	blr	x9
  4024c8:	ldp	x29, x30, [sp], #16
  4024cc:	ret
  4024d0:	stp	x29, x30, [sp, #-16]!
  4024d4:	mov	x29, sp
  4024d8:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4024dc:	add	x0, x0, #0xcc5
  4024e0:	mov	w8, wzr
  4024e4:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  4024e8:	add	x9, x9, #0xd70
  4024ec:	mov	w1, w8
  4024f0:	blr	x9
  4024f4:	ldp	x29, x30, [sp], #16
  4024f8:	ret
  4024fc:	stp	x29, x30, [sp, #-16]!
  402500:	mov	x29, sp
  402504:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402508:	add	x0, x0, #0xdc5
  40250c:	mov	w8, wzr
  402510:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  402514:	add	x9, x9, #0xd70
  402518:	mov	w1, w8
  40251c:	blr	x9
  402520:	ldp	x29, x30, [sp], #16
  402524:	ret
  402528:	stp	x29, x30, [sp, #-16]!
  40252c:	mov	x29, sp
  402530:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402534:	add	x0, x0, #0xec5
  402538:	mov	w8, wzr
  40253c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  402540:	add	x9, x9, #0xd70
  402544:	mov	w1, w8
  402548:	blr	x9
  40254c:	ldp	x29, x30, [sp], #16
  402550:	ret
  402554:	stp	x29, x30, [sp, #-16]!
  402558:	mov	x29, sp
  40255c:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  402560:	add	x0, x0, #0xfc5
  402564:	mov	w8, wzr
  402568:	adrp	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  40256c:	add	x9, x9, #0xd70
  402570:	mov	w1, w8
  402574:	blr	x9
  402578:	ldp	x29, x30, [sp], #16
  40257c:	ret
  402580:	stp	x29, x30, [sp, #-16]!
  402584:	mov	x29, sp
  402588:	bl	402378 <feof@plt+0x4c8>
  40258c:	bl	40239c <feof@plt+0x4ec>
  402590:	bl	4023c8 <feof@plt+0x518>
  402594:	bl	4023f4 <feof@plt+0x544>
  402598:	bl	402420 <feof@plt+0x570>
  40259c:	bl	40244c <feof@plt+0x59c>
  4025a0:	bl	402478 <feof@plt+0x5c8>
  4025a4:	bl	4024a4 <feof@plt+0x5f4>
  4025a8:	bl	4024d0 <feof@plt+0x620>
  4025ac:	bl	4024fc <feof@plt+0x64c>
  4025b0:	bl	402528 <feof@plt+0x678>
  4025b4:	bl	402554 <feof@plt+0x6a4>
  4025b8:	ldp	x29, x30, [sp], #16
  4025bc:	ret
  4025c0:	mov	x29, #0x0                   	// #0
  4025c4:	mov	x30, #0x0                   	// #0
  4025c8:	mov	x5, x0
  4025cc:	ldr	x1, [sp]
  4025d0:	add	x2, sp, #0x8
  4025d4:	mov	x6, sp
  4025d8:	movz	x0, #0x0, lsl #48
  4025dc:	movk	x0, #0x0, lsl #32
  4025e0:	movk	x0, #0x40, lsl #16
  4025e4:	movk	x0, #0x4ac0
  4025e8:	movz	x3, #0x0, lsl #48
  4025ec:	movk	x3, #0x0, lsl #32
  4025f0:	movk	x3, #0x41, lsl #16
  4025f4:	movk	x3, #0x2160
  4025f8:	movz	x4, #0x0, lsl #48
  4025fc:	movk	x4, #0x0, lsl #32
  402600:	movk	x4, #0x41, lsl #16
  402604:	movk	x4, #0x21e0
  402608:	bl	401c00 <__libc_start_main@plt>
  40260c:	bl	401e00 <abort@plt>
  402610:	adrp	x0, 426000 <_ZdlPvm@@Base+0x16c9c>
  402614:	ldr	x0, [x0, #4064]
  402618:	cbz	x0, 402620 <feof@plt+0x770>
  40261c:	b	401e80 <__gmon_start__@plt>
  402620:	ret
  402624:	nop
  402628:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40262c:	add	x0, x0, #0xf80
  402630:	adrp	x1, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402634:	add	x1, x1, #0xf80
  402638:	cmp	x1, x0
  40263c:	b.eq	402654 <feof@plt+0x7a4>  // b.none
  402640:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  402644:	ldr	x1, [x1, #512]
  402648:	cbz	x1, 402654 <feof@plt+0x7a4>
  40264c:	mov	x16, x1
  402650:	br	x16
  402654:	ret
  402658:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40265c:	add	x0, x0, #0xf80
  402660:	adrp	x1, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402664:	add	x1, x1, #0xf80
  402668:	sub	x1, x1, x0
  40266c:	lsr	x2, x1, #63
  402670:	add	x1, x2, x1, asr #3
  402674:	cmp	xzr, x1, asr #1
  402678:	asr	x1, x1, #1
  40267c:	b.eq	402694 <feof@plt+0x7e4>  // b.none
  402680:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  402684:	ldr	x2, [x2, #520]
  402688:	cbz	x2, 402694 <feof@plt+0x7e4>
  40268c:	mov	x16, x2
  402690:	br	x16
  402694:	ret
  402698:	stp	x29, x30, [sp, #-32]!
  40269c:	mov	x29, sp
  4026a0:	str	x19, [sp, #16]
  4026a4:	adrp	x19, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4026a8:	ldrb	w0, [x19, #3992]
  4026ac:	cbnz	w0, 4026bc <feof@plt+0x80c>
  4026b0:	bl	402628 <feof@plt+0x778>
  4026b4:	mov	w0, #0x1                   	// #1
  4026b8:	strb	w0, [x19, #3992]
  4026bc:	ldr	x19, [sp, #16]
  4026c0:	ldp	x29, x30, [sp], #32
  4026c4:	ret
  4026c8:	b	402658 <feof@plt+0x7a8>
  4026cc:	sub	sp, sp, #0x60
  4026d0:	stp	x29, x30, [sp, #80]
  4026d4:	add	x29, sp, #0x50
  4026d8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4026dc:	add	x8, x8, #0x7df
  4026e0:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x70>
  4026e4:	add	x3, x3, #0x60
  4026e8:	sub	x9, x29, #0x18
  4026ec:	add	x10, sp, #0x28
  4026f0:	stur	x0, [x29, #-8]
  4026f4:	ldur	x1, [x29, #-8]
  4026f8:	mov	x0, x9
  4026fc:	str	x8, [sp, #32]
  402700:	str	x3, [sp, #24]
  402704:	str	x9, [sp, #16]
  402708:	str	x10, [sp, #8]
  40270c:	bl	4065f0 <feof@plt+0x4740>
  402710:	bl	401d00 <__errno_location@plt>
  402714:	ldr	w0, [x0]
  402718:	bl	401b80 <strerror@plt>
  40271c:	ldr	x8, [sp, #8]
  402720:	str	x0, [sp]
  402724:	mov	x0, x8
  402728:	ldr	x1, [sp]
  40272c:	bl	4065f0 <feof@plt+0x4740>
  402730:	ldr	x0, [sp, #32]
  402734:	ldr	x1, [sp, #16]
  402738:	ldr	x2, [sp, #8]
  40273c:	ldr	x3, [sp, #24]
  402740:	bl	406af0 <feof@plt+0x4c40>
  402744:	ldp	x29, x30, [sp, #80]
  402748:	add	sp, sp, #0x60
  40274c:	ret
  402750:	sub	sp, sp, #0x50
  402754:	stp	x29, x30, [sp, #64]
  402758:	add	x29, sp, #0x40
  40275c:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402760:	add	x8, x8, #0xfb8
  402764:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402768:	add	x9, x9, #0xfc0
  40276c:	stur	x0, [x29, #-16]
  402770:	ldur	x10, [x29, #-16]
  402774:	str	x8, [sp, #16]
  402778:	str	x9, [sp, #8]
  40277c:	cbnz	x10, 402788 <feof@plt+0x8d8>
  402780:	stur	wzr, [x29, #-4]
  402784:	b	40290c <feof@plt+0xa5c>
  402788:	ldr	x8, [sp, #16]
  40278c:	ldr	x9, [x8]
  402790:	cbnz	x9, 4027b0 <feof@plt+0x900>
  402794:	mov	x0, #0x80                  	// #128
  402798:	bl	4019e0 <_Znam@plt>
  40279c:	ldr	x8, [sp, #16]
  4027a0:	str	x0, [x8]
  4027a4:	mov	w9, #0x80                  	// #128
  4027a8:	ldr	x10, [sp, #8]
  4027ac:	str	w9, [x10]
  4027b0:	stur	wzr, [x29, #-20]
  4027b4:	ldur	x0, [x29, #-16]
  4027b8:	bl	401c50 <getc@plt>
  4027bc:	stur	w0, [x29, #-24]
  4027c0:	ldur	w8, [x29, #-24]
  4027c4:	mov	w9, #0xffffffff            	// #-1
  4027c8:	cmp	w8, w9
  4027cc:	b.ne	4027d8 <feof@plt+0x928>  // b.any
  4027d0:	stur	wzr, [x29, #-4]
  4027d4:	b	40290c <feof@plt+0xa5c>
  4027d8:	ldur	w8, [x29, #-24]
  4027dc:	cmp	w8, #0x20
  4027e0:	b.eq	402800 <feof@plt+0x950>  // b.none
  4027e4:	ldur	w8, [x29, #-24]
  4027e8:	cmp	w8, #0x9
  4027ec:	b.eq	402800 <feof@plt+0x950>  // b.none
  4027f0:	ldur	w0, [x29, #-24]
  4027f4:	ldur	x1, [x29, #-16]
  4027f8:	bl	401a30 <ungetc@plt>
  4027fc:	b	402804 <feof@plt+0x954>
  402800:	b	4027b4 <feof@plt+0x904>
  402804:	ldur	x0, [x29, #-16]
  402808:	bl	401c50 <getc@plt>
  40280c:	stur	w0, [x29, #-28]
  402810:	ldur	w8, [x29, #-28]
  402814:	mov	w9, #0xffffffff            	// #-1
  402818:	cmp	w8, w9
  40281c:	b.ne	402824 <feof@plt+0x974>  // b.any
  402820:	b	4028ec <feof@plt+0xa3c>
  402824:	ldur	w8, [x29, #-20]
  402828:	add	w8, w8, #0x1
  40282c:	ldr	x9, [sp, #8]
  402830:	ldr	w10, [x9]
  402834:	cmp	w8, w10
  402838:	b.lt	4028a8 <feof@plt+0x9f8>  // b.tstop
  40283c:	ldr	x8, [sp, #16]
  402840:	ldr	x9, [x8]
  402844:	str	x9, [sp, #24]
  402848:	ldr	x9, [sp, #8]
  40284c:	ldr	w10, [x9]
  402850:	mov	w11, #0x2                   	// #2
  402854:	mul	w10, w10, w11
  402858:	mov	w0, w10
  40285c:	sxtw	x0, w0
  402860:	bl	4019e0 <_Znam@plt>
  402864:	ldr	x8, [sp, #16]
  402868:	str	x0, [x8]
  40286c:	ldr	x0, [x8]
  402870:	ldr	x1, [sp, #24]
  402874:	ldr	x9, [sp, #8]
  402878:	ldrsw	x2, [x9]
  40287c:	bl	401a00 <memcpy@plt>
  402880:	ldr	x8, [sp, #24]
  402884:	str	x8, [sp]
  402888:	cbz	x8, 402894 <feof@plt+0x9e4>
  40288c:	ldr	x0, [sp]
  402890:	bl	401cf0 <_ZdaPv@plt>
  402894:	ldr	x8, [sp, #8]
  402898:	ldr	w9, [x8]
  40289c:	mov	w10, #0x2                   	// #2
  4028a0:	mul	w9, w9, w10
  4028a4:	str	w9, [x8]
  4028a8:	ldur	w8, [x29, #-28]
  4028ac:	ldr	x9, [sp, #16]
  4028b0:	ldr	x10, [x9]
  4028b4:	ldursw	x11, [x29, #-20]
  4028b8:	mov	w12, w11
  4028bc:	add	w12, w12, #0x1
  4028c0:	stur	w12, [x29, #-20]
  4028c4:	add	x10, x10, x11
  4028c8:	strb	w8, [x10]
  4028cc:	ldur	w8, [x29, #-28]
  4028d0:	cmp	w8, #0xa
  4028d4:	b.ne	4028e8 <feof@plt+0xa38>  // b.any
  4028d8:	ldur	w8, [x29, #-20]
  4028dc:	subs	w8, w8, #0x1
  4028e0:	stur	w8, [x29, #-20]
  4028e4:	b	4028ec <feof@plt+0xa3c>
  4028e8:	b	402804 <feof@plt+0x954>
  4028ec:	ldr	x8, [sp, #16]
  4028f0:	ldr	x9, [x8]
  4028f4:	ldursw	x10, [x29, #-20]
  4028f8:	add	x9, x9, x10
  4028fc:	mov	w11, #0x0                   	// #0
  402900:	strb	w11, [x9]
  402904:	mov	w11, #0x1                   	// #1
  402908:	stur	w11, [x29, #-4]
  40290c:	ldur	w0, [x29, #-4]
  402910:	ldp	x29, x30, [sp, #64]
  402914:	add	sp, sp, #0x50
  402918:	ret
  40291c:	sub	sp, sp, #0x40
  402920:	stp	x29, x30, [sp, #48]
  402924:	add	x29, sp, #0x30
  402928:	mov	w8, #0x2                   	// #2
  40292c:	mov	w9, #0x1                   	// #1
  402930:	adrp	x10, 412000 <_ZdlPvm@@Base+0x2c9c>
  402934:	add	x10, x10, #0x5de
  402938:	mov	w2, #0x1b6                 	// #438
  40293c:	stur	x0, [x29, #-8]
  402940:	stur	w1, [x29, #-12]
  402944:	mov	w0, w8
  402948:	str	w9, [sp, #16]
  40294c:	str	x10, [sp, #8]
  402950:	str	w2, [sp, #4]
  402954:	bl	401d10 <dup@plt>
  402958:	stur	w0, [x29, #-16]
  40295c:	ldr	w0, [sp, #16]
  402960:	bl	401d10 <dup@plt>
  402964:	stur	w0, [x29, #-20]
  402968:	ldr	x0, [sp, #8]
  40296c:	ldr	w1, [sp, #16]
  402970:	ldr	w2, [sp, #4]
  402974:	bl	401ac0 <open@plt>
  402978:	str	w0, [sp, #24]
  40297c:	ldur	w8, [x29, #-16]
  402980:	cmp	w8, #0x2
  402984:	b.le	4029a0 <feof@plt+0xaf0>
  402988:	ldr	w8, [sp, #24]
  40298c:	cmp	w8, #0x2
  402990:	b.le	4029a0 <feof@plt+0xaf0>
  402994:	ldr	w0, [sp, #24]
  402998:	mov	w1, #0x2                   	// #2
  40299c:	bl	401a50 <dup2@plt>
  4029a0:	ldur	w8, [x29, #-12]
  4029a4:	cbz	w8, 4029cc <feof@plt+0xb1c>
  4029a8:	ldur	w8, [x29, #-20]
  4029ac:	cmp	w8, #0x1
  4029b0:	b.le	4029cc <feof@plt+0xb1c>
  4029b4:	ldr	w8, [sp, #24]
  4029b8:	cmp	w8, #0x1
  4029bc:	b.le	4029cc <feof@plt+0xb1c>
  4029c0:	ldr	w0, [sp, #24]
  4029c4:	mov	w1, #0x1                   	// #1
  4029c8:	bl	401a50 <dup2@plt>
  4029cc:	ldr	w8, [sp, #24]
  4029d0:	cmp	w8, #0x0
  4029d4:	cset	w8, lt  // lt = tstop
  4029d8:	tbnz	w8, #0, 4029e4 <feof@plt+0xb34>
  4029dc:	ldr	w0, [sp, #24]
  4029e0:	bl	401d80 <close@plt>
  4029e4:	ldur	x0, [x29, #-8]
  4029e8:	bl	401d50 <system@plt>
  4029ec:	str	w0, [sp, #20]
  4029f0:	ldur	w0, [x29, #-16]
  4029f4:	mov	w1, #0x2                   	// #2
  4029f8:	bl	401a50 <dup2@plt>
  4029fc:	ldur	w8, [x29, #-12]
  402a00:	cbz	w8, 402a10 <feof@plt+0xb60>
  402a04:	ldur	w0, [x29, #-20]
  402a08:	mov	w1, #0x1                   	// #1
  402a0c:	bl	401a50 <dup2@plt>
  402a10:	ldr	w8, [sp, #20]
  402a14:	mov	w9, #0xffffffff            	// #-1
  402a18:	cmp	w8, w9
  402a1c:	b.ne	402a40 <feof@plt+0xb90>  // b.any
  402a20:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a24:	add	x8, x8, #0xf90
  402a28:	ldr	x0, [x8]
  402a2c:	ldur	x2, [x29, #-8]
  402a30:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  402a34:	add	x1, x1, #0x5e8
  402a38:	bl	401a90 <fprintf@plt>
  402a3c:	b	402a68 <feof@plt+0xbb8>
  402a40:	ldr	w8, [sp, #20]
  402a44:	cbz	w8, 402a68 <feof@plt+0xbb8>
  402a48:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  402a4c:	add	x8, x8, #0xf90
  402a50:	ldr	x0, [x8]
  402a54:	ldur	x2, [x29, #-8]
  402a58:	ldr	w3, [sp, #20]
  402a5c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  402a60:	add	x1, x1, #0x5fd
  402a64:	bl	401a90 <fprintf@plt>
  402a68:	ldur	w0, [x29, #-16]
  402a6c:	bl	401d80 <close@plt>
  402a70:	ldur	w8, [x29, #-20]
  402a74:	mov	w0, w8
  402a78:	bl	401d80 <close@plt>
  402a7c:	ldp	x29, x30, [sp, #48]
  402a80:	add	sp, sp, #0x40
  402a84:	ret
  402a88:	sub	sp, sp, #0x160
  402a8c:	stp	x29, x30, [sp, #320]
  402a90:	str	x28, [sp, #336]
  402a94:	add	x29, sp, #0x140
  402a98:	sub	x8, x29, #0x48
  402a9c:	str	q7, [sp, #128]
  402aa0:	str	q6, [sp, #112]
  402aa4:	str	q5, [sp, #96]
  402aa8:	str	q4, [sp, #80]
  402aac:	str	q3, [sp, #64]
  402ab0:	str	q2, [sp, #48]
  402ab4:	str	q1, [sp, #32]
  402ab8:	str	q0, [sp, #16]
  402abc:	str	x7, [sp, #200]
  402ac0:	str	x6, [sp, #192]
  402ac4:	str	x5, [sp, #184]
  402ac8:	str	x4, [sp, #176]
  402acc:	str	x3, [sp, #168]
  402ad0:	str	x2, [sp, #160]
  402ad4:	str	x1, [sp, #152]
  402ad8:	stur	x0, [x29, #-16]
  402adc:	mov	w9, #0x64                  	// #100
  402ae0:	stur	w9, [x29, #-24]
  402ae4:	ldursw	x0, [x29, #-24]
  402ae8:	str	x8, [sp, #8]
  402aec:	bl	401dd0 <malloc@plt>
  402af0:	stur	x0, [x29, #-32]
  402af4:	cbnz	x0, 402b08 <feof@plt+0xc58>
  402af8:	b	402afc <feof@plt+0xc4c>
  402afc:	mov	x8, xzr
  402b00:	stur	x8, [x29, #-8]
  402b04:	b	402c18 <feof@plt+0xd68>
  402b08:	b	402b0c <feof@plt+0xc5c>
  402b0c:	mov	w8, #0xffffff80            	// #-128
  402b10:	stur	w8, [x29, #-44]
  402b14:	mov	w8, #0xffffffc8            	// #-56
  402b18:	stur	w8, [x29, #-48]
  402b1c:	add	x9, x29, #0x20
  402b20:	stur	x9, [x29, #-72]
  402b24:	add	x9, sp, #0x10
  402b28:	add	x9, x9, #0x80
  402b2c:	stur	x9, [x29, #-56]
  402b30:	add	x9, sp, #0x98
  402b34:	add	x9, x9, #0x38
  402b38:	stur	x9, [x29, #-64]
  402b3c:	ldur	x0, [x29, #-32]
  402b40:	ldursw	x1, [x29, #-24]
  402b44:	ldur	x2, [x29, #-16]
  402b48:	ldr	x9, [sp, #8]
  402b4c:	ldr	q0, [x9]
  402b50:	ldr	q1, [x9, #16]
  402b54:	stur	q1, [x29, #-96]
  402b58:	stur	q0, [x29, #-112]
  402b5c:	sub	x3, x29, #0x70
  402b60:	bl	401d30 <vsnprintf@plt>
  402b64:	stur	w0, [x29, #-20]
  402b68:	ldur	w8, [x29, #-20]
  402b6c:	tbnz	w8, #31, 402bd0 <feof@plt+0xd20>
  402b70:	b	402b74 <feof@plt+0xcc4>
  402b74:	ldur	w8, [x29, #-20]
  402b78:	ldur	w9, [x29, #-24]
  402b7c:	subs	w9, w9, #0x1
  402b80:	subs	w8, w8, w9
  402b84:	b.ge	402bd0 <feof@plt+0xd20>  // b.tcont
  402b88:	b	402b8c <feof@plt+0xcdc>
  402b8c:	ldur	w8, [x29, #-24]
  402b90:	ldur	w9, [x29, #-20]
  402b94:	add	w9, w9, #0x1
  402b98:	subs	w8, w8, w9
  402b9c:	b.le	402bc4 <feof@plt+0xd14>
  402ba0:	b	402ba4 <feof@plt+0xcf4>
  402ba4:	ldur	x0, [x29, #-32]
  402ba8:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  402bac:	stur	x0, [x29, #-40]
  402bb0:	ldur	x0, [x29, #-32]
  402bb4:	bl	401b20 <free@plt>
  402bb8:	ldur	x8, [x29, #-40]
  402bbc:	stur	x8, [x29, #-8]
  402bc0:	b	402c18 <feof@plt+0xd68>
  402bc4:	ldur	x8, [x29, #-32]
  402bc8:	stur	x8, [x29, #-8]
  402bcc:	b	402c18 <feof@plt+0xd68>
  402bd0:	ldur	w8, [x29, #-24]
  402bd4:	lsl	w8, w8, #1
  402bd8:	stur	w8, [x29, #-24]
  402bdc:	b	402be0 <feof@plt+0xd30>
  402be0:	ldur	x0, [x29, #-32]
  402be4:	ldursw	x1, [x29, #-24]
  402be8:	bl	401b40 <realloc@plt>
  402bec:	stur	x0, [x29, #-40]
  402bf0:	cbnz	x0, 402c0c <feof@plt+0xd5c>
  402bf4:	b	402bf8 <feof@plt+0xd48>
  402bf8:	ldur	x0, [x29, #-32]
  402bfc:	bl	401b20 <free@plt>
  402c00:	mov	x8, xzr
  402c04:	stur	x8, [x29, #-8]
  402c08:	b	402c18 <feof@plt+0xd68>
  402c0c:	ldur	x8, [x29, #-40]
  402c10:	stur	x8, [x29, #-32]
  402c14:	b	402b0c <feof@plt+0xc5c>
  402c18:	ldur	x0, [x29, #-8]
  402c1c:	ldr	x28, [sp, #336]
  402c20:	ldp	x29, x30, [sp, #320]
  402c24:	add	sp, sp, #0x160
  402c28:	ret
  402c2c:	sub	sp, sp, #0x20
  402c30:	mov	x8, xzr
  402c34:	str	x0, [sp, #24]
  402c38:	ldr	x9, [sp, #24]
  402c3c:	str	wzr, [x9, #256]
  402c40:	str	x8, [x9, #264]
  402c44:	str	wzr, [sp, #20]
  402c48:	str	x9, [sp, #8]
  402c4c:	ldr	w8, [sp, #20]
  402c50:	cmp	w8, #0x100
  402c54:	b.ge	402c7c <feof@plt+0xdcc>  // b.tcont
  402c58:	ldrsw	x8, [sp, #20]
  402c5c:	ldr	x9, [sp, #8]
  402c60:	add	x8, x9, x8
  402c64:	mov	w10, #0x0                   	// #0
  402c68:	strb	w10, [x8]
  402c6c:	ldr	w8, [sp, #20]
  402c70:	add	w8, w8, #0x1
  402c74:	str	w8, [sp, #20]
  402c78:	b	402c4c <feof@plt+0xd9c>
  402c7c:	add	sp, sp, #0x20
  402c80:	ret
  402c84:	sub	sp, sp, #0x10
  402c88:	mov	x8, xzr
  402c8c:	str	x0, [sp, #8]
  402c90:	ldr	x9, [sp, #8]
  402c94:	str	x8, [x9]
  402c98:	str	x8, [x9, #8]
  402c9c:	add	sp, sp, #0x10
  402ca0:	ret
  402ca4:	sub	sp, sp, #0x30
  402ca8:	stp	x29, x30, [sp, #32]
  402cac:	add	x29, sp, #0x20
  402cb0:	stur	x0, [x29, #-8]
  402cb4:	ldur	x8, [x29, #-8]
  402cb8:	str	x8, [sp, #8]
  402cbc:	ldr	x8, [sp, #8]
  402cc0:	ldr	x9, [x8]
  402cc4:	cbz	x9, 402cf8 <feof@plt+0xe48>
  402cc8:	ldr	x8, [sp, #8]
  402ccc:	ldr	x9, [x8]
  402cd0:	str	x9, [sp, #16]
  402cd4:	ldr	x9, [x8]
  402cd8:	ldr	x9, [x9, #264]
  402cdc:	str	x9, [x8]
  402ce0:	ldr	x9, [sp, #16]
  402ce4:	str	x9, [sp]
  402ce8:	cbz	x9, 402cf4 <feof@plt+0xe44>
  402cec:	ldr	x0, [sp]
  402cf0:	bl	40f338 <_ZdlPv@@Base>
  402cf4:	b	402cbc <feof@plt+0xe0c>
  402cf8:	ldp	x29, x30, [sp, #32]
  402cfc:	add	sp, sp, #0x30
  402d00:	ret
  402d04:	sub	sp, sp, #0x60
  402d08:	stp	x29, x30, [sp, #80]
  402d0c:	add	x29, sp, #0x50
  402d10:	stur	x0, [x29, #-16]
  402d14:	stur	x1, [x29, #-24]
  402d18:	ldur	x8, [x29, #-16]
  402d1c:	str	x8, [sp, #24]
  402d20:	ldur	x0, [x29, #-24]
  402d24:	bl	401eb0 <feof@plt>
  402d28:	cmp	w0, #0x0
  402d2c:	cset	w8, ne  // ne = any
  402d30:	eor	w8, w8, #0x1
  402d34:	tbnz	w8, #0, 402d3c <feof@plt+0xe8c>
  402d38:	b	402e60 <feof@plt+0xfb0>
  402d3c:	ldr	x8, [sp, #24]
  402d40:	ldr	x9, [x8, #8]
  402d44:	cbnz	x9, 402d90 <feof@plt+0xee0>
  402d48:	mov	x0, #0x110                 	// #272
  402d4c:	bl	40f260 <_Znwm@@Base>
  402d50:	str	x0, [sp, #16]
  402d54:	adrp	x8, 402000 <feof@plt+0x150>
  402d58:	add	x8, x8, #0xc2c
  402d5c:	blr	x8
  402d60:	b	402d64 <feof@plt+0xeb4>
  402d64:	ldr	x8, [sp, #16]
  402d68:	ldr	x9, [sp, #24]
  402d6c:	str	x8, [x9, #8]
  402d70:	ldr	x10, [x9, #8]
  402d74:	str	x10, [x9]
  402d78:	b	402df4 <feof@plt+0xf44>
  402d7c:	str	x0, [sp, #40]
  402d80:	str	w1, [sp, #36]
  402d84:	ldr	x0, [sp, #16]
  402d88:	bl	40f338 <_ZdlPv@@Base>
  402d8c:	b	402e78 <feof@plt+0xfc8>
  402d90:	ldr	x8, [sp, #24]
  402d94:	ldr	x9, [x8, #8]
  402d98:	ldr	w10, [x9, #256]
  402d9c:	cmp	w10, #0x100
  402da0:	b.ne	402df4 <feof@plt+0xf44>  // b.any
  402da4:	mov	x0, #0x110                 	// #272
  402da8:	bl	40f260 <_Znwm@@Base>
  402dac:	str	x0, [sp, #8]
  402db0:	adrp	x8, 402000 <feof@plt+0x150>
  402db4:	add	x8, x8, #0xc2c
  402db8:	blr	x8
  402dbc:	b	402dc0 <feof@plt+0xf10>
  402dc0:	ldr	x8, [sp, #24]
  402dc4:	ldr	x9, [x8, #8]
  402dc8:	ldr	x10, [sp, #8]
  402dcc:	str	x10, [x9, #264]
  402dd0:	ldr	x9, [x8, #8]
  402dd4:	ldr	x9, [x9, #264]
  402dd8:	str	x9, [x8, #8]
  402ddc:	b	402df4 <feof@plt+0xf44>
  402de0:	str	x0, [sp, #40]
  402de4:	str	w1, [sp, #36]
  402de8:	ldr	x0, [sp, #8]
  402dec:	bl	40f338 <_ZdlPv@@Base>
  402df0:	b	402e78 <feof@plt+0xfc8>
  402df4:	ldr	x8, [sp, #24]
  402df8:	ldr	x0, [x8, #8]
  402dfc:	ldr	x9, [x8, #8]
  402e00:	ldr	w10, [x9, #256]
  402e04:	mov	w11, #0x100                 	// #256
  402e08:	subs	w10, w11, w10
  402e0c:	mov	w1, w10
  402e10:	sxtw	x2, w1
  402e14:	ldur	x3, [x29, #-24]
  402e18:	mov	x1, #0x1                   	// #1
  402e1c:	bl	401a10 <fread@plt>
  402e20:	stur	w0, [x29, #-28]
  402e24:	ldur	w10, [x29, #-28]
  402e28:	cmp	w10, #0x0
  402e2c:	cset	w10, gt
  402e30:	tbnz	w10, #0, 402e3c <feof@plt+0xf8c>
  402e34:	stur	wzr, [x29, #-4]
  402e38:	b	402e68 <feof@plt+0xfb8>
  402e3c:	ldursw	x8, [x29, #-28]
  402e40:	mov	x9, #0x1                   	// #1
  402e44:	mul	x8, x8, x9
  402e48:	ldr	x9, [sp, #24]
  402e4c:	ldr	x10, [x9, #8]
  402e50:	ldrsw	x11, [x10, #256]
  402e54:	add	x8, x11, x8
  402e58:	str	w8, [x10, #256]
  402e5c:	b	402d20 <feof@plt+0xe70>
  402e60:	mov	w8, #0x1                   	// #1
  402e64:	stur	w8, [x29, #-4]
  402e68:	ldur	w0, [x29, #-4]
  402e6c:	ldp	x29, x30, [sp, #80]
  402e70:	add	sp, sp, #0x60
  402e74:	ret
  402e78:	ldr	x0, [sp, #40]
  402e7c:	bl	401e60 <_Unwind_Resume@plt>
  402e80:	sub	sp, sp, #0x40
  402e84:	stp	x29, x30, [sp, #48]
  402e88:	add	x29, sp, #0x30
  402e8c:	stur	x0, [x29, #-8]
  402e90:	stur	x1, [x29, #-16]
  402e94:	str	x2, [sp, #24]
  402e98:	str	w3, [sp, #20]
  402e9c:	ldur	x8, [x29, #-8]
  402ea0:	ldr	x9, [sp, #24]
  402ea4:	ldr	w10, [x9]
  402ea8:	str	w10, [sp, #16]
  402eac:	ldur	x9, [x29, #-16]
  402eb0:	ldr	x9, [x9]
  402eb4:	str	x8, [sp, #8]
  402eb8:	cbz	x9, 4030e8 <feof@plt+0x1238>
  402ebc:	ldr	w8, [sp, #16]
  402ec0:	ldur	x9, [x29, #-16]
  402ec4:	ldr	x9, [x9]
  402ec8:	ldr	w10, [x9, #256]
  402ecc:	mov	w11, #0x0                   	// #0
  402ed0:	cmp	w8, w10
  402ed4:	str	w11, [sp, #4]
  402ed8:	b.ge	402f18 <feof@plt+0x1068>  // b.tcont
  402edc:	ldur	x8, [x29, #-16]
  402ee0:	ldr	x8, [x8]
  402ee4:	ldrsw	x9, [sp, #16]
  402ee8:	ldrb	w10, [x8, x9]
  402eec:	mov	w11, #0x0                   	// #0
  402ef0:	cmp	w10, #0xa
  402ef4:	str	w11, [sp, #4]
  402ef8:	b.eq	402f18 <feof@plt+0x1068>  // b.none
  402efc:	ldur	x8, [x29, #-16]
  402f00:	ldr	x8, [x8]
  402f04:	ldrsw	x9, [sp, #16]
  402f08:	ldrb	w10, [x8, x9]
  402f0c:	cmp	w10, #0x5c
  402f10:	cset	w10, ne  // ne = any
  402f14:	str	w10, [sp, #4]
  402f18:	ldr	w8, [sp, #4]
  402f1c:	tbnz	w8, #0, 402f24 <feof@plt+0x1074>
  402f20:	b	402f34 <feof@plt+0x1084>
  402f24:	ldr	w8, [sp, #16]
  402f28:	add	w8, w8, #0x1
  402f2c:	str	w8, [sp, #16]
  402f30:	b	402ebc <feof@plt+0x100c>
  402f34:	ldr	w8, [sp, #16]
  402f38:	ldur	x9, [x29, #-16]
  402f3c:	ldr	x9, [x9]
  402f40:	ldr	w10, [x9, #256]
  402f44:	cmp	w8, w10
  402f48:	b.ge	402f70 <feof@plt+0x10c0>  // b.tcont
  402f4c:	ldur	x8, [x29, #-16]
  402f50:	ldr	x8, [x8]
  402f54:	ldrsw	x9, [sp, #16]
  402f58:	ldrb	w10, [x8, x9]
  402f5c:	cmp	w10, #0xa
  402f60:	b.ne	402f70 <feof@plt+0x10c0>  // b.any
  402f64:	ldr	w8, [sp, #16]
  402f68:	add	w8, w8, #0x1
  402f6c:	str	w8, [sp, #16]
  402f70:	ldur	x8, [x29, #-16]
  402f74:	ldr	x8, [x8]
  402f78:	ldr	x9, [sp, #24]
  402f7c:	ldrsw	x9, [x9]
  402f80:	add	x0, x8, x9
  402f84:	ldr	w10, [sp, #16]
  402f88:	ldr	x8, [sp, #24]
  402f8c:	ldr	w11, [x8]
  402f90:	subs	w1, w10, w11
  402f94:	bl	4030f4 <feof@plt+0x1244>
  402f98:	ldr	w10, [sp, #16]
  402f9c:	cmp	w10, #0x100
  402fa0:	b.ge	403068 <feof@plt+0x11b8>  // b.tcont
  402fa4:	ldur	x8, [x29, #-16]
  402fa8:	ldr	x8, [x8]
  402fac:	ldrsw	x9, [sp, #16]
  402fb0:	ldrb	w10, [x8, x9]
  402fb4:	cmp	w10, #0x5c
  402fb8:	b.ne	403068 <feof@plt+0x11b8>  // b.any
  402fbc:	ldur	x1, [x29, #-16]
  402fc0:	ldr	x0, [sp, #8]
  402fc4:	add	x2, sp, #0x10
  402fc8:	adrp	x3, 412000 <_ZdlPvm@@Base+0x2c9c>
  402fcc:	add	x3, x3, #0x61e
  402fd0:	bl	403194 <feof@plt+0x12e4>
  402fd4:	cbz	w0, 402fe8 <feof@plt+0x1138>
  402fd8:	ldr	w1, [sp, #20]
  402fdc:	mov	w0, #0x3                   	// #3
  402fe0:	bl	4032f8 <feof@plt+0x1448>
  402fe4:	b	403068 <feof@plt+0x11b8>
  402fe8:	ldur	x1, [x29, #-16]
  402fec:	ldr	x0, [sp, #8]
  402ff0:	add	x2, sp, #0x10
  402ff4:	adrp	x3, 412000 <_ZdlPvm@@Base+0x2c9c>
  402ff8:	add	x3, x3, #0x63a
  402ffc:	bl	403194 <feof@plt+0x12e4>
  403000:	cbz	w0, 403010 <feof@plt+0x1160>
  403004:	ldr	w0, [sp, #20]
  403008:	bl	4033d8 <feof@plt+0x1528>
  40300c:	b	403068 <feof@plt+0x11b8>
  403010:	ldr	w8, [sp, #16]
  403014:	ldur	x9, [x29, #-16]
  403018:	ldr	x9, [x9]
  40301c:	ldr	w10, [x9, #256]
  403020:	cmp	w8, w10
  403024:	b.ge	403068 <feof@plt+0x11b8>  // b.tcont
  403028:	ldr	w8, [sp, #16]
  40302c:	ldr	x9, [sp, #24]
  403030:	str	w8, [x9]
  403034:	ldr	w8, [sp, #16]
  403038:	add	w8, w8, #0x1
  40303c:	str	w8, [sp, #16]
  403040:	ldur	x9, [x29, #-16]
  403044:	ldr	x9, [x9]
  403048:	ldr	x10, [sp, #24]
  40304c:	ldrsw	x10, [x10]
  403050:	add	x0, x9, x10
  403054:	ldr	w8, [sp, #16]
  403058:	ldr	x9, [sp, #24]
  40305c:	ldr	w11, [x9]
  403060:	subs	w1, w8, w11
  403064:	bl	4030f4 <feof@plt+0x1244>
  403068:	ldr	w8, [sp, #16]
  40306c:	ldur	x9, [x29, #-16]
  403070:	ldr	x9, [x9]
  403074:	ldr	w10, [x9, #256]
  403078:	cmp	w8, w10
  40307c:	b.ne	4030dc <feof@plt+0x122c>  // b.any
  403080:	ldr	x8, [sp, #24]
  403084:	str	wzr, [x8]
  403088:	ldur	x8, [x29, #-16]
  40308c:	ldr	x8, [x8]
  403090:	ldr	x8, [x8, #264]
  403094:	ldur	x9, [x29, #-16]
  403098:	str	x8, [x9]
  40309c:	ldur	x8, [x29, #-16]
  4030a0:	ldr	x8, [x8]
  4030a4:	cbz	x8, 4030d8 <feof@plt+0x1228>
  4030a8:	ldur	x8, [x29, #-16]
  4030ac:	ldr	x8, [x8]
  4030b0:	ldr	w9, [sp, #16]
  4030b4:	subs	w9, w9, #0x1
  4030b8:	ldrb	w9, [x8, w9, sxtw]
  4030bc:	cmp	w9, #0xa
  4030c0:	b.eq	4030d8 <feof@plt+0x1228>  // b.none
  4030c4:	ldur	x1, [x29, #-16]
  4030c8:	ldr	x2, [sp, #24]
  4030cc:	ldr	w3, [sp, #20]
  4030d0:	ldr	x0, [sp, #8]
  4030d4:	bl	402e80 <feof@plt+0xfd0>
  4030d8:	b	4030e8 <feof@plt+0x1238>
  4030dc:	ldr	w8, [sp, #16]
  4030e0:	ldr	x9, [sp, #24]
  4030e4:	str	w8, [x9]
  4030e8:	ldp	x29, x30, [sp, #48]
  4030ec:	add	sp, sp, #0x40
  4030f0:	ret
  4030f4:	sub	sp, sp, #0x30
  4030f8:	stp	x29, x30, [sp, #32]
  4030fc:	add	x29, sp, #0x20
  403100:	stur	x0, [x29, #-8]
  403104:	stur	w1, [x29, #-12]
  403108:	str	wzr, [sp, #16]
  40310c:	ldr	w8, [sp, #16]
  403110:	ldur	w9, [x29, #-12]
  403114:	cmp	w8, w9
  403118:	b.ge	403188 <feof@plt+0x12d8>  // b.tcont
  40311c:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  403120:	add	x8, x8, #0x29c
  403124:	ldr	w0, [x8]
  403128:	ldur	x1, [x29, #-8]
  40312c:	ldur	w9, [x29, #-12]
  403130:	ldr	w10, [sp, #16]
  403134:	subs	w9, w9, w10
  403138:	mov	w2, w9
  40313c:	sxtw	x2, w2
  403140:	bl	401dc0 <write@plt>
  403144:	str	w0, [sp, #12]
  403148:	ldr	w9, [sp, #12]
  40314c:	cmp	w9, #0x0
  403150:	cset	w9, ge  // ge = tcont
  403154:	tbnz	w9, #0, 403164 <feof@plt+0x12b4>
  403158:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40315c:	add	x0, x0, #0x882
  403160:	bl	4026cc <feof@plt+0x81c>
  403164:	ldr	w8, [sp, #12]
  403168:	ldr	w9, [sp, #16]
  40316c:	add	w8, w9, w8
  403170:	str	w8, [sp, #16]
  403174:	ldrsw	x10, [sp, #12]
  403178:	ldur	x11, [x29, #-8]
  40317c:	add	x10, x11, x10
  403180:	stur	x10, [x29, #-8]
  403184:	b	40310c <feof@plt+0x125c>
  403188:	ldp	x29, x30, [sp, #32]
  40318c:	add	sp, sp, #0x30
  403190:	ret
  403194:	sub	sp, sp, #0x60
  403198:	stp	x29, x30, [sp, #80]
  40319c:	add	x29, sp, #0x50
  4031a0:	stur	x0, [x29, #-16]
  4031a4:	stur	x1, [x29, #-24]
  4031a8:	stur	x2, [x29, #-32]
  4031ac:	str	x3, [sp, #40]
  4031b0:	str	wzr, [sp, #36]
  4031b4:	ldr	x0, [sp, #40]
  4031b8:	bl	401a80 <strlen@plt>
  4031bc:	str	w0, [sp, #32]
  4031c0:	ldur	x8, [x29, #-32]
  4031c4:	ldr	w9, [x8]
  4031c8:	str	w9, [sp, #28]
  4031cc:	ldur	x8, [x29, #-24]
  4031d0:	ldr	x8, [x8]
  4031d4:	str	x8, [sp, #16]
  4031d8:	ldr	x8, [sp, #16]
  4031dc:	cbz	x8, 4032e4 <feof@plt+0x1434>
  4031e0:	ldr	w8, [sp, #28]
  4031e4:	ldr	x9, [sp, #16]
  4031e8:	ldr	w10, [x9, #256]
  4031ec:	mov	w11, #0x0                   	// #0
  4031f0:	cmp	w8, w10
  4031f4:	str	w11, [sp, #12]
  4031f8:	b.ge	403238 <feof@plt+0x1388>  // b.tcont
  4031fc:	ldr	w8, [sp, #36]
  403200:	ldr	w9, [sp, #32]
  403204:	mov	w10, #0x0                   	// #0
  403208:	cmp	w8, w9
  40320c:	str	w10, [sp, #12]
  403210:	b.ge	403238 <feof@plt+0x1388>  // b.tcont
  403214:	ldr	x8, [sp, #16]
  403218:	ldrsw	x9, [sp, #28]
  40321c:	ldrb	w10, [x8, x9]
  403220:	ldr	x8, [sp, #40]
  403224:	ldrsw	x9, [sp, #36]
  403228:	ldrb	w11, [x8, x9]
  40322c:	cmp	w10, w11
  403230:	cset	w10, eq  // eq = none
  403234:	str	w10, [sp, #12]
  403238:	ldr	w8, [sp, #12]
  40323c:	tbnz	w8, #0, 403244 <feof@plt+0x1394>
  403240:	b	403260 <feof@plt+0x13b0>
  403244:	ldr	w8, [sp, #36]
  403248:	add	w8, w8, #0x1
  40324c:	str	w8, [sp, #36]
  403250:	ldr	w8, [sp, #28]
  403254:	add	w8, w8, #0x1
  403258:	str	w8, [sp, #28]
  40325c:	b	4031e0 <feof@plt+0x1330>
  403260:	ldr	w8, [sp, #36]
  403264:	ldr	w9, [sp, #32]
  403268:	cmp	w8, w9
  40326c:	b.ne	403294 <feof@plt+0x13e4>  // b.any
  403270:	ldr	w8, [sp, #28]
  403274:	ldur	x9, [x29, #-32]
  403278:	str	w8, [x9]
  40327c:	ldr	x9, [sp, #16]
  403280:	ldur	x10, [x29, #-24]
  403284:	str	x9, [x10]
  403288:	mov	w8, #0x1                   	// #1
  40328c:	stur	w8, [x29, #-4]
  403290:	b	4032e8 <feof@plt+0x1438>
  403294:	ldr	w8, [sp, #28]
  403298:	ldr	x9, [sp, #16]
  40329c:	ldr	w10, [x9, #256]
  4032a0:	cmp	w8, w10
  4032a4:	b.ge	4032d0 <feof@plt+0x1420>  // b.tcont
  4032a8:	ldr	x8, [sp, #16]
  4032ac:	ldrsw	x9, [sp, #28]
  4032b0:	ldrb	w10, [x8, x9]
  4032b4:	ldr	x8, [sp, #40]
  4032b8:	ldrsw	x9, [sp, #36]
  4032bc:	ldrb	w11, [x8, x9]
  4032c0:	cmp	w10, w11
  4032c4:	b.eq	4032d0 <feof@plt+0x1420>  // b.none
  4032c8:	stur	wzr, [x29, #-4]
  4032cc:	b	4032e8 <feof@plt+0x1438>
  4032d0:	ldr	x8, [sp, #16]
  4032d4:	ldr	x8, [x8, #264]
  4032d8:	str	x8, [sp, #16]
  4032dc:	str	wzr, [sp, #28]
  4032e0:	b	4031d8 <feof@plt+0x1328>
  4032e4:	stur	wzr, [x29, #-4]
  4032e8:	ldur	w0, [x29, #-4]
  4032ec:	ldp	x29, x30, [sp, #80]
  4032f0:	add	sp, sp, #0x60
  4032f4:	ret
  4032f8:	sub	sp, sp, #0x20
  4032fc:	stp	x29, x30, [sp, #16]
  403300:	add	x29, sp, #0x10
  403304:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  403308:	add	x8, x8, #0x888
  40330c:	stur	w0, [x29, #-4]
  403310:	str	w1, [sp, #8]
  403314:	mov	x0, x8
  403318:	bl	405a74 <feof@plt+0x3bc4>
  40331c:	ldur	w9, [x29, #-4]
  403320:	subs	w9, w9, #0x0
  403324:	mov	w8, w9
  403328:	ubfx	x8, x8, #0, #32
  40332c:	cmp	x8, #0x3
  403330:	str	x8, [sp]
  403334:	b.hi	403380 <feof@plt+0x14d0>  // b.pmore
  403338:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  40333c:	add	x8, x8, #0x210
  403340:	ldr	x11, [sp]
  403344:	ldrsw	x10, [x8, x11, lsl #2]
  403348:	add	x9, x8, x10
  40334c:	br	x9
  403350:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  403354:	add	x0, x0, #0xb71
  403358:	bl	405a74 <feof@plt+0x3bc4>
  40335c:	b	40338c <feof@plt+0x14dc>
  403360:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  403364:	add	x0, x0, #0xdc7
  403368:	bl	405a74 <feof@plt+0x3bc4>
  40336c:	b	40338c <feof@plt+0x14dc>
  403370:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  403374:	add	x0, x0, #0xdf7
  403378:	bl	405a74 <feof@plt+0x3bc4>
  40337c:	b	40338c <feof@plt+0x14dc>
  403380:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403384:	add	x0, x0, #0xcf2
  403388:	bl	405a74 <feof@plt+0x3bc4>
  40338c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  403390:	add	x8, x8, #0x48
  403394:	ldr	x0, [x8]
  403398:	bl	405a74 <feof@plt+0x3bc4>
  40339c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4033a0:	add	x0, x0, #0x88d
  4033a4:	bl	405a74 <feof@plt+0x3bc4>
  4033a8:	ldr	w9, [sp, #8]
  4033ac:	cbz	w9, 4033c0 <feof@plt+0x1510>
  4033b0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4033b4:	add	x0, x0, #0x893
  4033b8:	bl	405a74 <feof@plt+0x3bc4>
  4033bc:	b	4033cc <feof@plt+0x151c>
  4033c0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4033c4:	add	x0, x0, #0x89e
  4033c8:	bl	405a74 <feof@plt+0x3bc4>
  4033cc:	ldp	x29, x30, [sp, #16]
  4033d0:	add	sp, sp, #0x20
  4033d4:	ret
  4033d8:	sub	sp, sp, #0x20
  4033dc:	stp	x29, x30, [sp, #16]
  4033e0:	add	x29, sp, #0x10
  4033e4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4033e8:	add	x8, x8, #0x8a9
  4033ec:	stur	w0, [x29, #-4]
  4033f0:	mov	x0, x8
  4033f4:	bl	405a74 <feof@plt+0x3bc4>
  4033f8:	ldur	w9, [x29, #-4]
  4033fc:	cbz	w9, 403410 <feof@plt+0x1560>
  403400:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403404:	add	x0, x0, #0x8b4
  403408:	bl	405a74 <feof@plt+0x3bc4>
  40340c:	b	40341c <feof@plt+0x156c>
  403410:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403414:	add	x0, x0, #0x8ba
  403418:	bl	405a74 <feof@plt+0x3bc4>
  40341c:	ldp	x29, x30, [sp, #16]
  403420:	add	sp, sp, #0x20
  403424:	ret
  403428:	sub	sp, sp, #0x40
  40342c:	stp	x29, x30, [sp, #48]
  403430:	add	x29, sp, #0x30
  403434:	stur	x0, [x29, #-16]
  403438:	str	x1, [sp, #24]
  40343c:	str	x2, [sp, #16]
  403440:	ldr	x8, [sp, #24]
  403444:	ldr	x8, [x8]
  403448:	str	x8, [sp, #8]
  40344c:	ldr	x8, [sp, #16]
  403450:	ldr	w9, [x8]
  403454:	str	w9, [sp, #4]
  403458:	ldr	x8, [sp, #8]
  40345c:	cbz	x8, 4034f8 <feof@plt+0x1648>
  403460:	ldr	w8, [sp, #4]
  403464:	ldr	x9, [sp, #8]
  403468:	ldr	w10, [x9, #256]
  40346c:	mov	w11, #0x0                   	// #0
  403470:	cmp	w8, w10
  403474:	str	w11, [sp]
  403478:	b.ge	403498 <feof@plt+0x15e8>  // b.tcont
  40347c:	ldr	x8, [sp, #8]
  403480:	ldrsw	x9, [sp, #4]
  403484:	ldrb	w0, [x8, x9]
  403488:	bl	401af0 <isspace@plt>
  40348c:	cmp	w0, #0x0
  403490:	cset	w10, ne  // ne = any
  403494:	str	w10, [sp]
  403498:	ldr	w8, [sp]
  40349c:	tbnz	w8, #0, 4034a4 <feof@plt+0x15f4>
  4034a0:	b	4034b4 <feof@plt+0x1604>
  4034a4:	ldr	w8, [sp, #4]
  4034a8:	add	w8, w8, #0x1
  4034ac:	str	w8, [sp, #4]
  4034b0:	b	403460 <feof@plt+0x15b0>
  4034b4:	ldr	w8, [sp, #4]
  4034b8:	ldr	x9, [sp, #8]
  4034bc:	ldr	w10, [x9, #256]
  4034c0:	cmp	w8, w10
  4034c4:	b.ne	4034dc <feof@plt+0x162c>  // b.any
  4034c8:	str	wzr, [sp, #4]
  4034cc:	ldr	x8, [sp, #8]
  4034d0:	ldr	x8, [x8, #264]
  4034d4:	str	x8, [sp, #8]
  4034d8:	b	4034f4 <feof@plt+0x1644>
  4034dc:	ldr	w8, [sp, #4]
  4034e0:	ldr	x9, [sp, #16]
  4034e4:	str	w8, [x9]
  4034e8:	mov	w8, #0x1                   	// #1
  4034ec:	stur	w8, [x29, #-4]
  4034f0:	b	4034fc <feof@plt+0x164c>
  4034f4:	b	403458 <feof@plt+0x15a8>
  4034f8:	stur	wzr, [x29, #-4]
  4034fc:	ldur	w0, [x29, #-4]
  403500:	ldp	x29, x30, [sp, #48]
  403504:	add	sp, sp, #0x40
  403508:	ret
  40350c:	sub	sp, sp, #0x40
  403510:	stp	x29, x30, [sp, #48]
  403514:	add	x29, sp, #0x30
  403518:	stur	x0, [x29, #-8]
  40351c:	stur	x1, [x29, #-16]
  403520:	str	x2, [sp, #24]
  403524:	ldur	x0, [x29, #-8]
  403528:	ldr	x8, [sp, #24]
  40352c:	ldr	w9, [x8]
  403530:	str	w9, [sp, #20]
  403534:	ldur	x8, [x29, #-16]
  403538:	ldr	x8, [x8]
  40353c:	str	x0, [sp, #8]
  403540:	cbz	x8, 4035f0 <feof@plt+0x1740>
  403544:	ldr	w8, [sp, #20]
  403548:	ldur	x9, [x29, #-16]
  40354c:	ldr	x9, [x9]
  403550:	ldr	w10, [x9, #256]
  403554:	mov	w11, #0x0                   	// #0
  403558:	cmp	w8, w10
  40355c:	str	w11, [sp, #4]
  403560:	b.ge	403580 <feof@plt+0x16d0>  // b.tcont
  403564:	ldur	x8, [x29, #-16]
  403568:	ldr	x8, [x8]
  40356c:	ldrsw	x9, [sp, #20]
  403570:	ldrb	w10, [x8, x9]
  403574:	cmp	w10, #0xa
  403578:	cset	w10, ne  // ne = any
  40357c:	str	w10, [sp, #4]
  403580:	ldr	w8, [sp, #4]
  403584:	tbnz	w8, #0, 40358c <feof@plt+0x16dc>
  403588:	b	40359c <feof@plt+0x16ec>
  40358c:	ldr	w8, [sp, #20]
  403590:	add	w8, w8, #0x1
  403594:	str	w8, [sp, #20]
  403598:	b	403544 <feof@plt+0x1694>
  40359c:	ldr	w8, [sp, #20]
  4035a0:	ldur	x9, [x29, #-16]
  4035a4:	ldr	x9, [x9]
  4035a8:	ldr	w10, [x9, #256]
  4035ac:	cmp	w8, w10
  4035b0:	b.ne	4035e4 <feof@plt+0x1734>  // b.any
  4035b4:	ldr	x8, [sp, #24]
  4035b8:	str	wzr, [x8]
  4035bc:	ldur	x8, [x29, #-16]
  4035c0:	ldr	x8, [x8]
  4035c4:	ldr	x8, [x8, #264]
  4035c8:	ldur	x9, [x29, #-16]
  4035cc:	str	x8, [x9]
  4035d0:	ldur	x1, [x29, #-16]
  4035d4:	ldr	x2, [sp, #24]
  4035d8:	ldr	x0, [sp, #8]
  4035dc:	bl	40350c <feof@plt+0x165c>
  4035e0:	b	4035f0 <feof@plt+0x1740>
  4035e4:	ldr	w8, [sp, #20]
  4035e8:	ldr	x9, [sp, #24]
  4035ec:	str	w8, [x9]
  4035f0:	ldp	x29, x30, [sp, #48]
  4035f4:	add	sp, sp, #0x40
  4035f8:	ret
  4035fc:	sub	sp, sp, #0x30
  403600:	stp	x29, x30, [sp, #32]
  403604:	add	x29, sp, #0x20
  403608:	stur	x0, [x29, #-8]
  40360c:	stur	w1, [x29, #-12]
  403610:	ldur	x8, [x29, #-8]
  403614:	str	wzr, [sp, #16]
  403618:	ldr	x9, [x8]
  40361c:	str	x9, [sp, #8]
  403620:	str	x8, [sp]
  403624:	ldr	x8, [sp, #8]
  403628:	cbz	x8, 403644 <feof@plt+0x1794>
  40362c:	ldur	w3, [x29, #-12]
  403630:	ldr	x0, [sp]
  403634:	add	x1, sp, #0x8
  403638:	add	x2, sp, #0x10
  40363c:	bl	402e80 <feof@plt+0xfd0>
  403640:	b	403624 <feof@plt+0x1774>
  403644:	ldp	x29, x30, [sp, #32]
  403648:	add	sp, sp, #0x30
  40364c:	ret
  403650:	sub	sp, sp, #0x30
  403654:	ldr	x8, [sp, #48]
  403658:	mov	x9, xzr
  40365c:	str	x0, [sp, #40]
  403660:	str	w1, [sp, #36]
  403664:	str	w2, [sp, #32]
  403668:	str	w3, [sp, #28]
  40366c:	str	w4, [sp, #24]
  403670:	str	w5, [sp, #20]
  403674:	str	w6, [sp, #16]
  403678:	str	w7, [sp, #12]
  40367c:	str	x8, [sp]
  403680:	ldr	x8, [sp, #40]
  403684:	ldr	w10, [sp, #36]
  403688:	str	w10, [x8, #8]
  40368c:	ldr	w10, [sp, #32]
  403690:	str	w10, [x8, #12]
  403694:	ldr	w10, [sp, #28]
  403698:	str	w10, [x8, #16]
  40369c:	ldr	w10, [sp, #24]
  4036a0:	str	w10, [x8, #20]
  4036a4:	ldr	w10, [sp, #20]
  4036a8:	str	w10, [x8, #40]
  4036ac:	ldr	w10, [sp, #16]
  4036b0:	str	w10, [x8, #32]
  4036b4:	ldr	w10, [sp, #12]
  4036b8:	str	w10, [x8, #36]
  4036bc:	ldr	x11, [sp]
  4036c0:	str	x11, [x8, #24]
  4036c4:	str	x9, [x8]
  4036c8:	add	sp, sp, #0x30
  4036cc:	ret
  4036d0:	sub	sp, sp, #0x20
  4036d4:	stp	x29, x30, [sp, #16]
  4036d8:	add	x29, sp, #0x10
  4036dc:	str	x0, [sp, #8]
  4036e0:	ldr	x8, [sp, #8]
  4036e4:	ldr	x9, [x8, #24]
  4036e8:	str	x8, [sp]
  4036ec:	cbz	x9, 4036fc <feof@plt+0x184c>
  4036f0:	ldr	x8, [sp]
  4036f4:	ldr	x0, [x8, #24]
  4036f8:	bl	401b20 <free@plt>
  4036fc:	ldp	x29, x30, [sp, #16]
  403700:	add	sp, sp, #0x20
  403704:	ret
  403708:	sub	sp, sp, #0x10
  40370c:	mov	x8, xzr
  403710:	str	x0, [sp, #8]
  403714:	ldr	x9, [sp, #8]
  403718:	str	x8, [x9]
  40371c:	str	x8, [x9, #8]
  403720:	str	wzr, [x9, #16]
  403724:	add	sp, sp, #0x10
  403728:	ret
  40372c:	sub	sp, sp, #0x30
  403730:	stp	x29, x30, [sp, #32]
  403734:	add	x29, sp, #0x20
  403738:	stur	x0, [x29, #-8]
  40373c:	ldur	x8, [x29, #-8]
  403740:	str	x8, [sp, #8]
  403744:	ldr	x8, [sp, #8]
  403748:	ldr	x9, [x8]
  40374c:	cbz	x9, 403790 <feof@plt+0x18e0>
  403750:	ldr	x8, [sp, #8]
  403754:	ldr	x9, [x8]
  403758:	str	x9, [sp, #16]
  40375c:	ldr	x9, [x8]
  403760:	ldr	x9, [x9]
  403764:	str	x9, [x8]
  403768:	ldr	x9, [sp, #16]
  40376c:	str	x9, [sp]
  403770:	cbz	x9, 40378c <feof@plt+0x18dc>
  403774:	ldr	x0, [sp]
  403778:	adrp	x8, 403000 <feof@plt+0x1150>
  40377c:	add	x8, x8, #0x6d0
  403780:	blr	x8
  403784:	ldr	x0, [sp]
  403788:	bl	40f338 <_ZdlPv@@Base>
  40378c:	b	403744 <feof@plt+0x1894>
  403790:	ldp	x29, x30, [sp, #32]
  403794:	add	sp, sp, #0x30
  403798:	ret
  40379c:	sub	sp, sp, #0x60
  4037a0:	stp	x29, x30, [sp, #80]
  4037a4:	add	x29, sp, #0x50
  4037a8:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4037ac:	add	x8, x8, #0x280
  4037b0:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037b4:	add	x9, x9, #0xfd0
  4037b8:	stur	x0, [x29, #-16]
  4037bc:	stur	w1, [x29, #-20]
  4037c0:	ldur	x0, [x29, #-16]
  4037c4:	ldr	w10, [x8]
  4037c8:	ldur	w11, [x29, #-20]
  4037cc:	cmp	w10, w11
  4037d0:	str	x8, [sp, #40]
  4037d4:	str	x9, [sp, #32]
  4037d8:	str	x0, [sp, #24]
  4037dc:	b.ne	4037e8 <feof@plt+0x1938>  // b.any
  4037e0:	stur	wzr, [x29, #-4]
  4037e4:	b	40396c <feof@plt+0x1abc>
  4037e8:	ldr	x8, [sp, #40]
  4037ec:	ldr	w9, [x8]
  4037f0:	cmp	w9, #0x1
  4037f4:	b.lt	403818 <feof@plt+0x1968>  // b.tstop
  4037f8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4037fc:	add	x8, x8, #0xfc8
  403800:	ldr	x0, [x8]
  403804:	bl	401be0 <unlink@plt>
  403808:	ldr	x8, [sp, #32]
  40380c:	ldr	x9, [x8]
  403810:	mov	x0, x9
  403814:	bl	401be0 <unlink@plt>
  403818:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40381c:	add	x8, x8, #0xfd8
  403820:	ldr	w9, [x8]
  403824:	cbz	w9, 403858 <feof@plt+0x19a8>
  403828:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40382c:	add	x8, x8, #0xf90
  403830:	ldr	x0, [x8]
  403834:	ldur	w2, [x29, #-20]
  403838:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40383c:	add	x1, x1, #0x654
  403840:	str	x8, [sp, #16]
  403844:	bl	401a90 <fprintf@plt>
  403848:	ldr	x8, [sp, #16]
  40384c:	ldr	x9, [x8]
  403850:	mov	x0, x9
  403854:	bl	401cc0 <fflush@plt>
  403858:	ldur	w1, [x29, #-20]
  40385c:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403860:	add	x8, x8, #0xfe0
  403864:	ldr	x2, [x8]
  403868:	ldr	x8, [sp, #32]
  40386c:	ldr	x3, [x8]
  403870:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403874:	add	x0, x0, #0x65a
  403878:	bl	402a88 <feof@plt+0xbd8>
  40387c:	stur	x0, [x29, #-32]
  403880:	ldur	x8, [x29, #-32]
  403884:	cbnz	x8, 403894 <feof@plt+0x19e4>
  403888:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40388c:	add	x0, x0, #0x672
  403890:	bl	4026cc <feof@plt+0x81c>
  403894:	ldur	x0, [x29, #-32]
  403898:	mov	w1, #0x1                   	// #1
  40389c:	bl	40291c <feof@plt+0xa6c>
  4038a0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038a4:	add	x8, x8, #0xfe8
  4038a8:	ldr	x1, [x8]
  4038ac:	ldur	w9, [x29, #-20]
  4038b0:	ldr	x0, [sp, #24]
  4038b4:	str	x1, [sp, #8]
  4038b8:	mov	w1, w9
  4038bc:	bl	40397c <feof@plt+0x1acc>
  4038c0:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4038c4:	add	x8, x8, #0x284
  4038c8:	ldr	w9, [x8]
  4038cc:	mul	w9, w0, w9
  4038d0:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  4038d4:	add	x10, x10, #0x288
  4038d8:	ldr	w11, [x10]
  4038dc:	sdiv	w3, w9, w11
  4038e0:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  4038e4:	add	x10, x10, #0x290
  4038e8:	ldr	x4, [x10]
  4038ec:	ldr	w5, [x8]
  4038f0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4038f4:	add	x8, x8, #0xff0
  4038f8:	ldr	x6, [x8]
  4038fc:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403900:	add	x8, x8, #0xfc8
  403904:	ldr	x7, [x8]
  403908:	ldr	x8, [sp, #32]
  40390c:	ldr	x10, [x8]
  403910:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403914:	add	x0, x0, #0x67f
  403918:	ldr	x1, [sp, #8]
  40391c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  403920:	add	x2, x2, #0xb9e
  403924:	mov	x12, sp
  403928:	str	x10, [x12]
  40392c:	bl	402a88 <feof@plt+0xbd8>
  403930:	stur	x0, [x29, #-32]
  403934:	ldur	x8, [x29, #-32]
  403938:	cbnz	x8, 403948 <feof@plt+0x1a98>
  40393c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403940:	add	x0, x0, #0x672
  403944:	bl	4026cc <feof@plt+0x81c>
  403948:	ldur	x0, [x29, #-32]
  40394c:	mov	w1, #0x1                   	// #1
  403950:	bl	40291c <feof@plt+0xa6c>
  403954:	ldur	x0, [x29, #-32]
  403958:	bl	401b20 <free@plt>
  40395c:	ldur	w8, [x29, #-20]
  403960:	ldr	x9, [sp, #40]
  403964:	str	w8, [x9]
  403968:	stur	wzr, [x29, #-4]
  40396c:	ldur	w0, [x29, #-4]
  403970:	ldp	x29, x30, [sp, #80]
  403974:	add	sp, sp, #0x60
  403978:	ret
  40397c:	sub	sp, sp, #0x30
  403980:	stp	x29, x30, [sp, #32]
  403984:	add	x29, sp, #0x20
  403988:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40398c:	add	x8, x8, #0x288
  403990:	mov	w9, #0x7                   	// #7
  403994:	stur	x0, [x29, #-8]
  403998:	stur	w1, [x29, #-12]
  40399c:	ldur	x10, [x29, #-8]
  4039a0:	ldr	x10, [x10]
  4039a4:	str	x10, [sp, #8]
  4039a8:	ldr	w11, [x8]
  4039ac:	mul	w9, w11, w9
  4039b0:	str	w9, [sp, #4]
  4039b4:	ldr	x8, [sp, #8]
  4039b8:	cbz	x8, 4039f4 <feof@plt+0x1b44>
  4039bc:	ldr	x8, [sp, #8]
  4039c0:	ldr	w9, [x8, #40]
  4039c4:	ldur	w10, [x29, #-12]
  4039c8:	cmp	w9, w10
  4039cc:	b.ne	4039e4 <feof@plt+0x1b34>  // b.any
  4039d0:	ldr	x8, [sp, #8]
  4039d4:	ldr	w0, [x8, #16]
  4039d8:	ldr	w1, [sp, #4]
  4039dc:	bl	403a40 <feof@plt+0x1b90>
  4039e0:	str	w0, [sp, #4]
  4039e4:	ldr	x8, [sp, #8]
  4039e8:	ldr	x8, [x8]
  4039ec:	str	x8, [sp, #8]
  4039f0:	b	4039b4 <feof@plt+0x1b04>
  4039f4:	ldr	w0, [sp, #4]
  4039f8:	ldp	x29, x30, [sp, #32]
  4039fc:	add	sp, sp, #0x30
  403a00:	ret
  403a04:	sub	sp, sp, #0x10
  403a08:	str	w0, [sp, #8]
  403a0c:	str	w1, [sp, #4]
  403a10:	ldr	w8, [sp, #8]
  403a14:	ldr	w9, [sp, #4]
  403a18:	cmp	w8, w9
  403a1c:	b.ge	403a2c <feof@plt+0x1b7c>  // b.tcont
  403a20:	ldr	w8, [sp, #8]
  403a24:	str	w8, [sp, #12]
  403a28:	b	403a34 <feof@plt+0x1b84>
  403a2c:	ldr	w8, [sp, #4]
  403a30:	str	w8, [sp, #12]
  403a34:	ldr	w0, [sp, #12]
  403a38:	add	sp, sp, #0x10
  403a3c:	ret
  403a40:	sub	sp, sp, #0x10
  403a44:	str	w0, [sp, #8]
  403a48:	str	w1, [sp, #4]
  403a4c:	ldr	w8, [sp, #8]
  403a50:	ldr	w9, [sp, #4]
  403a54:	cmp	w8, w9
  403a58:	b.le	403a68 <feof@plt+0x1bb8>
  403a5c:	ldr	w8, [sp, #8]
  403a60:	str	w8, [sp, #12]
  403a64:	b	403a70 <feof@plt+0x1bc0>
  403a68:	ldr	w8, [sp, #4]
  403a6c:	str	w8, [sp, #12]
  403a70:	ldr	w0, [sp, #12]
  403a74:	add	sp, sp, #0x10
  403a78:	ret
  403a7c:	sub	sp, sp, #0x90
  403a80:	stp	x29, x30, [sp, #128]
  403a84:	add	x29, sp, #0x80
  403a88:	mov	w8, #0xffffffff            	// #-1
  403a8c:	adrp	x9, 427000 <_Znam@GLIBCXX_3.4>
  403a90:	add	x9, x9, #0x284
  403a94:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  403a98:	add	x10, x10, #0x288
  403a9c:	stur	x0, [x29, #-8]
  403aa0:	stur	x1, [x29, #-16]
  403aa4:	ldur	x0, [x29, #-8]
  403aa8:	ldur	x11, [x29, #-16]
  403aac:	ldr	w12, [x11, #8]
  403ab0:	cmp	w12, w8
  403ab4:	stur	x9, [x29, #-48]
  403ab8:	stur	x10, [x29, #-56]
  403abc:	str	x0, [sp, #64]
  403ac0:	b.eq	403cf4 <feof@plt+0x1e44>  // b.none
  403ac4:	ldur	x8, [x29, #-16]
  403ac8:	ldr	w0, [x8, #8]
  403acc:	ldur	x8, [x29, #-16]
  403ad0:	ldr	w1, [x8, #16]
  403ad4:	bl	403a04 <feof@plt+0x1b54>
  403ad8:	ldur	x8, [x29, #-48]
  403adc:	ldr	w9, [x8]
  403ae0:	mul	w9, w0, w9
  403ae4:	ldur	x10, [x29, #-56]
  403ae8:	ldr	w11, [x10]
  403aec:	sdiv	w9, w9, w11
  403af0:	mov	w11, wzr
  403af4:	subs	w0, w9, #0x0
  403af8:	mov	w1, w11
  403afc:	str	w11, [sp, #60]
  403b00:	bl	403a40 <feof@plt+0x1b90>
  403b04:	stur	w0, [x29, #-28]
  403b08:	ldur	x8, [x29, #-48]
  403b0c:	ldr	w9, [x8]
  403b10:	adrp	x10, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403b14:	add	x10, x10, #0xff8
  403b18:	ldr	w11, [x10]
  403b1c:	mul	w9, w9, w11
  403b20:	mov	w11, #0x48                  	// #72
  403b24:	sdiv	w9, w9, w11
  403b28:	ldur	x12, [x29, #-16]
  403b2c:	ldr	w0, [x12, #12]
  403b30:	ldur	x12, [x29, #-16]
  403b34:	ldr	w1, [x12, #20]
  403b38:	str	x10, [sp, #48]
  403b3c:	str	w11, [sp, #44]
  403b40:	str	w9, [sp, #40]
  403b44:	bl	403a04 <feof@plt+0x1b54>
  403b48:	ldur	x8, [x29, #-48]
  403b4c:	ldr	w9, [x8]
  403b50:	mul	w9, w0, w9
  403b54:	ldur	x10, [x29, #-56]
  403b58:	ldr	w11, [x10]
  403b5c:	sdiv	w9, w9, w11
  403b60:	ldr	w11, [sp, #40]
  403b64:	add	w9, w11, w9
  403b68:	subs	w0, w9, #0x0
  403b6c:	ldr	w1, [sp, #60]
  403b70:	bl	403a40 <feof@plt+0x1b90>
  403b74:	stur	w0, [x29, #-32]
  403b78:	ldur	x8, [x29, #-16]
  403b7c:	ldr	w0, [x8, #8]
  403b80:	ldur	x8, [x29, #-16]
  403b84:	ldr	w1, [x8, #16]
  403b88:	bl	403a40 <feof@plt+0x1b90>
  403b8c:	ldur	x8, [x29, #-48]
  403b90:	ldr	w9, [x8]
  403b94:	mul	w9, w0, w9
  403b98:	ldur	x10, [x29, #-56]
  403b9c:	ldr	w11, [x10]
  403ba0:	sdiv	w9, w9, w11
  403ba4:	add	w9, w9, #0x0
  403ba8:	stur	w9, [x29, #-36]
  403bac:	ldr	w9, [x8]
  403bb0:	ldr	x12, [sp, #48]
  403bb4:	ldr	w11, [x12]
  403bb8:	mul	w9, w9, w11
  403bbc:	ldr	w11, [sp, #44]
  403bc0:	sdiv	w9, w9, w11
  403bc4:	ldur	x13, [x29, #-16]
  403bc8:	ldr	w0, [x13, #12]
  403bcc:	ldur	x13, [x29, #-16]
  403bd0:	ldr	w1, [x13, #20]
  403bd4:	str	w9, [sp, #36]
  403bd8:	bl	403a40 <feof@plt+0x1b90>
  403bdc:	ldur	x8, [x29, #-48]
  403be0:	ldr	w9, [x8]
  403be4:	mul	w9, w0, w9
  403be8:	ldur	x10, [x29, #-56]
  403bec:	ldr	w11, [x10]
  403bf0:	sdiv	w9, w9, w11
  403bf4:	ldr	w11, [sp, #36]
  403bf8:	add	w9, w11, w9
  403bfc:	add	w9, w9, #0x1
  403c00:	add	w9, w9, #0x0
  403c04:	stur	w9, [x29, #-40]
  403c08:	ldur	x12, [x29, #-16]
  403c0c:	ldr	w1, [x12, #40]
  403c10:	ldr	x0, [sp, #64]
  403c14:	bl	40379c <feof@plt+0x18ec>
  403c18:	cbnz	w0, 403cc0 <feof@plt+0x1e10>
  403c1c:	ldur	w2, [x29, #-28]
  403c20:	ldur	w3, [x29, #-32]
  403c24:	ldur	w8, [x29, #-36]
  403c28:	ldur	w9, [x29, #-28]
  403c2c:	subs	w8, w8, w9
  403c30:	add	w4, w8, #0x1
  403c34:	ldur	w8, [x29, #-40]
  403c38:	ldur	w9, [x29, #-32]
  403c3c:	subs	w8, w8, w9
  403c40:	add	w5, w8, #0x1
  403c44:	adrp	x10, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403c48:	add	x10, x10, #0xfc8
  403c4c:	ldr	x6, [x10]
  403c50:	ldur	x10, [x29, #-16]
  403c54:	ldr	x10, [x10, #24]
  403c58:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403c5c:	add	x0, x0, #0x713
  403c60:	adrp	x11, 412000 <_ZdlPvm@@Base+0x2c9c>
  403c64:	add	x11, x11, #0xb9e
  403c68:	mov	x1, x11
  403c6c:	mov	x7, x11
  403c70:	mov	x11, sp
  403c74:	adrp	x12, 412000 <_ZdlPvm@@Base+0x2c9c>
  403c78:	add	x12, x12, #0x754
  403c7c:	str	x12, [x11]
  403c80:	mov	x11, sp
  403c84:	str	x10, [x11, #8]
  403c88:	bl	402a88 <feof@plt+0xbd8>
  403c8c:	stur	x0, [x29, #-24]
  403c90:	ldur	x10, [x29, #-24]
  403c94:	cbnz	x10, 403ca4 <feof@plt+0x1df4>
  403c98:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403c9c:	add	x0, x0, #0x672
  403ca0:	bl	4026cc <feof@plt+0x81c>
  403ca4:	ldur	x0, [x29, #-24]
  403ca8:	mov	w8, wzr
  403cac:	mov	w1, w8
  403cb0:	bl	40291c <feof@plt+0xa6c>
  403cb4:	ldur	x0, [x29, #-24]
  403cb8:	bl	401b20 <free@plt>
  403cbc:	b	403cf4 <feof@plt+0x1e44>
  403cc0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  403cc4:	add	x8, x8, #0xf90
  403cc8:	ldr	x0, [x8]
  403ccc:	ldur	x9, [x29, #-16]
  403cd0:	ldr	w2, [x9, #40]
  403cd4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  403cd8:	add	x1, x1, #0x781
  403cdc:	str	x8, [sp, #24]
  403ce0:	bl	401a90 <fprintf@plt>
  403ce4:	ldr	x8, [sp, #24]
  403ce8:	ldr	x9, [x8]
  403cec:	mov	x0, x9
  403cf0:	bl	401cc0 <fflush@plt>
  403cf4:	ldp	x29, x30, [sp, #128]
  403cf8:	add	sp, sp, #0x90
  403cfc:	ret
  403d00:	sub	sp, sp, #0x80
  403d04:	stp	x29, x30, [sp, #112]
  403d08:	add	x29, sp, #0x70
  403d0c:	ldr	x8, [x29, #16]
  403d10:	mov	x9, #0x30                  	// #48
  403d14:	adrp	x10, 403000 <feof@plt+0x1150>
  403d18:	add	x10, x10, #0x650
  403d1c:	stur	x0, [x29, #-8]
  403d20:	stur	w1, [x29, #-12]
  403d24:	stur	w2, [x29, #-16]
  403d28:	stur	w3, [x29, #-20]
  403d2c:	stur	w4, [x29, #-24]
  403d30:	stur	w5, [x29, #-28]
  403d34:	stur	w6, [x29, #-32]
  403d38:	stur	w7, [x29, #-36]
  403d3c:	stur	x8, [x29, #-48]
  403d40:	ldur	x8, [x29, #-8]
  403d44:	mov	x0, x9
  403d48:	str	x10, [sp, #32]
  403d4c:	str	x8, [sp, #24]
  403d50:	bl	40f260 <_Znwm@@Base>
  403d54:	ldur	w1, [x29, #-12]
  403d58:	ldur	w2, [x29, #-16]
  403d5c:	ldur	w3, [x29, #-20]
  403d60:	ldur	w4, [x29, #-24]
  403d64:	ldur	w5, [x29, #-28]
  403d68:	ldur	w6, [x29, #-32]
  403d6c:	ldur	w7, [x29, #-36]
  403d70:	ldur	x8, [x29, #-48]
  403d74:	str	x0, [sp, #16]
  403d78:	mov	x9, sp
  403d7c:	str	x8, [x9]
  403d80:	ldr	x8, [sp, #32]
  403d84:	blr	x8
  403d88:	b	403d8c <feof@plt+0x1edc>
  403d8c:	ldr	x8, [sp, #16]
  403d90:	str	x8, [sp, #56]
  403d94:	ldr	x9, [sp, #24]
  403d98:	ldr	x10, [x9]
  403d9c:	cbnz	x10, 403dcc <feof@plt+0x1f1c>
  403da0:	ldr	x8, [sp, #56]
  403da4:	ldr	x9, [sp, #24]
  403da8:	str	x8, [x9]
  403dac:	ldr	x8, [sp, #56]
  403db0:	str	x8, [x9, #8]
  403db4:	b	403de4 <feof@plt+0x1f34>
  403db8:	str	x0, [sp, #48]
  403dbc:	str	w1, [sp, #44]
  403dc0:	ldr	x0, [sp, #16]
  403dc4:	bl	40f338 <_ZdlPv@@Base>
  403dc8:	b	403df0 <feof@plt+0x1f40>
  403dcc:	ldr	x8, [sp, #56]
  403dd0:	ldr	x9, [sp, #24]
  403dd4:	ldr	x10, [x9, #8]
  403dd8:	str	x8, [x10]
  403ddc:	ldr	x8, [sp, #56]
  403de0:	str	x8, [x9, #8]
  403de4:	ldp	x29, x30, [sp, #112]
  403de8:	add	sp, sp, #0x80
  403dec:	ret
  403df0:	ldr	x0, [sp, #48]
  403df4:	bl	401e60 <_Unwind_Resume@plt>
  403df8:	sub	sp, sp, #0x30
  403dfc:	stp	x29, x30, [sp, #32]
  403e00:	add	x29, sp, #0x20
  403e04:	stur	x0, [x29, #-8]
  403e08:	ldur	x8, [x29, #-8]
  403e0c:	ldr	x9, [x8]
  403e10:	str	x9, [sp, #16]
  403e14:	str	x8, [sp, #8]
  403e18:	ldr	x8, [sp, #16]
  403e1c:	cbz	x8, 403e3c <feof@plt+0x1f8c>
  403e20:	ldr	x1, [sp, #16]
  403e24:	ldr	x0, [sp, #8]
  403e28:	bl	403a7c <feof@plt+0x1bcc>
  403e2c:	ldr	x8, [sp, #16]
  403e30:	ldr	x8, [x8]
  403e34:	str	x8, [sp, #16]
  403e38:	b	403e18 <feof@plt+0x1f68>
  403e3c:	ldp	x29, x30, [sp, #32]
  403e40:	add	sp, sp, #0x30
  403e44:	ret
  403e48:	sub	sp, sp, #0x40
  403e4c:	stp	x29, x30, [sp, #48]
  403e50:	add	x29, sp, #0x30
  403e54:	stur	w0, [x29, #-4]
  403e58:	stur	x1, [x29, #-16]
  403e5c:	str	x2, [sp, #24]
  403e60:	ldur	w8, [x29, #-4]
  403e64:	add	w8, w8, #0x2
  403e68:	mov	w9, #0x8                   	// #8
  403e6c:	smull	x0, w8, w9
  403e70:	bl	401dd0 <malloc@plt>
  403e74:	str	x0, [sp, #16]
  403e78:	str	wzr, [sp, #12]
  403e7c:	ldr	x10, [sp, #16]
  403e80:	cbnz	x10, 403e90 <feof@plt+0x1fe0>
  403e84:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403e88:	add	x0, x0, #0x7a6
  403e8c:	bl	4026cc <feof@plt+0x81c>
  403e90:	ldur	w8, [x29, #-4]
  403e94:	cmp	w8, #0x0
  403e98:	cset	w8, le
  403e9c:	tbnz	w8, #0, 403ed8 <feof@plt+0x2028>
  403ea0:	ldur	x8, [x29, #-16]
  403ea4:	ldrsw	x9, [sp, #12]
  403ea8:	mov	x10, #0x8                   	// #8
  403eac:	mul	x9, x10, x9
  403eb0:	add	x8, x8, x9
  403eb4:	ldr	x8, [x8]
  403eb8:	ldr	x9, [sp, #16]
  403ebc:	ldrsw	x11, [sp, #12]
  403ec0:	mul	x10, x10, x11
  403ec4:	add	x9, x9, x10
  403ec8:	str	x8, [x9]
  403ecc:	ldr	w12, [sp, #12]
  403ed0:	add	w12, w12, #0x1
  403ed4:	str	w12, [sp, #12]
  403ed8:	ldr	x8, [sp, #24]
  403edc:	ldr	x9, [sp, #16]
  403ee0:	ldrsw	x10, [sp, #12]
  403ee4:	mov	x11, #0x8                   	// #8
  403ee8:	mul	x10, x11, x10
  403eec:	add	x9, x9, x10
  403ef0:	str	x8, [x9]
  403ef4:	ldr	w8, [sp, #12]
  403ef8:	ldur	w9, [x29, #-4]
  403efc:	cmp	w8, w9
  403f00:	b.ge	403f4c <feof@plt+0x209c>  // b.tcont
  403f04:	ldur	x8, [x29, #-16]
  403f08:	ldrsw	x9, [sp, #12]
  403f0c:	mov	x10, #0x8                   	// #8
  403f10:	mul	x9, x10, x9
  403f14:	add	x8, x8, x9
  403f18:	ldr	x8, [x8]
  403f1c:	ldr	x9, [sp, #16]
  403f20:	ldr	w11, [sp, #12]
  403f24:	add	w11, w11, #0x1
  403f28:	mov	w0, w11
  403f2c:	sxtw	x12, w0
  403f30:	mul	x10, x10, x12
  403f34:	add	x9, x9, x10
  403f38:	str	x8, [x9]
  403f3c:	ldr	w11, [sp, #12]
  403f40:	add	w11, w11, #0x1
  403f44:	str	w11, [sp, #12]
  403f48:	b	403ef4 <feof@plt+0x2044>
  403f4c:	ldur	w8, [x29, #-4]
  403f50:	add	w8, w8, #0x1
  403f54:	stur	w8, [x29, #-4]
  403f58:	ldr	x9, [sp, #16]
  403f5c:	ldursw	x10, [x29, #-4]
  403f60:	mov	x11, #0x8                   	// #8
  403f64:	mul	x10, x11, x10
  403f68:	add	x9, x9, x10
  403f6c:	mov	x10, xzr
  403f70:	str	x10, [x9]
  403f74:	ldr	x0, [sp, #16]
  403f78:	ldp	x29, x30, [sp, #48]
  403f7c:	add	sp, sp, #0x40
  403f80:	ret
  403f84:	sub	sp, sp, #0x40
  403f88:	stp	x29, x30, [sp, #48]
  403f8c:	add	x29, sp, #0x30
  403f90:	stur	w0, [x29, #-4]
  403f94:	stur	x1, [x29, #-16]
  403f98:	str	x2, [sp, #24]
  403f9c:	ldur	w8, [x29, #-4]
  403fa0:	add	w8, w8, #0x2
  403fa4:	mov	w9, #0x8                   	// #8
  403fa8:	smull	x0, w8, w9
  403fac:	bl	401dd0 <malloc@plt>
  403fb0:	str	x0, [sp, #16]
  403fb4:	str	wzr, [sp, #12]
  403fb8:	ldr	x10, [sp, #16]
  403fbc:	cbnz	x10, 403fcc <feof@plt+0x211c>
  403fc0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  403fc4:	add	x0, x0, #0x7a6
  403fc8:	bl	4026cc <feof@plt+0x81c>
  403fcc:	ldr	w8, [sp, #12]
  403fd0:	ldur	w9, [x29, #-4]
  403fd4:	cmp	w8, w9
  403fd8:	b.ge	404018 <feof@plt+0x2168>  // b.tcont
  403fdc:	ldur	x8, [x29, #-16]
  403fe0:	ldrsw	x9, [sp, #12]
  403fe4:	mov	x10, #0x8                   	// #8
  403fe8:	mul	x9, x10, x9
  403fec:	add	x8, x8, x9
  403ff0:	ldr	x8, [x8]
  403ff4:	ldr	x9, [sp, #16]
  403ff8:	ldrsw	x11, [sp, #12]
  403ffc:	mul	x10, x10, x11
  404000:	add	x9, x9, x10
  404004:	str	x8, [x9]
  404008:	ldr	w12, [sp, #12]
  40400c:	add	w12, w12, #0x1
  404010:	str	w12, [sp, #12]
  404014:	b	403fcc <feof@plt+0x211c>
  404018:	ldr	x0, [sp, #24]
  40401c:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  404020:	ldr	x8, [sp, #16]
  404024:	ldursw	x9, [x29, #-4]
  404028:	mov	x10, #0x8                   	// #8
  40402c:	mul	x9, x10, x9
  404030:	add	x8, x8, x9
  404034:	str	x0, [x8]
  404038:	ldur	w11, [x29, #-4]
  40403c:	add	w11, w11, #0x1
  404040:	stur	w11, [x29, #-4]
  404044:	ldr	x8, [sp, #16]
  404048:	ldursw	x9, [x29, #-4]
  40404c:	mul	x9, x10, x9
  404050:	add	x8, x8, x9
  404054:	mov	x9, xzr
  404058:	str	x9, [x8]
  40405c:	ldr	x0, [sp, #16]
  404060:	ldp	x29, x30, [sp, #48]
  404064:	add	sp, sp, #0x40
  404068:	ret
  40406c:	sub	sp, sp, #0x30
  404070:	stp	x29, x30, [sp, #32]
  404074:	add	x29, sp, #0x20
  404078:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40407c:	add	x8, x8, #0xf90
  404080:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  404084:	add	x9, x9, #0x7ad
  404088:	stur	w0, [x29, #-4]
  40408c:	str	x1, [sp, #16]
  404090:	ldr	x0, [x8]
  404094:	ldur	w2, [x29, #-4]
  404098:	mov	x1, x9
  40409c:	str	x8, [sp]
  4040a0:	bl	401a90 <fprintf@plt>
  4040a4:	str	wzr, [sp, #12]
  4040a8:	ldr	w8, [sp, #12]
  4040ac:	ldur	w9, [x29, #-4]
  4040b0:	cmp	w8, w9
  4040b4:	b.ge	4040f4 <feof@plt+0x2244>  // b.tcont
  4040b8:	ldr	x8, [sp]
  4040bc:	ldr	x0, [x8]
  4040c0:	ldr	x9, [sp, #16]
  4040c4:	ldrsw	x10, [sp, #12]
  4040c8:	mov	x11, #0x8                   	// #8
  4040cc:	mul	x10, x11, x10
  4040d0:	add	x9, x9, x10
  4040d4:	ldr	x2, [x9]
  4040d8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4040dc:	add	x1, x1, #0x7bd
  4040e0:	bl	401a90 <fprintf@plt>
  4040e4:	ldr	w8, [sp, #12]
  4040e8:	add	w8, w8, #0x1
  4040ec:	str	w8, [sp, #12]
  4040f0:	b	4040a8 <feof@plt+0x21f8>
  4040f4:	ldr	x8, [sp]
  4040f8:	ldr	x0, [x8]
  4040fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404100:	add	x1, x1, #0xb9d
  404104:	bl	401a90 <fprintf@plt>
  404108:	ldp	x29, x30, [sp, #32]
  40410c:	add	sp, sp, #0x30
  404110:	ret
  404114:	sub	sp, sp, #0x10
  404118:	str	w0, [sp, #12]
  40411c:	str	x1, [sp]
  404120:	add	sp, sp, #0x10
  404124:	ret
  404128:	sub	sp, sp, #0xb0
  40412c:	stp	x29, x30, [sp, #160]
  404130:	add	x29, sp, #0xa0
  404134:	sub	x8, x29, #0x20
  404138:	stur	x0, [x29, #-8]
  40413c:	stur	w1, [x29, #-12]
  404140:	stur	w2, [x29, #-16]
  404144:	stur	x3, [x29, #-24]
  404148:	ldur	x0, [x29, #-8]
  40414c:	ldur	w9, [x29, #-16]
  404150:	ldur	x1, [x29, #-24]
  404154:	str	x0, [sp, #64]
  404158:	mov	w0, w9
  40415c:	str	x8, [sp, #56]
  404160:	bl	404114 <feof@plt+0x2264>
  404164:	ldr	x0, [sp, #56]
  404168:	bl	401a40 <pipe@plt>
  40416c:	cmp	w0, #0x0
  404170:	cset	w9, ge  // ge = tcont
  404174:	tbnz	w9, #0, 404184 <feof@plt+0x22d4>
  404178:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40417c:	add	x0, x0, #0x7c1
  404180:	bl	4026cc <feof@plt+0x81c>
  404184:	bl	401d40 <fork@plt>
  404188:	stur	w0, [x29, #-36]
  40418c:	cmp	w0, #0x0
  404190:	cset	w8, ge  // ge = tcont
  404194:	tbnz	w8, #0, 4041a8 <feof@plt+0x22f8>
  404198:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40419c:	add	x0, x0, #0x7c6
  4041a0:	bl	4026cc <feof@plt+0x81c>
  4041a4:	b	404358 <feof@plt+0x24a8>
  4041a8:	ldur	w8, [x29, #-36]
  4041ac:	cbnz	w8, 4042dc <feof@plt+0x242c>
  4041b0:	ldur	w1, [x29, #-32]
  4041b4:	mov	w8, wzr
  4041b8:	mov	w0, w8
  4041bc:	bl	40436c <feof@plt+0x24bc>
  4041c0:	ldur	w0, [x29, #-28]
  4041c4:	bl	401d80 <close@plt>
  4041c8:	cmp	w0, #0x0
  4041cc:	cset	w8, ge  // ge = tcont
  4041d0:	tbnz	w8, #0, 4041e0 <feof@plt+0x2330>
  4041d4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4041d8:	add	x0, x0, #0x7cb
  4041dc:	bl	4026cc <feof@plt+0x81c>
  4041e0:	ldur	w8, [x29, #-12]
  4041e4:	cmp	w8, #0x1
  4041e8:	b.ne	404244 <feof@plt+0x2394>  // b.any
  4041ec:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4041f0:	add	x8, x8, #0xfe0
  4041f4:	ldr	x0, [x8]
  4041f8:	mov	w9, #0x180                 	// #384
  4041fc:	mov	w1, w9
  404200:	str	w9, [sp, #52]
  404204:	bl	401bd0 <creat@plt>
  404208:	mov	w9, #0x1                   	// #1
  40420c:	str	w0, [sp, #48]
  404210:	mov	w0, w9
  404214:	ldr	w1, [sp, #48]
  404218:	bl	40436c <feof@plt+0x24bc>
  40421c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404220:	add	x8, x8, #0x18
  404224:	ldr	x0, [x8]
  404228:	ldr	w1, [sp, #52]
  40422c:	bl	401bd0 <creat@plt>
  404230:	mov	w9, #0x2                   	// #2
  404234:	str	w0, [sp, #44]
  404238:	mov	w0, w9
  40423c:	ldr	w1, [sp, #44]
  404240:	bl	40436c <feof@plt+0x24bc>
  404244:	ldur	x8, [x29, #-24]
  404248:	ldr	x0, [x8]
  40424c:	ldur	x1, [x29, #-24]
  404250:	bl	401a20 <execvp@plt>
  404254:	ldur	x8, [x29, #-24]
  404258:	ldr	x1, [x8]
  40425c:	sub	x8, x29, #0x38
  404260:	mov	x0, x8
  404264:	str	x8, [sp, #32]
  404268:	bl	4065f0 <feof@plt+0x4740>
  40426c:	bl	401d00 <__errno_location@plt>
  404270:	ldr	w0, [x0]
  404274:	bl	401b80 <strerror@plt>
  404278:	sub	x8, x29, #0x48
  40427c:	str	x0, [sp, #24]
  404280:	mov	x0, x8
  404284:	ldr	x1, [sp, #24]
  404288:	str	x8, [sp, #16]
  40428c:	bl	4065f0 <feof@plt+0x4740>
  404290:	add	x8, sp, #0x48
  404294:	mov	x0, x8
  404298:	mov	x9, xzr
  40429c:	mov	x1, x9
  4042a0:	str	x8, [sp, #8]
  4042a4:	bl	4065f0 <feof@plt+0x4740>
  4042a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4042ac:	add	x0, x0, #0x7d1
  4042b0:	ldr	x1, [sp, #32]
  4042b4:	ldr	x2, [sp, #16]
  4042b8:	ldr	x3, [sp, #8]
  4042bc:	bl	406a00 <feof@plt+0x4b50>
  4042c0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4042c4:	add	x8, x8, #0xf90
  4042c8:	ldr	x0, [x8]
  4042cc:	bl	401cc0 <fflush@plt>
  4042d0:	mov	w10, #0x1                   	// #1
  4042d4:	mov	w0, w10
  4042d8:	bl	401e50 <exit@plt>
  4042dc:	ldur	w0, [x29, #-32]
  4042e0:	bl	401d80 <close@plt>
  4042e4:	cmp	w0, #0x0
  4042e8:	cset	w8, ge  // ge = tcont
  4042ec:	tbnz	w8, #0, 4042fc <feof@plt+0x244c>
  4042f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4042f4:	add	x0, x0, #0x7cb
  4042f8:	bl	4026cc <feof@plt+0x81c>
  4042fc:	ldur	w1, [x29, #-28]
  404300:	mov	w8, #0x1                   	// #1
  404304:	mov	w0, w8
  404308:	str	w8, [sp, #4]
  40430c:	bl	404428 <feof@plt+0x2578>
  404310:	stur	w0, [x29, #-28]
  404314:	ldur	w8, [x29, #-12]
  404318:	cmp	w8, #0x0
  40431c:	cset	w8, eq  // eq = none
  404320:	and	w1, w8, #0x1
  404324:	ldr	x0, [sp, #64]
  404328:	bl	4035fc <feof@plt+0x174c>
  40432c:	ldur	w1, [x29, #-28]
  404330:	ldr	w0, [sp, #4]
  404334:	bl	40436c <feof@plt+0x24bc>
  404338:	sub	x0, x29, #0x28
  40433c:	bl	401b50 <wait@plt>
  404340:	ldur	w8, [x29, #-36]
  404344:	cmp	w0, w8
  404348:	b.eq	404358 <feof@plt+0x24a8>  // b.none
  40434c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404350:	add	x0, x0, #0x7e6
  404354:	bl	4026cc <feof@plt+0x81c>
  404358:	mov	w8, wzr
  40435c:	mov	w0, w8
  404360:	ldp	x29, x30, [sp, #160]
  404364:	add	sp, sp, #0xb0
  404368:	ret
  40436c:	sub	sp, sp, #0x20
  404370:	stp	x29, x30, [sp, #16]
  404374:	add	x29, sp, #0x10
  404378:	stur	w0, [x29, #-4]
  40437c:	str	w1, [sp, #8]
  404380:	ldur	w8, [x29, #-4]
  404384:	ldr	w9, [sp, #8]
  404388:	cmp	w8, w9
  40438c:	b.eq	40441c <feof@plt+0x256c>  // b.none
  404390:	ldr	w0, [sp, #8]
  404394:	ldur	w1, [x29, #-4]
  404398:	bl	401a50 <dup2@plt>
  40439c:	cmp	w0, #0x0
  4043a0:	cset	w8, ge  // ge = tcont
  4043a4:	tbnz	w8, #0, 4043fc <feof@plt+0x254c>
  4043a8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043ac:	add	x8, x8, #0xf90
  4043b0:	ldr	x0, [x8]
  4043b4:	ldur	w2, [x29, #-4]
  4043b8:	ldr	w3, [sp, #8]
  4043bc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4043c0:	add	x1, x1, #0x8c7
  4043c4:	bl	401a90 <fprintf@plt>
  4043c8:	ldr	w9, [sp, #8]
  4043cc:	cmp	w9, #0x1
  4043d0:	b.ne	4043f0 <feof@plt+0x2540>  // b.any
  4043d4:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4043d8:	add	x8, x8, #0xf90
  4043dc:	ldr	x0, [x8]
  4043e0:	ldur	w2, [x29, #-4]
  4043e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4043e8:	add	x1, x1, #0x8e8
  4043ec:	bl	401a90 <fprintf@plt>
  4043f0:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4043f4:	add	x0, x0, #0x917
  4043f8:	bl	4026cc <feof@plt+0x81c>
  4043fc:	ldr	w0, [sp, #8]
  404400:	bl	401d80 <close@plt>
  404404:	cmp	w0, #0x0
  404408:	cset	w8, ge  // ge = tcont
  40440c:	tbnz	w8, #0, 40441c <feof@plt+0x256c>
  404410:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404414:	add	x0, x0, #0x7cb
  404418:	bl	4026cc <feof@plt+0x81c>
  40441c:	ldp	x29, x30, [sp, #16]
  404420:	add	sp, sp, #0x20
  404424:	ret
  404428:	sub	sp, sp, #0x20
  40442c:	stp	x29, x30, [sp, #16]
  404430:	add	x29, sp, #0x10
  404434:	str	w0, [sp, #8]
  404438:	str	w1, [sp, #4]
  40443c:	ldr	w8, [sp, #8]
  404440:	ldr	w9, [sp, #4]
  404444:	cmp	w8, w9
  404448:	b.ne	404458 <feof@plt+0x25a8>  // b.any
  40444c:	ldr	w8, [sp, #8]
  404450:	stur	w8, [x29, #-4]
  404454:	b	4044b4 <feof@plt+0x2604>
  404458:	ldr	w0, [sp, #8]
  40445c:	bl	401d10 <dup@plt>
  404460:	str	w0, [sp]
  404464:	ldr	w8, [sp]
  404468:	cmp	w8, #0x0
  40446c:	cset	w8, ge  // ge = tcont
  404470:	tbnz	w8, #0, 4044a0 <feof@plt+0x25f0>
  404474:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404478:	add	x8, x8, #0xf90
  40447c:	ldr	x0, [x8]
  404480:	ldr	w2, [sp, #8]
  404484:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404488:	add	x1, x1, #0x91c
  40448c:	bl	401a90 <fprintf@plt>
  404490:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  404494:	add	x8, x8, #0x943
  404498:	mov	x0, x8
  40449c:	bl	4026cc <feof@plt+0x81c>
  4044a0:	ldr	w0, [sp, #8]
  4044a4:	ldr	w1, [sp, #4]
  4044a8:	bl	40436c <feof@plt+0x24bc>
  4044ac:	ldr	w8, [sp]
  4044b0:	stur	w8, [x29, #-4]
  4044b4:	ldur	w0, [x29, #-4]
  4044b8:	ldp	x29, x30, [sp, #16]
  4044bc:	add	sp, sp, #0x20
  4044c0:	ret
  4044c4:	sub	sp, sp, #0xa0
  4044c8:	stp	x29, x30, [sp, #144]
  4044cc:	add	x29, sp, #0x90
  4044d0:	mov	w8, wzr
  4044d4:	sub	x9, x29, #0x28
  4044d8:	stur	x0, [x29, #-8]
  4044dc:	stur	w1, [x29, #-12]
  4044e0:	stur	x2, [x29, #-24]
  4044e4:	ldur	x0, [x29, #-8]
  4044e8:	stur	x0, [x29, #-64]
  4044ec:	mov	x0, x9
  4044f0:	stur	w8, [x29, #-68]
  4044f4:	bl	41021c <_ZdlPvm@@Base+0xeb8>
  4044f8:	ldur	w0, [x29, #-12]
  4044fc:	ldur	x1, [x29, #-24]
  404500:	ldur	w2, [x29, #-68]
  404504:	bl	4046d4 <feof@plt+0x2824>
  404508:	b	40450c <feof@plt+0x265c>
  40450c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404510:	add	x8, x8, #0x20
  404514:	ldrsw	x9, [x8]
  404518:	ldur	x10, [x29, #-24]
  40451c:	mov	x11, #0x8                   	// #8
  404520:	mul	x9, x11, x9
  404524:	add	x9, x10, x9
  404528:	stur	x9, [x29, #-24]
  40452c:	ldr	w12, [x8]
  404530:	ldur	w13, [x29, #-12]
  404534:	subs	w12, w13, w12
  404538:	stur	w12, [x29, #-12]
  40453c:	ldur	w0, [x29, #-12]
  404540:	ldur	x1, [x29, #-24]
  404544:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404548:	add	x2, x2, #0x7eb
  40454c:	bl	403e48 <feof@plt+0x1f98>
  404550:	str	x0, [sp, #64]
  404554:	b	404558 <feof@plt+0x26a8>
  404558:	ldr	x8, [sp, #64]
  40455c:	stur	x8, [x29, #-24]
  404560:	ldur	w9, [x29, #-12]
  404564:	add	w9, w9, #0x1
  404568:	stur	w9, [x29, #-12]
  40456c:	sub	x0, x29, #0x28
  404570:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404574:	add	x1, x1, #0x7ee
  404578:	bl	4105fc <_ZdlPvm@@Base+0x1298>
  40457c:	b	404580 <feof@plt+0x26d0>
  404580:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404584:	add	x8, x8, #0x28
  404588:	ldr	x1, [x8]
  40458c:	sub	x0, x29, #0x28
  404590:	bl	4108c4 <_ZdlPvm@@Base+0x1560>
  404594:	b	404598 <feof@plt+0x26e8>
  404598:	sub	x0, x29, #0x28
  40459c:	mov	w8, wzr
  4045a0:	mov	w1, w8
  4045a4:	bl	405ae4 <feof@plt+0x3c34>
  4045a8:	b	4045ac <feof@plt+0x26fc>
  4045ac:	ldur	w0, [x29, #-12]
  4045b0:	ldur	x1, [x29, #-24]
  4045b4:	sub	x8, x29, #0x28
  4045b8:	str	w0, [sp, #60]
  4045bc:	mov	x0, x8
  4045c0:	str	x1, [sp, #48]
  4045c4:	bl	405b4c <feof@plt+0x3c9c>
  4045c8:	str	x0, [sp, #40]
  4045cc:	b	4045d0 <feof@plt+0x2720>
  4045d0:	ldr	w0, [sp, #60]
  4045d4:	ldr	x1, [sp, #48]
  4045d8:	ldr	x2, [sp, #40]
  4045dc:	bl	403f84 <feof@plt+0x20d4>
  4045e0:	str	x0, [sp, #32]
  4045e4:	b	4045e8 <feof@plt+0x2738>
  4045e8:	ldr	x8, [sp, #32]
  4045ec:	stur	x8, [x29, #-24]
  4045f0:	ldur	w9, [x29, #-12]
  4045f4:	add	w9, w9, #0x1
  4045f8:	stur	w9, [x29, #-12]
  4045fc:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  404600:	add	x10, x10, #0x298
  404604:	ldr	w9, [x10]
  404608:	cbnz	w9, 404694 <feof@plt+0x27e4>
  40460c:	ldur	w0, [x29, #-12]
  404610:	ldur	x1, [x29, #-24]
  404614:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404618:	add	x2, x2, #0x804
  40461c:	bl	403f84 <feof@plt+0x20d4>
  404620:	str	x0, [sp, #24]
  404624:	b	404628 <feof@plt+0x2778>
  404628:	ldr	x8, [sp, #24]
  40462c:	stur	x8, [x29, #-24]
  404630:	ldur	w9, [x29, #-12]
  404634:	add	w9, w9, #0x1
  404638:	stur	w9, [x29, #-12]
  40463c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  404640:	add	x10, x10, #0x30
  404644:	ldr	w9, [x10]
  404648:	cbz	w9, 404694 <feof@plt+0x27e4>
  40464c:	ldur	w0, [x29, #-12]
  404650:	ldur	x1, [x29, #-24]
  404654:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404658:	add	x2, x2, #0x80e
  40465c:	bl	403f84 <feof@plt+0x20d4>
  404660:	str	x0, [sp, #16]
  404664:	b	404668 <feof@plt+0x27b8>
  404668:	ldr	x8, [sp, #16]
  40466c:	stur	x8, [x29, #-24]
  404670:	ldur	w9, [x29, #-12]
  404674:	add	w9, w9, #0x1
  404678:	stur	w9, [x29, #-12]
  40467c:	b	404694 <feof@plt+0x27e4>
  404680:	stur	x0, [x29, #-48]
  404684:	stur	w1, [x29, #-52]
  404688:	sub	x0, x29, #0x28
  40468c:	bl	410474 <_ZdlPvm@@Base+0x1110>
  404690:	b	4046cc <feof@plt+0x281c>
  404694:	ldur	w2, [x29, #-12]
  404698:	ldur	x3, [x29, #-24]
  40469c:	ldur	x0, [x29, #-64]
  4046a0:	mov	w8, wzr
  4046a4:	mov	w1, w8
  4046a8:	bl	404128 <feof@plt+0x2278>
  4046ac:	str	w0, [sp, #12]
  4046b0:	b	4046b4 <feof@plt+0x2804>
  4046b4:	sub	x0, x29, #0x28
  4046b8:	bl	410474 <_ZdlPvm@@Base+0x1110>
  4046bc:	ldr	w0, [sp, #12]
  4046c0:	ldp	x29, x30, [sp, #144]
  4046c4:	add	sp, sp, #0xa0
  4046c8:	ret
  4046cc:	ldur	x0, [x29, #-48]
  4046d0:	bl	401e60 <_Unwind_Resume@plt>
  4046d4:	sub	sp, sp, #0x30
  4046d8:	stp	x29, x30, [sp, #32]
  4046dc:	add	x29, sp, #0x20
  4046e0:	stur	w0, [x29, #-4]
  4046e4:	str	x1, [sp, #16]
  4046e8:	str	w2, [sp, #12]
  4046ec:	str	wzr, [sp, #8]
  4046f0:	ldr	w8, [sp, #12]
  4046f4:	cbz	w8, 4047b4 <feof@plt+0x2904>
  4046f8:	ldr	w8, [sp, #8]
  4046fc:	ldur	w9, [x29, #-4]
  404700:	cmp	w8, w9
  404704:	b.ge	404788 <feof@plt+0x28d8>  // b.tcont
  404708:	ldr	x8, [sp, #16]
  40470c:	ldrsw	x9, [sp, #8]
  404710:	mov	x10, #0x8                   	// #8
  404714:	mul	x9, x10, x9
  404718:	add	x8, x8, x9
  40471c:	ldr	x0, [x8]
  404720:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404724:	add	x1, x1, #0x947
  404728:	bl	401d90 <strcmp@plt>
  40472c:	cbz	w0, 404758 <feof@plt+0x28a8>
  404730:	ldr	x8, [sp, #16]
  404734:	ldrsw	x9, [sp, #8]
  404738:	mov	x10, #0x8                   	// #8
  40473c:	mul	x9, x10, x9
  404740:	add	x8, x8, x9
  404744:	ldr	x0, [x8]
  404748:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40474c:	add	x1, x1, #0x94e
  404750:	bl	401d90 <strcmp@plt>
  404754:	cbnz	w0, 404778 <feof@plt+0x28c8>
  404758:	ldr	x8, [sp, #16]
  40475c:	ldrsw	x9, [sp, #8]
  404760:	mov	x10, #0x8                   	// #8
  404764:	mul	x9, x10, x9
  404768:	add	x8, x8, x9
  40476c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  404770:	add	x9, x9, #0x956
  404774:	str	x9, [x8]
  404778:	ldr	w8, [sp, #8]
  40477c:	add	w8, w8, #0x1
  404780:	str	w8, [sp, #8]
  404784:	b	4046f8 <feof@plt+0x2848>
  404788:	ldr	x8, [sp, #16]
  40478c:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  404790:	add	x9, x9, #0x20
  404794:	ldrsw	x9, [x9]
  404798:	mov	x10, #0x8                   	// #8
  40479c:	mul	x9, x10, x9
  4047a0:	add	x8, x8, x9
  4047a4:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  4047a8:	add	x9, x9, #0x95b
  4047ac:	str	x9, [x8]
  4047b0:	b	404878 <feof@plt+0x29c8>
  4047b4:	ldr	w8, [sp, #8]
  4047b8:	ldur	w9, [x29, #-4]
  4047bc:	cmp	w8, w9
  4047c0:	b.ge	404850 <feof@plt+0x29a0>  // b.tcont
  4047c4:	ldr	x8, [sp, #16]
  4047c8:	ldrsw	x9, [sp, #8]
  4047cc:	mov	x10, #0x8                   	// #8
  4047d0:	mul	x9, x10, x9
  4047d4:	add	x8, x8, x9
  4047d8:	ldr	x0, [x8]
  4047dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4047e0:	add	x1, x1, #0x956
  4047e4:	bl	401d90 <strcmp@plt>
  4047e8:	cbnz	w0, 404840 <feof@plt+0x2990>
  4047ec:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4047f0:	add	x8, x8, #0x298
  4047f4:	ldr	w9, [x8]
  4047f8:	cbnz	w9, 404820 <feof@plt+0x2970>
  4047fc:	ldr	x8, [sp, #16]
  404800:	ldrsw	x9, [sp, #8]
  404804:	mov	x10, #0x8                   	// #8
  404808:	mul	x9, x10, x9
  40480c:	add	x8, x8, x9
  404810:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  404814:	add	x9, x9, #0x94e
  404818:	str	x9, [x8]
  40481c:	b	404840 <feof@plt+0x2990>
  404820:	ldr	x8, [sp, #16]
  404824:	ldrsw	x9, [sp, #8]
  404828:	mov	x10, #0x8                   	// #8
  40482c:	mul	x9, x10, x9
  404830:	add	x8, x8, x9
  404834:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  404838:	add	x9, x9, #0x947
  40483c:	str	x9, [x8]
  404840:	ldr	w8, [sp, #8]
  404844:	add	w8, w8, #0x1
  404848:	str	w8, [sp, #8]
  40484c:	b	4047b4 <feof@plt+0x2904>
  404850:	ldr	x8, [sp, #16]
  404854:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  404858:	add	x9, x9, #0x20
  40485c:	ldrsw	x9, [x9]
  404860:	mov	x10, #0x8                   	// #8
  404864:	mul	x9, x10, x9
  404868:	add	x8, x8, x9
  40486c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  404870:	add	x9, x9, #0x95b
  404874:	str	x9, [x8]
  404878:	ldp	x29, x30, [sp, #32]
  40487c:	add	sp, sp, #0x30
  404880:	ret
  404884:	sub	sp, sp, #0xa0
  404888:	stp	x29, x30, [sp, #144]
  40488c:	add	x29, sp, #0x90
  404890:	mov	w8, #0x1                   	// #1
  404894:	sub	x9, x29, #0x28
  404898:	stur	x0, [x29, #-8]
  40489c:	stur	w1, [x29, #-12]
  4048a0:	stur	x2, [x29, #-24]
  4048a4:	ldur	x0, [x29, #-8]
  4048a8:	stur	x0, [x29, #-64]
  4048ac:	mov	x0, x9
  4048b0:	stur	w8, [x29, #-68]
  4048b4:	bl	41021c <_ZdlPvm@@Base+0xeb8>
  4048b8:	ldur	w0, [x29, #-12]
  4048bc:	ldur	x1, [x29, #-24]
  4048c0:	ldur	w2, [x29, #-68]
  4048c4:	bl	4046d4 <feof@plt+0x2824>
  4048c8:	b	4048cc <feof@plt+0x2a1c>
  4048cc:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4048d0:	add	x8, x8, #0x20
  4048d4:	ldrsw	x9, [x8]
  4048d8:	ldur	x10, [x29, #-24]
  4048dc:	mov	x11, #0x8                   	// #8
  4048e0:	mul	x9, x11, x9
  4048e4:	add	x9, x10, x9
  4048e8:	stur	x9, [x29, #-24]
  4048ec:	ldr	w12, [x8]
  4048f0:	ldur	w13, [x29, #-12]
  4048f4:	subs	w12, w13, w12
  4048f8:	stur	w12, [x29, #-12]
  4048fc:	ldur	w0, [x29, #-12]
  404900:	ldur	x1, [x29, #-24]
  404904:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404908:	add	x2, x2, #0x811
  40490c:	bl	403f84 <feof@plt+0x20d4>
  404910:	str	x0, [sp, #64]
  404914:	b	404918 <feof@plt+0x2a68>
  404918:	ldr	x8, [sp, #64]
  40491c:	stur	x8, [x29, #-24]
  404920:	ldur	w9, [x29, #-12]
  404924:	add	w9, w9, #0x1
  404928:	stur	w9, [x29, #-12]
  40492c:	sub	x0, x29, #0x28
  404930:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404934:	add	x1, x1, #0x7ee
  404938:	bl	4105fc <_ZdlPvm@@Base+0x1298>
  40493c:	b	404940 <feof@plt+0x2a90>
  404940:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404944:	add	x8, x8, #0x28
  404948:	ldr	x1, [x8]
  40494c:	sub	x0, x29, #0x28
  404950:	bl	4108c4 <_ZdlPvm@@Base+0x1560>
  404954:	b	404958 <feof@plt+0x2aa8>
  404958:	sub	x0, x29, #0x28
  40495c:	mov	w8, wzr
  404960:	mov	w1, w8
  404964:	bl	405ae4 <feof@plt+0x3c34>
  404968:	b	40496c <feof@plt+0x2abc>
  40496c:	ldur	w0, [x29, #-12]
  404970:	ldur	x1, [x29, #-24]
  404974:	sub	x8, x29, #0x28
  404978:	str	w0, [sp, #60]
  40497c:	mov	x0, x8
  404980:	str	x1, [sp, #48]
  404984:	bl	405b4c <feof@plt+0x3c9c>
  404988:	str	x0, [sp, #40]
  40498c:	b	404990 <feof@plt+0x2ae0>
  404990:	ldr	w0, [sp, #60]
  404994:	ldr	x1, [sp, #48]
  404998:	ldr	x2, [sp, #40]
  40499c:	bl	403f84 <feof@plt+0x20d4>
  4049a0:	str	x0, [sp, #32]
  4049a4:	b	4049a8 <feof@plt+0x2af8>
  4049a8:	ldr	x8, [sp, #32]
  4049ac:	stur	x8, [x29, #-24]
  4049b0:	ldur	w9, [x29, #-12]
  4049b4:	add	w9, w9, #0x1
  4049b8:	stur	w9, [x29, #-12]
  4049bc:	ldur	w0, [x29, #-12]
  4049c0:	ldur	x1, [x29, #-24]
  4049c4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4049c8:	add	x2, x2, #0x81d
  4049cc:	bl	403f84 <feof@plt+0x20d4>
  4049d0:	str	x0, [sp, #24]
  4049d4:	b	4049d8 <feof@plt+0x2b28>
  4049d8:	ldr	x8, [sp, #24]
  4049dc:	stur	x8, [x29, #-24]
  4049e0:	ldur	w9, [x29, #-12]
  4049e4:	add	w9, w9, #0x1
  4049e8:	stur	w9, [x29, #-12]
  4049ec:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  4049f0:	add	x10, x10, #0x298
  4049f4:	ldr	w9, [x10]
  4049f8:	cbnz	w9, 404a84 <feof@plt+0x2bd4>
  4049fc:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404a00:	add	x8, x8, #0x30
  404a04:	ldr	w9, [x8]
  404a08:	cbz	w9, 404a54 <feof@plt+0x2ba4>
  404a0c:	ldur	w0, [x29, #-12]
  404a10:	ldur	x1, [x29, #-24]
  404a14:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404a18:	add	x2, x2, #0x804
  404a1c:	bl	403f84 <feof@plt+0x20d4>
  404a20:	str	x0, [sp, #16]
  404a24:	b	404a28 <feof@plt+0x2b78>
  404a28:	ldr	x8, [sp, #16]
  404a2c:	stur	x8, [x29, #-24]
  404a30:	ldur	w9, [x29, #-12]
  404a34:	add	w9, w9, #0x1
  404a38:	stur	w9, [x29, #-12]
  404a3c:	b	404a54 <feof@plt+0x2ba4>
  404a40:	stur	x0, [x29, #-48]
  404a44:	stur	w1, [x29, #-52]
  404a48:	sub	x0, x29, #0x28
  404a4c:	bl	410474 <_ZdlPvm@@Base+0x1110>
  404a50:	b	404ab8 <feof@plt+0x2c08>
  404a54:	ldur	w0, [x29, #-12]
  404a58:	ldur	x1, [x29, #-24]
  404a5c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404a60:	add	x2, x2, #0x80e
  404a64:	bl	403f84 <feof@plt+0x20d4>
  404a68:	str	x0, [sp, #8]
  404a6c:	b	404a70 <feof@plt+0x2bc0>
  404a70:	ldr	x8, [sp, #8]
  404a74:	stur	x8, [x29, #-24]
  404a78:	ldur	w9, [x29, #-12]
  404a7c:	add	w9, w9, #0x1
  404a80:	stur	w9, [x29, #-12]
  404a84:	ldur	w2, [x29, #-12]
  404a88:	ldur	x3, [x29, #-24]
  404a8c:	ldur	x0, [x29, #-64]
  404a90:	mov	w1, #0x1                   	// #1
  404a94:	bl	404128 <feof@plt+0x2278>
  404a98:	str	w0, [sp, #4]
  404a9c:	b	404aa0 <feof@plt+0x2bf0>
  404aa0:	sub	x0, x29, #0x28
  404aa4:	bl	410474 <_ZdlPvm@@Base+0x1110>
  404aa8:	ldr	w0, [sp, #4]
  404aac:	ldp	x29, x30, [sp, #144]
  404ab0:	add	sp, sp, #0xa0
  404ab4:	ret
  404ab8:	ldur	x0, [x29, #-48]
  404abc:	bl	401e60 <_Unwind_Resume@plt>
  404ac0:	sub	sp, sp, #0x40
  404ac4:	stp	x29, x30, [sp, #48]
  404ac8:	add	x29, sp, #0x30
  404acc:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  404ad0:	add	x8, x8, #0x588
  404ad4:	mov	w9, #0x1                   	// #1
  404ad8:	adrp	x10, 412000 <_ZdlPvm@@Base+0x2c9c>
  404adc:	add	x10, x10, #0x949
  404ae0:	adrp	x11, 427000 <_Znam@GLIBCXX_3.4>
  404ae4:	add	x11, x11, #0x2a8
  404ae8:	adrp	x12, 429000 <stderr@@GLIBC_2.17+0x70>
  404aec:	add	x12, x12, #0x60
  404af0:	adrp	x13, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404af4:	add	x13, x13, #0xfe8
  404af8:	stur	wzr, [x29, #-4]
  404afc:	stur	w0, [x29, #-8]
  404b00:	stur	x1, [x29, #-16]
  404b04:	ldur	x14, [x29, #-16]
  404b08:	ldr	x14, [x14]
  404b0c:	str	x14, [x8]
  404b10:	str	wzr, [sp, #24]
  404b14:	str	w9, [sp, #20]
  404b18:	str	x10, [x11]
  404b1c:	str	x12, [sp, #8]
  404b20:	str	x13, [sp]
  404b24:	bl	40a474 <feof@plt+0x85c4>
  404b28:	cbnz	w0, 404b44 <feof@plt+0x2c94>
  404b2c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404b30:	add	x0, x0, #0x828
  404b34:	ldr	x1, [sp, #8]
  404b38:	ldr	x2, [sp, #8]
  404b3c:	ldr	x3, [sp, #8]
  404b40:	bl	406af0 <feof@plt+0x4c40>
  404b44:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404b48:	add	x8, x8, #0xd0
  404b4c:	ldr	x8, [x8]
  404b50:	ldr	x9, [sp]
  404b54:	str	x8, [x9]
  404b58:	ldr	x8, [x9]
  404b5c:	cbz	x8, 404b78 <feof@plt+0x2cc8>
  404b60:	ldr	x8, [sp]
  404b64:	ldr	x0, [x8]
  404b68:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404b6c:	add	x1, x1, #0xb9e
  404b70:	bl	401d90 <strcmp@plt>
  404b74:	cbnz	w0, 404b90 <feof@plt+0x2ce0>
  404b78:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404b7c:	add	x0, x0, #0x849
  404b80:	ldr	x1, [sp, #8]
  404b84:	ldr	x2, [sp, #8]
  404b88:	ldr	x3, [sp, #8]
  404b8c:	bl	406af0 <feof@plt+0x4c40>
  404b90:	bl	404cc0 <feof@plt+0x2e10>
  404b94:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  404b98:	add	x8, x8, #0x288
  404b9c:	str	w0, [x8]
  404ba0:	ldur	w0, [x29, #-8]
  404ba4:	ldur	x1, [x29, #-16]
  404ba8:	bl	404d98 <feof@plt+0x2ee8>
  404bac:	stur	w0, [x29, #-20]
  404bb0:	bl	4051b4 <feof@plt+0x3304>
  404bb4:	bl	405298 <feof@plt+0x33e8>
  404bb8:	bl	405340 <feof@plt+0x3490>
  404bbc:	ldur	w8, [x29, #-20]
  404bc0:	ldur	w9, [x29, #-8]
  404bc4:	cmp	w8, w9
  404bc8:	b.ge	404c38 <feof@plt+0x2d88>  // b.tcont
  404bcc:	ldur	x8, [x29, #-16]
  404bd0:	ldursw	x9, [x29, #-20]
  404bd4:	mov	x10, #0x8                   	// #8
  404bd8:	mul	x9, x10, x9
  404bdc:	add	x8, x8, x9
  404be0:	ldr	x8, [x8]
  404be4:	ldrb	w11, [x8]
  404be8:	cmp	w11, #0x2d
  404bec:	b.eq	404c28 <feof@plt+0x2d78>  // b.none
  404bf0:	ldur	x8, [x29, #-16]
  404bf4:	ldursw	x9, [x29, #-20]
  404bf8:	mov	x10, #0x8                   	// #8
  404bfc:	mul	x9, x10, x9
  404c00:	add	x8, x8, x9
  404c04:	ldr	x0, [x8]
  404c08:	bl	405574 <feof@plt+0x36c4>
  404c0c:	str	w0, [sp, #20]
  404c10:	ldr	w11, [sp, #20]
  404c14:	cbnz	w11, 404c20 <feof@plt+0x2d70>
  404c18:	stur	wzr, [x29, #-4]
  404c1c:	b	404cb0 <feof@plt+0x2e00>
  404c20:	mov	w8, #0x1                   	// #1
  404c24:	str	w8, [sp, #24]
  404c28:	ldur	w8, [x29, #-20]
  404c2c:	add	w8, w8, #0x1
  404c30:	stur	w8, [x29, #-20]
  404c34:	b	404bbc <feof@plt+0x2d0c>
  404c38:	ldr	w8, [sp, #24]
  404c3c:	cbnz	w8, 404c4c <feof@plt+0x2d9c>
  404c40:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  404c44:	add	x0, x0, #0x9a4
  404c48:	bl	405574 <feof@plt+0x36c4>
  404c4c:	bl	405690 <feof@plt+0x37e0>
  404c50:	cbz	w0, 404c60 <feof@plt+0x2db0>
  404c54:	mov	w8, #0x1                   	// #1
  404c58:	stur	w8, [x29, #-4]
  404c5c:	b	404cb0 <feof@plt+0x2e00>
  404c60:	ldur	w1, [x29, #-8]
  404c64:	ldur	x2, [x29, #-16]
  404c68:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  404c6c:	add	x0, x0, #0x38
  404c70:	bl	404884 <feof@plt+0x29d4>
  404c74:	str	w0, [sp, #20]
  404c78:	ldr	w8, [sp, #20]
  404c7c:	cbnz	w8, 404ca8 <feof@plt+0x2df8>
  404c80:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404c84:	add	x8, x8, #0x18
  404c88:	ldr	x0, [x8]
  404c8c:	bl	4057e8 <feof@plt+0x3938>
  404c90:	ldur	w1, [x29, #-8]
  404c94:	ldur	x2, [x29, #-16]
  404c98:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  404c9c:	add	x0, x0, #0x38
  404ca0:	bl	4044c4 <feof@plt+0x2614>
  404ca4:	str	w0, [sp, #20]
  404ca8:	ldr	w8, [sp, #20]
  404cac:	stur	w8, [x29, #-4]
  404cb0:	ldur	w0, [x29, #-4]
  404cb4:	ldp	x29, x30, [sp, #48]
  404cb8:	add	sp, sp, #0x40
  404cbc:	ret
  404cc0:	sub	sp, sp, #0x40
  404cc4:	stp	x29, x30, [sp, #48]
  404cc8:	add	x29, sp, #0x30
  404ccc:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404cd0:	add	x0, x0, #0xfa8
  404cd4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404cd8:	add	x1, x1, #0x96c
  404cdc:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404ce0:	add	x8, x8, #0x60
  404ce4:	sub	x2, x29, #0x10
  404ce8:	str	x8, [sp, #8]
  404cec:	bl	40fc58 <_ZdlPvm@@Base+0x8f4>
  404cf0:	str	x0, [sp, #24]
  404cf4:	ldur	x0, [x29, #-16]
  404cf8:	bl	401b20 <free@plt>
  404cfc:	ldr	x8, [sp, #24]
  404d00:	cbnz	x8, 404d1c <feof@plt+0x2e6c>
  404d04:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404d08:	add	x0, x0, #0x961
  404d0c:	ldr	x1, [sp, #8]
  404d10:	ldr	x2, [sp, #8]
  404d14:	ldr	x3, [sp, #8]
  404d18:	bl	406af0 <feof@plt+0x4c40>
  404d1c:	ldr	x0, [sp, #24]
  404d20:	bl	402750 <feof@plt+0x8a0>
  404d24:	cbz	w0, 404d6c <feof@plt+0x2ebc>
  404d28:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404d2c:	add	x8, x8, #0xfb8
  404d30:	ldr	x0, [x8]
  404d34:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404d38:	add	x1, x1, #0x977
  404d3c:	add	x2, sp, #0x14
  404d40:	bl	401ca0 <__isoc99_sscanf@plt>
  404d44:	str	w0, [sp, #16]
  404d48:	ldr	w9, [sp, #16]
  404d4c:	cmp	w9, #0x1
  404d50:	b.lt	404d68 <feof@plt+0x2eb8>  // b.tstop
  404d54:	ldr	x0, [sp, #24]
  404d58:	bl	401ae0 <fclose@plt>
  404d5c:	ldr	w8, [sp, #20]
  404d60:	stur	w8, [x29, #-4]
  404d64:	b	404d88 <feof@plt+0x2ed8>
  404d68:	b	404d1c <feof@plt+0x2e6c>
  404d6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404d70:	add	x0, x0, #0x97e
  404d74:	ldr	x1, [sp, #8]
  404d78:	ldr	x2, [sp, #8]
  404d7c:	ldr	x3, [sp, #8]
  404d80:	bl	406af0 <feof@plt+0x4c40>
  404d84:	stur	wzr, [x29, #-4]
  404d88:	ldur	w0, [x29, #-4]
  404d8c:	ldp	x29, x30, [sp, #48]
  404d90:	add	sp, sp, #0x40
  404d94:	ret
  404d98:	sub	sp, sp, #0x60
  404d9c:	stp	x29, x30, [sp, #80]
  404da0:	add	x29, sp, #0x50
  404da4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  404da8:	add	x8, x8, #0x9a5
  404dac:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2070>
  404db0:	add	x9, x9, #0xd0
  404db4:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  404db8:	add	x10, x10, #0x60
  404dbc:	stur	w0, [x29, #-8]
  404dc0:	stur	x1, [x29, #-16]
  404dc4:	mov	x0, x8
  404dc8:	str	x9, [sp, #32]
  404dcc:	str	x10, [sp, #24]
  404dd0:	bl	401e10 <getenv@plt>
  404dd4:	stur	x0, [x29, #-24]
  404dd8:	ldur	x8, [x29, #-24]
  404ddc:	cbnz	x8, 404dec <feof@plt+0x2f3c>
  404de0:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  404de4:	add	x8, x8, #0xb9e
  404de8:	stur	x8, [x29, #-24]
  404dec:	ldur	x0, [x29, #-24]
  404df0:	bl	401a80 <strlen@plt>
  404df4:	add	x8, x0, #0x5
  404df8:	add	x0, x8, #0x1
  404dfc:	bl	4019e0 <_Znam@plt>
  404e00:	stur	x0, [x29, #-32]
  404e04:	ldur	x0, [x29, #-32]
  404e08:	ldur	x1, [x29, #-24]
  404e0c:	bl	401b90 <strcpy@plt>
  404e10:	ldur	x8, [x29, #-32]
  404e14:	mov	x0, x8
  404e18:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  404e1c:	add	x1, x1, #0x9ba
  404e20:	bl	401e90 <strcat@plt>
  404e24:	ldur	w0, [x29, #-8]
  404e28:	ldur	x1, [x29, #-16]
  404e2c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  404e30:	add	x2, x2, #0x9cd
  404e34:	adrp	x3, 412000 <_ZdlPvm@@Base+0x2c9c>
  404e38:	add	x3, x3, #0x528
  404e3c:	mov	x8, xzr
  404e40:	mov	x4, x8
  404e44:	bl	40cd64 <feof@plt+0xaeb4>
  404e48:	stur	w0, [x29, #-36]
  404e4c:	mov	w9, #0xffffffff            	// #-1
  404e50:	cmp	w0, w9
  404e54:	b.eq	4050f0 <feof@plt+0x3240>  // b.none
  404e58:	ldur	w8, [x29, #-36]
  404e5c:	subs	w8, w8, #0x3f
  404e60:	mov	w9, w8
  404e64:	ubfx	x9, x9, #0, #32
  404e68:	cmp	x9, #0xc1
  404e6c:	str	x9, [sp, #16]
  404e70:	b.hi	4050ec <feof@plt+0x323c>  // b.pmore
  404e74:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  404e78:	add	x8, x8, #0x220
  404e7c:	ldr	x11, [sp, #16]
  404e80:	ldrsw	x10, [x8, x11, lsl #2]
  404e84:	add	x9, x8, x10
  404e88:	br	x9
  404e8c:	ldr	x8, [sp, #32]
  404e90:	ldr	x0, [x8]
  404e94:	bl	401bf0 <atoi@plt>
  404e98:	mov	w9, wzr
  404e9c:	str	w0, [sp, #12]
  404ea0:	mov	w0, w9
  404ea4:	ldr	w1, [sp, #12]
  404ea8:	bl	403a40 <feof@plt+0x1b90>
  404eac:	mov	w1, #0x4                   	// #4
  404eb0:	bl	403a04 <feof@plt+0x1b54>
  404eb4:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  404eb8:	add	x8, x8, #0x2a0
  404ebc:	str	w0, [x8]
  404ec0:	ldr	w9, [x8]
  404ec4:	cmp	w9, #0x3
  404ec8:	b.ne	404eec <feof@plt+0x303c>  // b.any
  404ecc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404ed0:	add	x0, x0, #0x9f0
  404ed4:	ldr	x1, [sp, #24]
  404ed8:	ldr	x2, [sp, #24]
  404edc:	ldr	x3, [sp, #24]
  404ee0:	bl	406a00 <feof@plt+0x4b50>
  404ee4:	mov	w0, #0x1                   	// #1
  404ee8:	bl	401e50 <exit@plt>
  404eec:	b	4050ec <feof@plt+0x323c>
  404ef0:	b	4050ec <feof@plt+0x323c>
  404ef4:	b	4050ec <feof@plt+0x323c>
  404ef8:	ldr	x8, [sp, #32]
  404efc:	ldr	x9, [x8]
  404f00:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  404f04:	add	x10, x10, #0x50
  404f08:	str	x9, [x10]
  404f0c:	b	4050ec <feof@plt+0x323c>
  404f10:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  404f14:	add	x8, x8, #0x30
  404f18:	mov	w9, #0x1                   	// #1
  404f1c:	str	w9, [x8]
  404f20:	b	4050ec <feof@plt+0x323c>
  404f24:	ldr	x8, [sp, #32]
  404f28:	ldr	x1, [x8]
  404f2c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404f30:	add	x0, x0, #0xfa8
  404f34:	bl	40fab8 <_ZdlPvm@@Base+0x754>
  404f38:	b	4050ec <feof@plt+0x323c>
  404f3c:	ldr	x8, [sp, #32]
  404f40:	ldr	x0, [x8]
  404f44:	bl	401bf0 <atoi@plt>
  404f48:	mov	w9, wzr
  404f4c:	str	w0, [sp, #8]
  404f50:	mov	w0, w9
  404f54:	ldr	w1, [sp, #8]
  404f58:	bl	403a40 <feof@plt+0x1b90>
  404f5c:	mov	w1, #0x4                   	// #4
  404f60:	bl	403a04 <feof@plt+0x1b54>
  404f64:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  404f68:	add	x8, x8, #0x2a4
  404f6c:	str	w0, [x8]
  404f70:	ldr	w9, [x8]
  404f74:	cmp	w9, #0x3
  404f78:	b.ne	404f9c <feof@plt+0x30ec>  // b.any
  404f7c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  404f80:	add	x0, x0, #0x9f0
  404f84:	ldr	x1, [sp, #24]
  404f88:	ldr	x2, [sp, #24]
  404f8c:	ldr	x3, [sp, #24]
  404f90:	bl	406a00 <feof@plt+0x4b50>
  404f94:	mov	w0, #0x1                   	// #1
  404f98:	bl	401e50 <exit@plt>
  404f9c:	b	4050ec <feof@plt+0x323c>
  404fa0:	b	4050ec <feof@plt+0x323c>
  404fa4:	ldr	x8, [sp, #32]
  404fa8:	ldr	x0, [x8]
  404fac:	bl	401bf0 <atoi@plt>
  404fb0:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  404fb4:	add	x8, x8, #0x284
  404fb8:	str	w0, [x8]
  404fbc:	b	4050ec <feof@plt+0x323c>
  404fc0:	ldr	x8, [sp, #32]
  404fc4:	ldr	x9, [x8]
  404fc8:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  404fcc:	add	x10, x10, #0x48
  404fd0:	str	x9, [x10]
  404fd4:	b	4050ec <feof@plt+0x323c>
  404fd8:	b	4050ec <feof@plt+0x323c>
  404fdc:	b	4050ec <feof@plt+0x323c>
  404fe0:	b	4050ec <feof@plt+0x323c>
  404fe4:	ldr	x8, [sp, #32]
  404fe8:	ldr	x0, [x8]
  404fec:	bl	401bf0 <atoi@plt>
  404ff0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  404ff4:	add	x8, x8, #0xff8
  404ff8:	str	w0, [x8]
  404ffc:	b	4050ec <feof@plt+0x323c>
  405000:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405004:	add	x8, x8, #0xfd8
  405008:	mov	w9, #0x1                   	// #1
  40500c:	str	w9, [x8]
  405010:	b	4050ec <feof@plt+0x323c>
  405014:	b	4050ec <feof@plt+0x323c>
  405018:	b	4050ec <feof@plt+0x323c>
  40501c:	b	4050ec <feof@plt+0x323c>
  405020:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405024:	add	x8, x8, #0xf78
  405028:	ldr	x1, [x8]
  40502c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405030:	add	x0, x0, #0xa1e
  405034:	bl	401ea0 <printf@plt>
  405038:	mov	w9, wzr
  40503c:	mov	w0, w9
  405040:	bl	401e50 <exit@plt>
  405044:	b	4050ec <feof@plt+0x323c>
  405048:	ldr	x8, [sp, #32]
  40504c:	ldr	x0, [x8]
  405050:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  405054:	add	x1, x1, #0xe24
  405058:	bl	401d90 <strcmp@plt>
  40505c:	cbnz	w0, 405070 <feof@plt+0x31c0>
  405060:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  405064:	add	x8, x8, #0x298
  405068:	str	wzr, [x8]
  40506c:	b	4050b0 <feof@plt+0x3200>
  405070:	ldr	x8, [sp, #32]
  405074:	ldr	x0, [x8]
  405078:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4c9c>
  40507c:	add	x1, x1, #0x4e3
  405080:	bl	401d90 <strcmp@plt>
  405084:	cbnz	w0, 40509c <feof@plt+0x31ec>
  405088:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40508c:	add	x8, x8, #0x298
  405090:	mov	w9, #0x1                   	// #1
  405094:	str	w9, [x8]
  405098:	b	4050b0 <feof@plt+0x3200>
  40509c:	ldr	x8, [sp, #32]
  4050a0:	ldr	x1, [x8]
  4050a4:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4050a8:	add	x0, x0, #0xa42
  4050ac:	bl	401ea0 <printf@plt>
  4050b0:	b	4050ec <feof@plt+0x323c>
  4050b4:	b	4050ec <feof@plt+0x323c>
  4050b8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050bc:	add	x8, x8, #0xf88
  4050c0:	ldr	x0, [x8]
  4050c4:	bl	405ab8 <feof@plt+0x3c08>
  4050c8:	mov	w9, wzr
  4050cc:	mov	w0, w9
  4050d0:	bl	401e50 <exit@plt>
  4050d4:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4050d8:	add	x8, x8, #0xf90
  4050dc:	ldr	x0, [x8]
  4050e0:	bl	405ab8 <feof@plt+0x3c08>
  4050e4:	mov	w0, #0x1                   	// #1
  4050e8:	bl	401e50 <exit@plt>
  4050ec:	b	404e24 <feof@plt+0x2f74>
  4050f0:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4050f4:	add	x8, x8, #0x35c
  4050f8:	ldr	w9, [x8]
  4050fc:	str	w9, [sp, #40]
  405100:	ldr	w8, [sp, #40]
  405104:	ldur	w9, [x29, #-8]
  405108:	cmp	w8, w9
  40510c:	b.ge	405188 <feof@plt+0x32d8>  // b.tcont
  405110:	ldur	x8, [x29, #-16]
  405114:	ldrsw	x9, [sp, #40]
  405118:	mov	x10, #0x8                   	// #8
  40511c:	mul	x9, x10, x9
  405120:	add	x8, x8, x9
  405124:	ldr	x0, [x8]
  405128:	ldur	x1, [x29, #-32]
  40512c:	bl	401d90 <strcmp@plt>
  405130:	cbnz	w0, 405148 <feof@plt+0x3298>
  405134:	ldr	w8, [sp, #40]
  405138:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  40513c:	add	x9, x9, #0x20
  405140:	str	w8, [x9]
  405144:	b	405178 <feof@plt+0x32c8>
  405148:	ldur	x8, [x29, #-16]
  40514c:	ldrsw	x9, [sp, #40]
  405150:	mov	x10, #0x8                   	// #8
  405154:	mul	x9, x10, x9
  405158:	add	x8, x8, x9
  40515c:	ldr	x8, [x8]
  405160:	ldrb	w11, [x8]
  405164:	cmp	w11, #0x2d
  405168:	b.eq	405178 <feof@plt+0x32c8>  // b.none
  40516c:	ldr	w8, [sp, #40]
  405170:	stur	w8, [x29, #-4]
  405174:	b	4051a4 <feof@plt+0x32f4>
  405178:	ldr	w8, [sp, #40]
  40517c:	add	w8, w8, #0x1
  405180:	str	w8, [sp, #40]
  405184:	b	405100 <feof@plt+0x3250>
  405188:	ldur	x8, [x29, #-32]
  40518c:	str	x8, [sp]
  405190:	cbz	x8, 40519c <feof@plt+0x32ec>
  405194:	ldr	x0, [sp]
  405198:	bl	401cf0 <_ZdaPv@plt>
  40519c:	ldur	w8, [x29, #-8]
  4051a0:	stur	w8, [x29, #-4]
  4051a4:	ldur	w0, [x29, #-4]
  4051a8:	ldp	x29, x30, [sp, #80]
  4051ac:	add	sp, sp, #0x60
  4051b0:	ret
  4051b4:	sub	sp, sp, #0x30
  4051b8:	stp	x29, x30, [sp, #32]
  4051bc:	add	x29, sp, #0x20
  4051c0:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4051c4:	add	x8, x8, #0x2a0
  4051c8:	adrp	x9, 427000 <_Znam@GLIBCXX_3.4>
  4051cc:	add	x9, x9, #0x2a4
  4051d0:	adrp	x10, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4051d4:	add	x10, x10, #0xff0
  4051d8:	ldr	w11, [x8]
  4051dc:	stur	x8, [x29, #-8]
  4051e0:	str	x9, [sp, #16]
  4051e4:	str	x10, [sp, #8]
  4051e8:	cbnz	w11, 405210 <feof@plt+0x3360>
  4051ec:	ldr	x8, [sp, #16]
  4051f0:	ldr	w9, [x8]
  4051f4:	cbnz	w9, 405210 <feof@plt+0x3360>
  4051f8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  4051fc:	add	x0, x0, #0x4e8
  405200:	bl	402a88 <feof@plt+0xbd8>
  405204:	ldr	x8, [sp, #8]
  405208:	str	x0, [x8]
  40520c:	b	40528c <feof@plt+0x33dc>
  405210:	ldur	x8, [x29, #-8]
  405214:	ldr	w9, [x8]
  405218:	cbnz	w9, 40523c <feof@plt+0x338c>
  40521c:	ldr	x8, [sp, #16]
  405220:	ldr	w1, [x8]
  405224:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405228:	add	x0, x0, #0xbc6
  40522c:	bl	402a88 <feof@plt+0xbd8>
  405230:	ldr	x8, [sp, #8]
  405234:	str	x0, [x8]
  405238:	b	40528c <feof@plt+0x33dc>
  40523c:	ldr	x8, [sp, #16]
  405240:	ldr	w9, [x8]
  405244:	cbnz	w9, 405268 <feof@plt+0x33b8>
  405248:	ldur	x8, [x29, #-8]
  40524c:	ldr	w1, [x8]
  405250:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405254:	add	x0, x0, #0xb9f
  405258:	bl	402a88 <feof@plt+0xbd8>
  40525c:	ldr	x8, [sp, #8]
  405260:	str	x0, [x8]
  405264:	b	40528c <feof@plt+0x33dc>
  405268:	ldur	x8, [x29, #-8]
  40526c:	ldr	w1, [x8]
  405270:	ldr	x9, [sp, #16]
  405274:	ldr	w2, [x9]
  405278:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40527c:	add	x0, x0, #0xbb3
  405280:	bl	402a88 <feof@plt+0xbd8>
  405284:	ldr	x8, [sp, #8]
  405288:	str	x0, [x8]
  40528c:	ldp	x29, x30, [sp, #32]
  405290:	add	sp, sp, #0x30
  405294:	ret
  405298:	sub	sp, sp, #0x30
  40529c:	stp	x29, x30, [sp, #32]
  4052a0:	add	x29, sp, #0x20
  4052a4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4052a8:	add	x8, x8, #0x50
  4052ac:	ldr	x9, [x8]
  4052b0:	str	x8, [sp, #8]
  4052b4:	cbz	x9, 405334 <feof@plt+0x3484>
  4052b8:	ldr	x8, [sp, #8]
  4052bc:	ldr	x0, [x8]
  4052c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4052c4:	add	x1, x1, #0xb9e
  4052c8:	bl	401d90 <strcmp@plt>
  4052cc:	cbz	w0, 405334 <feof@plt+0x3484>
  4052d0:	ldr	x8, [sp, #8]
  4052d4:	ldr	x0, [x8]
  4052d8:	mov	w1, #0x1ff                 	// #511
  4052dc:	bl	401d20 <mkdir@plt>
  4052e0:	cbz	w0, 405334 <feof@plt+0x3484>
  4052e4:	bl	401d00 <__errno_location@plt>
  4052e8:	ldr	w8, [x0]
  4052ec:	cmp	w8, #0x11
  4052f0:	b.eq	405334 <feof@plt+0x3484>  // b.none
  4052f4:	ldr	x8, [sp, #8]
  4052f8:	ldr	x1, [x8]
  4052fc:	add	x9, sp, #0x10
  405300:	mov	x0, x9
  405304:	str	x9, [sp]
  405308:	bl	4065f0 <feof@plt+0x4740>
  40530c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405310:	add	x0, x0, #0xbde
  405314:	ldr	x1, [sp]
  405318:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40531c:	add	x8, x8, #0x60
  405320:	mov	x2, x8
  405324:	mov	x3, x8
  405328:	bl	406a00 <feof@plt+0x4b50>
  40532c:	mov	w0, #0x1                   	// #1
  405330:	bl	401e50 <exit@plt>
  405334:	ldp	x29, x30, [sp, #32]
  405338:	add	sp, sp, #0x30
  40533c:	ret
  405340:	sub	sp, sp, #0x50
  405344:	stp	x29, x30, [sp, #64]
  405348:	add	x29, sp, #0x40
  40534c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  405350:	add	x8, x8, #0x50
  405354:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  405358:	add	x9, x9, #0x48
  40535c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  405360:	add	x10, x10, #0x28
  405364:	adrp	x11, 429000 <stderr@@GLIBC_2.17+0x70>
  405368:	add	x11, x11, #0x60
  40536c:	ldr	x12, [x8]
  405370:	stur	x8, [x29, #-8]
  405374:	stur	x9, [x29, #-16]
  405378:	stur	x10, [x29, #-24]
  40537c:	str	x11, [sp, #32]
  405380:	cbz	x12, 4053b8 <feof@plt+0x3508>
  405384:	ldur	x8, [x29, #-8]
  405388:	ldr	x0, [x8]
  40538c:	mov	w1, #0x25                  	// #37
  405390:	bl	401b30 <strchr@plt>
  405394:	cbz	x0, 4053b8 <feof@plt+0x3508>
  405398:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40539c:	add	x0, x0, #0xbfb
  4053a0:	ldr	x1, [sp, #32]
  4053a4:	ldr	x2, [sp, #32]
  4053a8:	ldr	x3, [sp, #32]
  4053ac:	bl	406a00 <feof@plt+0x4b50>
  4053b0:	mov	w0, #0x1                   	// #1
  4053b4:	bl	401e50 <exit@plt>
  4053b8:	ldur	x8, [x29, #-16]
  4053bc:	ldr	x9, [x8]
  4053c0:	cbz	x9, 4053f8 <feof@plt+0x3548>
  4053c4:	ldur	x8, [x29, #-16]
  4053c8:	ldr	x0, [x8]
  4053cc:	mov	w1, #0x25                  	// #37
  4053d0:	bl	401b30 <strchr@plt>
  4053d4:	cbz	x0, 4053f8 <feof@plt+0x3548>
  4053d8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4053dc:	add	x0, x0, #0xc2d
  4053e0:	ldr	x1, [sp, #32]
  4053e4:	ldr	x2, [sp, #32]
  4053e8:	ldr	x3, [sp, #32]
  4053ec:	bl	406a00 <feof@plt+0x4b50>
  4053f0:	mov	w0, #0x1                   	// #1
  4053f4:	bl	401e50 <exit@plt>
  4053f8:	ldur	x8, [x29, #-8]
  4053fc:	ldr	x9, [x8]
  405400:	cbnz	x9, 405418 <feof@plt+0x3568>
  405404:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  405408:	add	x8, x8, #0xb9e
  40540c:	ldur	x9, [x29, #-8]
  405410:	str	x8, [x9]
  405414:	b	405488 <feof@plt+0x35d8>
  405418:	ldur	x8, [x29, #-8]
  40541c:	ldr	x0, [x8]
  405420:	bl	401a80 <strlen@plt>
  405424:	cmp	x0, #0x0
  405428:	cset	w9, ls  // ls = plast
  40542c:	tbnz	w9, #0, 405488 <feof@plt+0x35d8>
  405430:	ldur	x8, [x29, #-8]
  405434:	ldr	x9, [x8]
  405438:	ldr	x0, [x8]
  40543c:	str	x9, [sp, #24]
  405440:	bl	401a80 <strlen@plt>
  405444:	subs	x8, x0, #0x1
  405448:	ldr	x9, [sp, #24]
  40544c:	ldrb	w10, [x9, x8]
  405450:	cmp	w10, #0x2f
  405454:	b.eq	405488 <feof@plt+0x35d8>  // b.none
  405458:	ldur	x8, [x29, #-8]
  40545c:	ldr	x1, [x8]
  405460:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405464:	add	x0, x0, #0xc59
  405468:	bl	402a88 <feof@plt+0xbd8>
  40546c:	ldur	x8, [x29, #-8]
  405470:	str	x0, [x8]
  405474:	ldr	x9, [x8]
  405478:	cbnz	x9, 405488 <feof@plt+0x35d8>
  40547c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405480:	add	x0, x0, #0x672
  405484:	bl	4026cc <feof@plt+0x81c>
  405488:	ldur	x8, [x29, #-16]
  40548c:	ldr	x9, [x8]
  405490:	cbnz	x9, 4054cc <feof@plt+0x361c>
  405494:	ldur	x8, [x29, #-8]
  405498:	ldr	x1, [x8]
  40549c:	str	x1, [sp, #16]
  4054a0:	bl	401c30 <getpid@plt>
  4054a4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4054a8:	add	x8, x8, #0xc5d
  4054ac:	str	w0, [sp, #12]
  4054b0:	mov	x0, x8
  4054b4:	ldr	x1, [sp, #16]
  4054b8:	ldr	w2, [sp, #12]
  4054bc:	bl	402a88 <feof@plt+0xbd8>
  4054c0:	ldur	x8, [x29, #-24]
  4054c4:	str	x0, [x8]
  4054c8:	b	4054f0 <feof@plt+0x3640>
  4054cc:	ldur	x8, [x29, #-8]
  4054d0:	ldr	x1, [x8]
  4054d4:	ldur	x9, [x29, #-16]
  4054d8:	ldr	x2, [x9]
  4054dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4054e0:	add	x0, x0, #0xc6a
  4054e4:	bl	402a88 <feof@plt+0xbd8>
  4054e8:	ldur	x8, [x29, #-24]
  4054ec:	str	x0, [x8]
  4054f0:	ldur	x8, [x29, #-24]
  4054f4:	ldr	x9, [x8]
  4054f8:	cbnz	x9, 405508 <feof@plt+0x3658>
  4054fc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405500:	add	x0, x0, #0x672
  405504:	bl	4026cc <feof@plt+0x81c>
  405508:	ldur	x8, [x29, #-24]
  40550c:	ldr	x0, [x8]
  405510:	bl	401a80 <strlen@plt>
  405514:	add	x8, x0, #0x3
  405518:	add	x0, x8, #0x1
  40551c:	bl	401dd0 <malloc@plt>
  405520:	ldur	x8, [x29, #-16]
  405524:	str	x0, [x8]
  405528:	ldr	x9, [x8]
  40552c:	cbnz	x9, 40553c <feof@plt+0x368c>
  405530:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405534:	add	x0, x0, #0x7a6
  405538:	bl	4026cc <feof@plt+0x81c>
  40553c:	ldur	x8, [x29, #-16]
  405540:	ldr	x0, [x8]
  405544:	ldur	x9, [x29, #-24]
  405548:	ldr	x1, [x9]
  40554c:	bl	401b90 <strcpy@plt>
  405550:	ldur	x8, [x29, #-16]
  405554:	ldr	x9, [x8]
  405558:	mov	x0, x9
  40555c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  405560:	add	x1, x1, #0x3a7
  405564:	bl	401e90 <strcat@plt>
  405568:	ldp	x29, x30, [sp, #64]
  40556c:	add	sp, sp, #0x50
  405570:	ret
  405574:	sub	sp, sp, #0x60
  405578:	stp	x29, x30, [sp, #80]
  40557c:	add	x29, sp, #0x50
  405580:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  405584:	add	x8, x8, #0x70
  405588:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40558c:	add	x1, x1, #0x9a4
  405590:	stur	x0, [x29, #-16]
  405594:	ldur	x9, [x29, #-16]
  405598:	str	x9, [x8]
  40559c:	ldur	x0, [x29, #-16]
  4055a0:	bl	401d90 <strcmp@plt>
  4055a4:	cbnz	w0, 4055bc <feof@plt+0x370c>
  4055a8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4055ac:	add	x8, x8, #0xf80
  4055b0:	ldr	x8, [x8]
  4055b4:	stur	x8, [x29, #-24]
  4055b8:	b	405634 <feof@plt+0x3784>
  4055bc:	ldur	x0, [x29, #-16]
  4055c0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4055c4:	add	x1, x1, #0xdf7
  4055c8:	bl	401d70 <fopen@plt>
  4055cc:	stur	x0, [x29, #-24]
  4055d0:	ldur	x8, [x29, #-24]
  4055d4:	cbnz	x8, 405634 <feof@plt+0x3784>
  4055d8:	ldur	x1, [x29, #-16]
  4055dc:	add	x8, sp, #0x28
  4055e0:	mov	x0, x8
  4055e4:	str	x8, [sp, #16]
  4055e8:	bl	4065f0 <feof@plt+0x4740>
  4055ec:	bl	401d00 <__errno_location@plt>
  4055f0:	ldr	w0, [x0]
  4055f4:	bl	401b80 <strerror@plt>
  4055f8:	add	x8, sp, #0x18
  4055fc:	str	x0, [sp, #8]
  405600:	mov	x0, x8
  405604:	ldr	x1, [sp, #8]
  405608:	str	x8, [sp]
  40560c:	bl	4065f0 <feof@plt+0x4740>
  405610:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405614:	add	x0, x0, #0xcac
  405618:	ldr	x1, [sp, #16]
  40561c:	ldr	x2, [sp]
  405620:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x70>
  405624:	add	x3, x3, #0x60
  405628:	bl	406a00 <feof@plt+0x4b50>
  40562c:	stur	wzr, [x29, #-4]
  405630:	b	405680 <feof@plt+0x37d0>
  405634:	ldur	x1, [x29, #-24]
  405638:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  40563c:	add	x0, x0, #0x38
  405640:	bl	402d04 <feof@plt+0xe54>
  405644:	cbz	w0, 405648 <feof@plt+0x3798>
  405648:	ldur	x8, [x29, #-24]
  40564c:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405650:	add	x9, x9, #0xf80
  405654:	ldr	x9, [x9]
  405658:	cmp	x8, x9
  40565c:	b.eq	405668 <feof@plt+0x37b8>  // b.none
  405660:	ldur	x0, [x29, #-24]
  405664:	bl	401ae0 <fclose@plt>
  405668:	mov	x8, xzr
  40566c:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  405670:	add	x9, x9, #0x70
  405674:	str	x8, [x9]
  405678:	mov	w10, #0x1                   	// #1
  40567c:	stur	w10, [x29, #-4]
  405680:	ldur	w0, [x29, #-4]
  405684:	ldp	x29, x30, [sp, #80]
  405688:	add	sp, sp, #0x60
  40568c:	ret
  405690:	sub	sp, sp, #0x30
  405694:	stp	x29, x30, [sp, #32]
  405698:	add	x29, sp, #0x20
  40569c:	adrp	x0, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4056a0:	add	x0, x0, #0xfd0
  4056a4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4056a8:	add	x1, x1, #0xc6f
  4056ac:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4056b0:	add	x2, x2, #0x958
  4056b4:	mov	w3, #0x1                   	// #1
  4056b8:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4056bc:	add	x8, x8, #0xc74
  4056c0:	str	x8, [sp, #8]
  4056c4:	bl	41179c <_ZdlPvm@@Base+0x2438>
  4056c8:	str	x0, [sp, #16]
  4056cc:	ldr	x8, [sp, #16]
  4056d0:	cbnz	x8, 4056e8 <feof@plt+0x3838>
  4056d4:	ldr	x0, [sp, #8]
  4056d8:	bl	4026cc <feof@plt+0x81c>
  4056dc:	mov	w8, #0xffffffff            	// #-1
  4056e0:	stur	w8, [x29, #-4]
  4056e4:	b	4057d8 <feof@plt+0x3928>
  4056e8:	ldr	x0, [sp, #16]
  4056ec:	bl	401ae0 <fclose@plt>
  4056f0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4056f4:	add	x8, x8, #0xfc8
  4056f8:	mov	x0, x8
  4056fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405700:	add	x1, x1, #0xc7d
  405704:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  405708:	add	x2, x2, #0xc84
  40570c:	mov	w3, #0x1                   	// #1
  405710:	bl	41179c <_ZdlPvm@@Base+0x2438>
  405714:	str	x0, [sp, #16]
  405718:	ldr	x8, [sp, #16]
  40571c:	cbnz	x8, 405734 <feof@plt+0x3884>
  405720:	ldr	x0, [sp, #8]
  405724:	bl	4026cc <feof@plt+0x81c>
  405728:	mov	w8, #0xffffffff            	// #-1
  40572c:	stur	w8, [x29, #-4]
  405730:	b	4057d8 <feof@plt+0x3928>
  405734:	ldr	x0, [sp, #16]
  405738:	bl	401ae0 <fclose@plt>
  40573c:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405740:	add	x8, x8, #0xfe0
  405744:	mov	x0, x8
  405748:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40574c:	add	x1, x1, #0xc6f
  405750:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  405754:	add	x2, x2, #0x958
  405758:	mov	w3, #0x1                   	// #1
  40575c:	bl	41179c <_ZdlPvm@@Base+0x2438>
  405760:	str	x0, [sp, #16]
  405764:	ldr	x8, [sp, #16]
  405768:	cbnz	x8, 405780 <feof@plt+0x38d0>
  40576c:	ldr	x0, [sp, #8]
  405770:	bl	4026cc <feof@plt+0x81c>
  405774:	mov	w8, #0xffffffff            	// #-1
  405778:	stur	w8, [x29, #-4]
  40577c:	b	4057d8 <feof@plt+0x3928>
  405780:	ldr	x0, [sp, #16]
  405784:	bl	401ae0 <fclose@plt>
  405788:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40578c:	add	x8, x8, #0x18
  405790:	mov	x0, x8
  405794:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405798:	add	x1, x1, #0xc87
  40579c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4057a0:	add	x2, x2, #0xc91
  4057a4:	mov	w3, #0x1                   	// #1
  4057a8:	bl	41179c <_ZdlPvm@@Base+0x2438>
  4057ac:	str	x0, [sp, #16]
  4057b0:	ldr	x8, [sp, #16]
  4057b4:	cbnz	x8, 4057cc <feof@plt+0x391c>
  4057b8:	ldr	x0, [sp, #8]
  4057bc:	bl	4026cc <feof@plt+0x81c>
  4057c0:	mov	w8, #0xffffffff            	// #-1
  4057c4:	stur	w8, [x29, #-4]
  4057c8:	b	4057d8 <feof@plt+0x3928>
  4057cc:	ldr	x0, [sp, #16]
  4057d0:	bl	401ae0 <fclose@plt>
  4057d4:	stur	wzr, [x29, #-4]
  4057d8:	ldur	w0, [x29, #-4]
  4057dc:	ldp	x29, x30, [sp, #32]
  4057e0:	add	sp, sp, #0x30
  4057e4:	ret
  4057e8:	sub	sp, sp, #0xc0
  4057ec:	stp	x29, x30, [sp, #176]
  4057f0:	add	x29, sp, #0xb0
  4057f4:	mov	x8, #0x28                  	// #40
  4057f8:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4057fc:	add	x9, x9, #0xf90
  405800:	stur	x0, [x29, #-8]
  405804:	mov	x0, x8
  405808:	stur	x9, [x29, #-80]
  40580c:	bl	40f260 <_Znwm@@Base>
  405810:	ldur	x1, [x29, #-8]
  405814:	str	x0, [sp, #88]
  405818:	bl	405b64 <feof@plt+0x3cb4>
  40581c:	b	405820 <feof@plt+0x3970>
  405820:	ldr	x8, [sp, #88]
  405824:	stur	x8, [x29, #-16]
  405828:	ldur	x0, [x29, #-16]
  40582c:	ldur	x8, [x29, #-16]
  405830:	str	x0, [sp, #80]
  405834:	mov	x0, x8
  405838:	bl	405cf0 <feof@plt+0x3e40>
  40583c:	ldr	x8, [sp, #80]
  405840:	str	w0, [sp, #76]
  405844:	mov	x0, x8
  405848:	ldr	w1, [sp, #76]
  40584c:	bl	405dc4 <feof@plt+0x3f14>
  405850:	and	w9, w0, #0xff
  405854:	cmp	w9, #0xff
  405858:	b.eq	405a04 <feof@plt+0x3b54>  // b.none
  40585c:	ldur	x0, [x29, #-16]
  405860:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405864:	add	x1, x1, #0xc94
  405868:	bl	406004 <feof@plt+0x4154>
  40586c:	cbz	w0, 4059e8 <feof@plt+0x3b38>
  405870:	ldur	x0, [x29, #-16]
  405874:	bl	4061d8 <feof@plt+0x4328>
  405878:	stur	w0, [x29, #-32]
  40587c:	ldur	x0, [x29, #-16]
  405880:	bl	4061d8 <feof@plt+0x4328>
  405884:	stur	w0, [x29, #-36]
  405888:	ldur	x0, [x29, #-16]
  40588c:	bl	4061d8 <feof@plt+0x4328>
  405890:	stur	w0, [x29, #-40]
  405894:	ldur	x0, [x29, #-16]
  405898:	bl	4061d8 <feof@plt+0x4328>
  40589c:	stur	w0, [x29, #-44]
  4058a0:	ldur	x0, [x29, #-16]
  4058a4:	bl	4061d8 <feof@plt+0x4328>
  4058a8:	stur	w0, [x29, #-48]
  4058ac:	ldur	x0, [x29, #-16]
  4058b0:	bl	4061d8 <feof@plt+0x4328>
  4058b4:	stur	w0, [x29, #-52]
  4058b8:	ldur	x0, [x29, #-16]
  4058bc:	bl	40646c <feof@plt+0x45bc>
  4058c0:	stur	x0, [x29, #-64]
  4058c4:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  4058c8:	add	x8, x8, #0x288
  4058cc:	ldr	w9, [x8]
  4058d0:	stur	w9, [x29, #-68]
  4058d4:	ldur	w1, [x29, #-36]
  4058d8:	ldur	w2, [x29, #-40]
  4058dc:	ldur	w3, [x29, #-44]
  4058e0:	ldur	w4, [x29, #-48]
  4058e4:	ldur	w5, [x29, #-32]
  4058e8:	ldur	w6, [x29, #-68]
  4058ec:	ldur	w7, [x29, #-52]
  4058f0:	ldur	x8, [x29, #-64]
  4058f4:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  4058f8:	add	x0, x0, #0x0
  4058fc:	mov	x10, sp
  405900:	str	x8, [x10]
  405904:	bl	403d00 <feof@plt+0x1e50>
  405908:	ldur	x0, [x29, #-16]
  40590c:	ldur	x8, [x29, #-16]
  405910:	str	x0, [sp, #64]
  405914:	mov	x0, x8
  405918:	bl	405cf0 <feof@plt+0x3e40>
  40591c:	ldr	x8, [sp, #64]
  405920:	str	w0, [sp, #60]
  405924:	mov	x0, x8
  405928:	ldr	w1, [sp, #60]
  40592c:	bl	405dc4 <feof@plt+0x3f14>
  405930:	and	w9, w0, #0xff
  405934:	mov	w10, #0x0                   	// #0
  405938:	cmp	w9, #0xa
  40593c:	str	w10, [sp, #56]
  405940:	b.eq	40597c <feof@plt+0x3acc>  // b.none
  405944:	ldur	x0, [x29, #-16]
  405948:	ldur	x8, [x29, #-16]
  40594c:	str	x0, [sp, #48]
  405950:	mov	x0, x8
  405954:	bl	405cf0 <feof@plt+0x3e40>
  405958:	ldr	x8, [sp, #48]
  40595c:	str	w0, [sp, #44]
  405960:	mov	x0, x8
  405964:	ldr	w1, [sp, #44]
  405968:	bl	405dc4 <feof@plt+0x3f14>
  40596c:	and	w9, w0, #0xff
  405970:	cmp	w9, #0xff
  405974:	cset	w9, ne  // ne = any
  405978:	str	w9, [sp, #56]
  40597c:	ldr	w8, [sp, #56]
  405980:	tbnz	w8, #0, 405988 <feof@plt+0x3ad8>
  405984:	b	4059a8 <feof@plt+0x3af8>
  405988:	ldur	x0, [x29, #-16]
  40598c:	bl	405cf0 <feof@plt+0x3e40>
  405990:	b	405908 <feof@plt+0x3a58>
  405994:	stur	x0, [x29, #-24]
  405998:	stur	w1, [x29, #-28]
  40599c:	ldr	x0, [sp, #88]
  4059a0:	bl	40f338 <_ZdlPv@@Base>
  4059a4:	b	405a6c <feof@plt+0x3bbc>
  4059a8:	ldur	x0, [x29, #-16]
  4059ac:	ldur	x8, [x29, #-16]
  4059b0:	str	x0, [sp, #32]
  4059b4:	mov	x0, x8
  4059b8:	bl	405cf0 <feof@plt+0x3e40>
  4059bc:	ldr	x8, [sp, #32]
  4059c0:	str	w0, [sp, #28]
  4059c4:	mov	x0, x8
  4059c8:	ldr	w1, [sp, #28]
  4059cc:	bl	405dc4 <feof@plt+0x3f14>
  4059d0:	and	w9, w0, #0xff
  4059d4:	cmp	w9, #0xa
  4059d8:	b.ne	4059e4 <feof@plt+0x3b34>  // b.any
  4059dc:	ldur	x0, [x29, #-16]
  4059e0:	bl	405cf0 <feof@plt+0x3e40>
  4059e4:	b	405a00 <feof@plt+0x3b50>
  4059e8:	ldur	x0, [x29, #-16]
  4059ec:	bl	405cf0 <feof@plt+0x3e40>
  4059f0:	and	w0, w0, #0xff
  4059f4:	ldur	x8, [x29, #-80]
  4059f8:	ldr	x1, [x8]
  4059fc:	bl	401c90 <fputc@plt>
  405a00:	b	405828 <feof@plt+0x3978>
  405a04:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  405a08:	add	x0, x0, #0x0
  405a0c:	bl	403df8 <feof@plt+0x1f48>
  405a10:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405a14:	add	x8, x8, #0xfd8
  405a18:	ldr	w9, [x8]
  405a1c:	cbz	w9, 405a44 <feof@plt+0x3b94>
  405a20:	ldur	x8, [x29, #-80]
  405a24:	ldr	x0, [x8]
  405a28:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405a2c:	add	x1, x1, #0xca6
  405a30:	bl	401a90 <fprintf@plt>
  405a34:	ldur	x8, [x29, #-80]
  405a38:	ldr	x9, [x8]
  405a3c:	mov	x0, x9
  405a40:	bl	401cc0 <fflush@plt>
  405a44:	ldur	x8, [x29, #-16]
  405a48:	str	x8, [sp, #16]
  405a4c:	cbz	x8, 405a60 <feof@plt+0x3bb0>
  405a50:	ldr	x0, [sp, #16]
  405a54:	bl	405c54 <feof@plt+0x3da4>
  405a58:	ldr	x0, [sp, #16]
  405a5c:	bl	40f338 <_ZdlPv@@Base>
  405a60:	ldp	x29, x30, [sp, #176]
  405a64:	add	sp, sp, #0xc0
  405a68:	ret
  405a6c:	ldur	x0, [x29, #-24]
  405a70:	bl	401e60 <_Unwind_Resume@plt>
  405a74:	sub	sp, sp, #0x30
  405a78:	stp	x29, x30, [sp, #32]
  405a7c:	add	x29, sp, #0x20
  405a80:	stur	x0, [x29, #-8]
  405a84:	ldur	x0, [x29, #-8]
  405a88:	ldur	x8, [x29, #-8]
  405a8c:	str	x0, [sp, #16]
  405a90:	mov	x0, x8
  405a94:	bl	401a80 <strlen@plt>
  405a98:	ldr	x8, [sp, #16]
  405a9c:	str	w0, [sp, #12]
  405aa0:	mov	x0, x8
  405aa4:	ldr	w1, [sp, #12]
  405aa8:	bl	4030f4 <feof@plt+0x1244>
  405aac:	ldp	x29, x30, [sp, #32]
  405ab0:	add	sp, sp, #0x30
  405ab4:	ret
  405ab8:	sub	sp, sp, #0x20
  405abc:	stp	x29, x30, [sp, #16]
  405ac0:	add	x29, sp, #0x10
  405ac4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405ac8:	add	x1, x1, #0xa75
  405acc:	str	x0, [sp, #8]
  405ad0:	ldr	x0, [sp, #8]
  405ad4:	bl	401a90 <fprintf@plt>
  405ad8:	ldp	x29, x30, [sp, #16]
  405adc:	add	sp, sp, #0x20
  405ae0:	ret
  405ae4:	sub	sp, sp, #0x30
  405ae8:	stp	x29, x30, [sp, #32]
  405aec:	add	x29, sp, #0x20
  405af0:	stur	x0, [x29, #-8]
  405af4:	sturb	w1, [x29, #-9]
  405af8:	ldur	x8, [x29, #-8]
  405afc:	ldr	w9, [x8, #8]
  405b00:	ldr	w10, [x8, #12]
  405b04:	cmp	w9, w10
  405b08:	str	x8, [sp, #8]
  405b0c:	b.lt	405b18 <feof@plt+0x3c68>  // b.tstop
  405b10:	ldr	x0, [sp, #8]
  405b14:	bl	41078c <_ZdlPvm@@Base+0x1428>
  405b18:	ldurb	w8, [x29, #-9]
  405b1c:	ldr	x9, [sp, #8]
  405b20:	ldr	x10, [x9]
  405b24:	ldrsw	x11, [x9, #8]
  405b28:	mov	w12, w11
  405b2c:	add	w12, w12, #0x1
  405b30:	str	w12, [x9, #8]
  405b34:	add	x10, x10, x11
  405b38:	strb	w8, [x10]
  405b3c:	mov	x0, x9
  405b40:	ldp	x29, x30, [sp, #32]
  405b44:	add	sp, sp, #0x30
  405b48:	ret
  405b4c:	sub	sp, sp, #0x10
  405b50:	str	x0, [sp, #8]
  405b54:	ldr	x8, [sp, #8]
  405b58:	ldr	x0, [x8]
  405b5c:	add	sp, sp, #0x10
  405b60:	ret
  405b64:	sub	sp, sp, #0x30
  405b68:	stp	x29, x30, [sp, #32]
  405b6c:	add	x29, sp, #0x20
  405b70:	mov	x8, #0x1000                	// #4096
  405b74:	stur	x0, [x29, #-8]
  405b78:	str	x1, [sp, #16]
  405b7c:	ldur	x9, [x29, #-8]
  405b80:	mov	x0, x8
  405b84:	str	x9, [sp, #8]
  405b88:	bl	401dd0 <malloc@plt>
  405b8c:	ldr	x8, [sp, #8]
  405b90:	str	x0, [x8]
  405b94:	ldr	x9, [x8]
  405b98:	cbnz	x9, 405ba8 <feof@plt+0x3cf8>
  405b9c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405ba0:	add	x0, x0, #0x7a6
  405ba4:	bl	4026cc <feof@plt+0x81c>
  405ba8:	ldr	x8, [sp, #8]
  405bac:	str	wzr, [x8, #8]
  405bb0:	str	wzr, [x8, #12]
  405bb4:	str	wzr, [x8, #16]
  405bb8:	str	wzr, [x8, #20]
  405bbc:	mov	w9, #0x1                   	// #1
  405bc0:	str	w9, [x8, #32]
  405bc4:	ldr	x0, [sp, #16]
  405bc8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405bcc:	add	x1, x1, #0xb9e
  405bd0:	bl	401d90 <strcmp@plt>
  405bd4:	cbz	w0, 405c48 <feof@plt+0x3d98>
  405bd8:	mov	w8, wzr
  405bdc:	mov	w0, w8
  405be0:	bl	401d10 <dup@plt>
  405be4:	ldr	x9, [sp, #8]
  405be8:	str	w0, [x9, #36]
  405bec:	ldr	w8, [x9, #36]
  405bf0:	cmp	w8, #0x0
  405bf4:	cset	w8, ge  // ge = tcont
  405bf8:	tbnz	w8, #0, 405c08 <feof@plt+0x3d58>
  405bfc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405c00:	add	x0, x0, #0xcc0
  405c04:	bl	4026cc <feof@plt+0x81c>
  405c08:	mov	w8, wzr
  405c0c:	mov	w0, w8
  405c10:	str	w8, [sp, #4]
  405c14:	bl	401d80 <close@plt>
  405c18:	ldr	x9, [sp, #16]
  405c1c:	mov	x0, x9
  405c20:	ldr	w1, [sp, #4]
  405c24:	bl	401ac0 <open@plt>
  405c28:	cbz	w0, 405c3c <feof@plt+0x3d8c>
  405c2c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405c30:	add	x0, x0, #0xcca
  405c34:	bl	4026cc <feof@plt+0x81c>
  405c38:	b	405c48 <feof@plt+0x3d98>
  405c3c:	ldr	x8, [sp, #16]
  405c40:	ldr	x9, [sp, #8]
  405c44:	str	x8, [x9, #24]
  405c48:	ldp	x29, x30, [sp, #32]
  405c4c:	add	sp, sp, #0x30
  405c50:	ret
  405c54:	sub	sp, sp, #0x20
  405c58:	stp	x29, x30, [sp, #16]
  405c5c:	add	x29, sp, #0x10
  405c60:	str	x0, [sp, #8]
  405c64:	ldr	x8, [sp, #8]
  405c68:	ldr	x9, [x8]
  405c6c:	str	x8, [sp]
  405c70:	cbz	x9, 405c80 <feof@plt+0x3dd0>
  405c74:	ldr	x8, [sp]
  405c78:	ldr	x0, [x8]
  405c7c:	bl	401b20 <free@plt>
  405c80:	mov	w8, wzr
  405c84:	mov	w0, w8
  405c88:	bl	401d80 <close@plt>
  405c8c:	b	405c90 <feof@plt+0x3de0>
  405c90:	ldr	x8, [sp]
  405c94:	ldr	w0, [x8, #36]
  405c98:	bl	401d10 <dup@plt>
  405c9c:	cmp	w0, #0x0
  405ca0:	cset	w9, ge  // ge = tcont
  405ca4:	tbnz	w9, #0, 405cb8 <feof@plt+0x3e08>
  405ca8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405cac:	add	x0, x0, #0xce3
  405cb0:	bl	4026cc <feof@plt+0x81c>
  405cb4:	b	405cb8 <feof@plt+0x3e08>
  405cb8:	ldr	x8, [sp]
  405cbc:	ldr	w0, [x8, #36]
  405cc0:	bl	401d80 <close@plt>
  405cc4:	b	405cc8 <feof@plt+0x3e18>
  405cc8:	ldp	x29, x30, [sp, #16]
  405ccc:	add	sp, sp, #0x20
  405cd0:	ret
  405cd4:	bl	40659c <feof@plt+0x46ec>
  405cd8:	sub	sp, sp, #0x20
  405cdc:	stp	x29, x30, [sp, #16]
  405ce0:	add	x29, sp, #0x10
  405ce4:	stur	w0, [x29, #-4]
  405ce8:	ldur	w0, [x29, #-4]
  405cec:	bl	401e50 <exit@plt>
  405cf0:	sub	sp, sp, #0x30
  405cf4:	stp	x29, x30, [sp, #32]
  405cf8:	add	x29, sp, #0x20
  405cfc:	str	x0, [sp, #16]
  405d00:	ldr	x8, [sp, #16]
  405d04:	ldr	w9, [x8, #8]
  405d08:	cmp	w9, #0x0
  405d0c:	cset	w9, le
  405d10:	str	x8, [sp]
  405d14:	tbnz	w9, #0, 405d40 <feof@plt+0x3e90>
  405d18:	ldr	x8, [sp]
  405d1c:	ldr	w9, [x8, #8]
  405d20:	subs	w9, w9, #0x1
  405d24:	str	w9, [x8, #8]
  405d28:	ldr	x10, [x8]
  405d2c:	ldrsw	x11, [x8, #8]
  405d30:	add	x10, x10, x11
  405d34:	ldrb	w9, [x10]
  405d38:	sturb	w9, [x29, #-1]
  405d3c:	b	405db4 <feof@plt+0x3f04>
  405d40:	mov	w8, wzr
  405d44:	mov	w0, w8
  405d48:	add	x1, sp, #0xf
  405d4c:	mov	x2, #0x1                   	// #1
  405d50:	bl	401b70 <read@plt>
  405d54:	cmp	x0, #0x1
  405d58:	b.ne	405da0 <feof@plt+0x3ef0>  // b.any
  405d5c:	ldr	x8, [sp]
  405d60:	ldr	w9, [x8, #16]
  405d64:	cbz	w9, 405d78 <feof@plt+0x3ec8>
  405d68:	ldrb	w1, [sp, #15]
  405d6c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  405d70:	add	x0, x0, #0xcf1
  405d74:	bl	401ea0 <printf@plt>
  405d78:	ldrb	w8, [sp, #15]
  405d7c:	cmp	w8, #0xa
  405d80:	b.ne	405d94 <feof@plt+0x3ee4>  // b.any
  405d84:	ldr	x8, [sp]
  405d88:	ldr	w9, [x8, #32]
  405d8c:	add	w9, w9, #0x1
  405d90:	str	w9, [x8, #32]
  405d94:	ldrb	w8, [sp, #15]
  405d98:	sturb	w8, [x29, #-1]
  405d9c:	b	405db4 <feof@plt+0x3f04>
  405da0:	mov	w8, #0x1                   	// #1
  405da4:	ldr	x9, [sp]
  405da8:	str	w8, [x9, #20]
  405dac:	mov	w8, #0xff                  	// #255
  405db0:	sturb	w8, [x29, #-1]
  405db4:	ldurb	w0, [x29, #-1]
  405db8:	ldp	x29, x30, [sp, #32]
  405dbc:	add	sp, sp, #0x30
  405dc0:	ret
  405dc4:	sub	sp, sp, #0x30
  405dc8:	stp	x29, x30, [sp, #32]
  405dcc:	add	x29, sp, #0x20
  405dd0:	stur	x0, [x29, #-8]
  405dd4:	sturb	w1, [x29, #-9]
  405dd8:	ldur	x8, [x29, #-8]
  405ddc:	ldr	w9, [x8, #8]
  405de0:	cmp	w9, #0x1, lsl #12
  405de4:	str	x8, [sp, #8]
  405de8:	b.ge	405e14 <feof@plt+0x3f64>  // b.tcont
  405dec:	ldurb	w8, [x29, #-9]
  405df0:	ldr	x9, [sp, #8]
  405df4:	ldr	x10, [x9]
  405df8:	ldrsw	x11, [x9, #8]
  405dfc:	add	x10, x10, x11
  405e00:	strb	w8, [x10]
  405e04:	ldr	w8, [x9, #8]
  405e08:	add	w8, w8, #0x1
  405e0c:	str	w8, [x9, #8]
  405e10:	b	405e60 <feof@plt+0x3fb0>
  405e14:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e18:	add	x8, x8, #0xf90
  405e1c:	ldr	x0, [x8]
  405e20:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  405e24:	add	x1, x1, #0xcf4
  405e28:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  405e2c:	add	x2, x2, #0xd04
  405e30:	mov	w3, #0x93                  	// #147
  405e34:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2c9c>
  405e38:	add	x4, x4, #0xd22
  405e3c:	bl	401a90 <fprintf@plt>
  405e40:	cbz	w0, 405e60 <feof@plt+0x3fb0>
  405e44:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  405e48:	add	x8, x8, #0xf90
  405e4c:	ldr	x0, [x8]
  405e50:	bl	401cc0 <fflush@plt>
  405e54:	cbz	w0, 405e60 <feof@plt+0x3fb0>
  405e58:	mov	w0, #0x1                   	// #1
  405e5c:	bl	405cd8 <feof@plt+0x3e28>
  405e60:	ldurb	w0, [x29, #-9]
  405e64:	ldp	x29, x30, [sp, #32]
  405e68:	add	sp, sp, #0x30
  405e6c:	ret
  405e70:	sub	sp, sp, #0x30
  405e74:	stp	x29, x30, [sp, #32]
  405e78:	add	x29, sp, #0x20
  405e7c:	stur	x0, [x29, #-8]
  405e80:	ldur	x8, [x29, #-8]
  405e84:	str	x8, [sp, #16]
  405e88:	ldr	x0, [sp, #16]
  405e8c:	bl	405cf0 <feof@plt+0x3e40>
  405e90:	ldr	x8, [sp, #16]
  405e94:	str	w0, [sp, #12]
  405e98:	mov	x0, x8
  405e9c:	ldr	w1, [sp, #12]
  405ea0:	bl	405dc4 <feof@plt+0x3f14>
  405ea4:	and	w9, w0, #0xff
  405ea8:	mov	w10, #0x0                   	// #0
  405eac:	cmp	w9, #0xa
  405eb0:	str	w10, [sp, #8]
  405eb4:	b.eq	405ed0 <feof@plt+0x4020>  // b.none
  405eb8:	ldr	x8, [sp, #16]
  405ebc:	ldr	w9, [x8, #20]
  405ec0:	cmp	w9, #0x0
  405ec4:	cset	w9, ne  // ne = any
  405ec8:	eor	w9, w9, #0x1
  405ecc:	str	w9, [sp, #8]
  405ed0:	ldr	w8, [sp, #8]
  405ed4:	tbnz	w8, #0, 405edc <feof@plt+0x402c>
  405ed8:	b	405ee8 <feof@plt+0x4038>
  405edc:	ldr	x0, [sp, #16]
  405ee0:	bl	405cf0 <feof@plt+0x3e40>
  405ee4:	b	405e88 <feof@plt+0x3fd8>
  405ee8:	ldp	x29, x30, [sp, #32]
  405eec:	add	sp, sp, #0x30
  405ef0:	ret
  405ef4:	sub	sp, sp, #0x40
  405ef8:	stp	x29, x30, [sp, #48]
  405efc:	add	x29, sp, #0x30
  405f00:	stur	x0, [x29, #-8]
  405f04:	ldur	x8, [x29, #-8]
  405f08:	str	x8, [sp, #24]
  405f0c:	ldr	x0, [sp, #24]
  405f10:	bl	405cf0 <feof@plt+0x3e40>
  405f14:	ldr	x8, [sp, #24]
  405f18:	str	w0, [sp, #20]
  405f1c:	mov	x0, x8
  405f20:	ldr	w1, [sp, #20]
  405f24:	bl	405dc4 <feof@plt+0x3f14>
  405f28:	bl	405fb4 <feof@plt+0x4104>
  405f2c:	cbnz	w0, 405f60 <feof@plt+0x40b0>
  405f30:	ldr	x0, [sp, #24]
  405f34:	bl	405cf0 <feof@plt+0x3e40>
  405f38:	ldr	x8, [sp, #24]
  405f3c:	str	w0, [sp, #16]
  405f40:	mov	x0, x8
  405f44:	ldr	w1, [sp, #16]
  405f48:	bl	405dc4 <feof@plt+0x3f14>
  405f4c:	and	w9, w0, #0xff
  405f50:	mov	w10, #0x0                   	// #0
  405f54:	cmp	w9, #0x23
  405f58:	str	w10, [sp, #12]
  405f5c:	b.ne	405f78 <feof@plt+0x40c8>  // b.any
  405f60:	ldr	x8, [sp, #24]
  405f64:	ldr	w9, [x8, #20]
  405f68:	cmp	w9, #0x0
  405f6c:	cset	w9, ne  // ne = any
  405f70:	eor	w9, w9, #0x1
  405f74:	str	w9, [sp, #12]
  405f78:	ldr	w8, [sp, #12]
  405f7c:	tbnz	w8, #0, 405f84 <feof@plt+0x40d4>
  405f80:	b	405fa8 <feof@plt+0x40f8>
  405f84:	ldr	x0, [sp, #24]
  405f88:	bl	405cf0 <feof@plt+0x3e40>
  405f8c:	sturb	w0, [x29, #-9]
  405f90:	ldurb	w8, [x29, #-9]
  405f94:	cmp	w8, #0x23
  405f98:	b.ne	405fa4 <feof@plt+0x40f4>  // b.any
  405f9c:	ldr	x0, [sp, #24]
  405fa0:	bl	405e70 <feof@plt+0x3fc0>
  405fa4:	b	405f0c <feof@plt+0x405c>
  405fa8:	ldp	x29, x30, [sp, #48]
  405fac:	add	sp, sp, #0x40
  405fb0:	ret
  405fb4:	sub	sp, sp, #0x10
  405fb8:	strb	w0, [sp, #15]
  405fbc:	ldrb	w8, [sp, #15]
  405fc0:	mov	w9, #0x1                   	// #1
  405fc4:	cmp	w8, #0x20
  405fc8:	str	w9, [sp, #8]
  405fcc:	b.eq	405ff4 <feof@plt+0x4144>  // b.none
  405fd0:	ldrb	w8, [sp, #15]
  405fd4:	mov	w9, #0x1                   	// #1
  405fd8:	cmp	w8, #0x9
  405fdc:	str	w9, [sp, #8]
  405fe0:	b.eq	405ff4 <feof@plt+0x4144>  // b.none
  405fe4:	ldrb	w8, [sp, #15]
  405fe8:	cmp	w8, #0xa
  405fec:	cset	w8, eq  // eq = none
  405ff0:	str	w8, [sp, #8]
  405ff4:	ldr	w8, [sp, #8]
  405ff8:	and	w0, w8, #0x1
  405ffc:	add	sp, sp, #0x10
  406000:	ret
  406004:	sub	sp, sp, #0x50
  406008:	stp	x29, x30, [sp, #64]
  40600c:	add	x29, sp, #0x40
  406010:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406014:	add	x8, x8, #0xf90
  406018:	stur	x0, [x29, #-16]
  40601c:	stur	x1, [x29, #-24]
  406020:	ldur	x9, [x29, #-16]
  406024:	ldur	x0, [x29, #-24]
  406028:	str	x8, [sp, #24]
  40602c:	str	x9, [sp, #16]
  406030:	bl	401a80 <strlen@plt>
  406034:	stur	w0, [x29, #-28]
  406038:	str	wzr, [sp, #32]
  40603c:	ldr	w8, [sp, #32]
  406040:	ldur	w9, [x29, #-28]
  406044:	mov	w10, #0x0                   	// #0
  406048:	cmp	w8, w9
  40604c:	str	w10, [sp, #12]
  406050:	b.ge	40608c <feof@plt+0x41dc>  // b.tcont
  406054:	ldr	x0, [sp, #16]
  406058:	bl	405cf0 <feof@plt+0x3e40>
  40605c:	ldr	x8, [sp, #16]
  406060:	str	w0, [sp, #8]
  406064:	mov	x0, x8
  406068:	ldr	w1, [sp, #8]
  40606c:	bl	405dc4 <feof@plt+0x3f14>
  406070:	and	w9, w0, #0xff
  406074:	ldur	x8, [x29, #-24]
  406078:	ldrsw	x10, [sp, #32]
  40607c:	ldrb	w11, [x8, x10]
  406080:	cmp	w9, w11
  406084:	cset	w9, eq  // eq = none
  406088:	str	w9, [sp, #12]
  40608c:	ldr	w8, [sp, #12]
  406090:	tbnz	w8, #0, 406098 <feof@plt+0x41e8>
  406094:	b	40610c <feof@plt+0x425c>
  406098:	ldr	x0, [sp, #16]
  40609c:	bl	405cf0 <feof@plt+0x3e40>
  4060a0:	and	w8, w0, #0xff
  4060a4:	ldur	x9, [x29, #-24]
  4060a8:	ldrsw	x10, [sp, #32]
  4060ac:	ldrb	w11, [x9, x10]
  4060b0:	cmp	w8, w11
  4060b4:	b.eq	4060fc <feof@plt+0x424c>  // b.none
  4060b8:	ldr	x8, [sp, #24]
  4060bc:	ldr	x0, [x8]
  4060c0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4060c4:	add	x1, x1, #0xcf4
  4060c8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4060cc:	add	x2, x2, #0xd04
  4060d0:	mov	w3, #0xc9                  	// #201
  4060d4:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2c9c>
  4060d8:	add	x4, x4, #0xd63
  4060dc:	bl	401a90 <fprintf@plt>
  4060e0:	cbz	w0, 4060fc <feof@plt+0x424c>
  4060e4:	ldr	x8, [sp, #24]
  4060e8:	ldr	x0, [x8]
  4060ec:	bl	401cc0 <fflush@plt>
  4060f0:	cbz	w0, 4060fc <feof@plt+0x424c>
  4060f4:	mov	w0, #0x1                   	// #1
  4060f8:	bl	405cd8 <feof@plt+0x3e28>
  4060fc:	ldr	w8, [sp, #32]
  406100:	add	w8, w8, #0x1
  406104:	str	w8, [sp, #32]
  406108:	b	40603c <feof@plt+0x418c>
  40610c:	ldr	w8, [sp, #32]
  406110:	ldur	w9, [x29, #-28]
  406114:	cmp	w8, w9
  406118:	b.ne	406128 <feof@plt+0x4278>  // b.any
  40611c:	mov	w8, #0x1                   	// #1
  406120:	stur	w8, [x29, #-4]
  406124:	b	4061c8 <feof@plt+0x4318>
  406128:	ldr	w8, [sp, #32]
  40612c:	subs	w8, w8, #0x1
  406130:	str	w8, [sp, #32]
  406134:	ldr	w8, [sp, #32]
  406138:	cmp	w8, #0x0
  40613c:	cset	w8, lt  // lt = tstop
  406140:	tbnz	w8, #0, 4061c4 <feof@plt+0x4314>
  406144:	ldur	x8, [x29, #-24]
  406148:	ldrsw	x9, [sp, #32]
  40614c:	ldrb	w1, [x8, x9]
  406150:	ldr	x0, [sp, #16]
  406154:	bl	405dc4 <feof@plt+0x3f14>
  406158:	and	w10, w0, #0xff
  40615c:	ldur	x8, [x29, #-24]
  406160:	ldrsw	x9, [sp, #32]
  406164:	ldrb	w11, [x8, x9]
  406168:	cmp	w10, w11
  40616c:	b.eq	4061b4 <feof@plt+0x4304>  // b.none
  406170:	ldr	x8, [sp, #24]
  406174:	ldr	x0, [x8]
  406178:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40617c:	add	x1, x1, #0xcf4
  406180:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  406184:	add	x2, x2, #0xd04
  406188:	mov	w3, #0xd3                  	// #211
  40618c:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2c9c>
  406190:	add	x4, x4, #0xd63
  406194:	bl	401a90 <fprintf@plt>
  406198:	cbz	w0, 4061b4 <feof@plt+0x4304>
  40619c:	ldr	x8, [sp, #24]
  4061a0:	ldr	x0, [x8]
  4061a4:	bl	401cc0 <fflush@plt>
  4061a8:	cbz	w0, 4061b4 <feof@plt+0x4304>
  4061ac:	mov	w0, #0x1                   	// #1
  4061b0:	bl	405cd8 <feof@plt+0x3e28>
  4061b4:	ldr	w8, [sp, #32]
  4061b8:	subs	w8, w8, #0x1
  4061bc:	str	w8, [sp, #32]
  4061c0:	b	406134 <feof@plt+0x4284>
  4061c4:	stur	wzr, [x29, #-4]
  4061c8:	ldur	w0, [x29, #-4]
  4061cc:	ldp	x29, x30, [sp, #64]
  4061d0:	add	sp, sp, #0x50
  4061d4:	ret
  4061d8:	sub	sp, sp, #0x40
  4061dc:	stp	x29, x30, [sp, #48]
  4061e0:	add	x29, sp, #0x30
  4061e4:	mov	w8, #0x1                   	// #1
  4061e8:	stur	x0, [x29, #-8]
  4061ec:	ldur	x9, [x29, #-8]
  4061f0:	stur	wzr, [x29, #-12]
  4061f4:	stur	wzr, [x29, #-16]
  4061f8:	stur	w8, [x29, #-20]
  4061fc:	mov	x0, x9
  406200:	str	x9, [sp, #16]
  406204:	bl	405cf0 <feof@plt+0x3e40>
  406208:	sturb	w0, [x29, #-21]
  40620c:	ldurb	w0, [x29, #-21]
  406210:	bl	405fb4 <feof@plt+0x4104>
  406214:	cbz	w0, 406228 <feof@plt+0x4378>
  406218:	ldr	x0, [sp, #16]
  40621c:	bl	405cf0 <feof@plt+0x3e40>
  406220:	sturb	w0, [x29, #-21]
  406224:	b	40620c <feof@plt+0x435c>
  406228:	ldurb	w8, [x29, #-21]
  40622c:	cmp	w8, #0x2d
  406230:	b.ne	406248 <feof@plt+0x4398>  // b.any
  406234:	mov	w8, #0xffffffff            	// #-1
  406238:	stur	w8, [x29, #-20]
  40623c:	ldr	x0, [sp, #16]
  406240:	bl	405cf0 <feof@plt+0x3e40>
  406244:	sturb	w0, [x29, #-21]
  406248:	ldurb	w0, [x29, #-21]
  40624c:	bl	406334 <feof@plt+0x4484>
  406250:	cbz	w0, 4062ac <feof@plt+0x43fc>
  406254:	ldur	w8, [x29, #-16]
  406258:	mov	w9, #0xa                   	// #10
  40625c:	mul	w8, w8, w9
  406260:	stur	w8, [x29, #-16]
  406264:	ldurb	w8, [x29, #-21]
  406268:	cmp	w8, #0x30
  40626c:	b.lt	406290 <feof@plt+0x43e0>  // b.tstop
  406270:	ldurb	w8, [x29, #-21]
  406274:	cmp	w8, #0x39
  406278:	b.gt	406290 <feof@plt+0x43e0>
  40627c:	ldurb	w8, [x29, #-21]
  406280:	subs	w8, w8, #0x30
  406284:	ldur	w9, [x29, #-16]
  406288:	add	w8, w9, w8
  40628c:	stur	w8, [x29, #-16]
  406290:	ldr	x0, [sp, #16]
  406294:	bl	405cf0 <feof@plt+0x3e40>
  406298:	sturb	w0, [x29, #-21]
  40629c:	ldur	w8, [x29, #-12]
  4062a0:	add	w8, w8, #0x1
  4062a4:	stur	w8, [x29, #-12]
  4062a8:	b	406248 <feof@plt+0x4398>
  4062ac:	ldurb	w8, [x29, #-21]
  4062b0:	ldurb	w1, [x29, #-21]
  4062b4:	ldr	x0, [sp, #16]
  4062b8:	str	w8, [sp, #12]
  4062bc:	bl	405dc4 <feof@plt+0x3f14>
  4062c0:	and	w8, w0, #0xff
  4062c4:	ldr	w9, [sp, #12]
  4062c8:	cmp	w9, w8
  4062cc:	b.eq	40631c <feof@plt+0x446c>  // b.none
  4062d0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4062d4:	add	x8, x8, #0xf90
  4062d8:	ldr	x0, [x8]
  4062dc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4062e0:	add	x1, x1, #0xcf4
  4062e4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4062e8:	add	x2, x2, #0xd04
  4062ec:	mov	w3, #0x10c                 	// #268
  4062f0:	adrp	x4, 412000 <_ZdlPvm@@Base+0x2c9c>
  4062f4:	add	x4, x4, #0xd63
  4062f8:	bl	401a90 <fprintf@plt>
  4062fc:	cbz	w0, 40631c <feof@plt+0x446c>
  406300:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406304:	add	x8, x8, #0xf90
  406308:	ldr	x0, [x8]
  40630c:	bl	401cc0 <fflush@plt>
  406310:	cbz	w0, 40631c <feof@plt+0x446c>
  406314:	mov	w0, #0x1                   	// #1
  406318:	bl	405cd8 <feof@plt+0x3e28>
  40631c:	ldur	w8, [x29, #-16]
  406320:	ldur	w9, [x29, #-20]
  406324:	mul	w0, w8, w9
  406328:	ldp	x29, x30, [sp, #48]
  40632c:	add	sp, sp, #0x40
  406330:	ret
  406334:	sub	sp, sp, #0x10
  406338:	strb	w0, [sp, #15]
  40633c:	ldrb	w8, [sp, #15]
  406340:	mov	w9, #0x0                   	// #0
  406344:	cmp	w8, #0x30
  406348:	str	w9, [sp, #8]
  40634c:	b.lt	406360 <feof@plt+0x44b0>  // b.tstop
  406350:	ldrb	w8, [sp, #15]
  406354:	cmp	w8, #0x39
  406358:	cset	w8, le
  40635c:	str	w8, [sp, #8]
  406360:	ldr	w8, [sp, #8]
  406364:	and	w0, w8, #0x1
  406368:	add	sp, sp, #0x10
  40636c:	ret
  406370:	sub	sp, sp, #0x40
  406374:	stp	x29, x30, [sp, #48]
  406378:	add	x29, sp, #0x30
  40637c:	stur	x0, [x29, #-16]
  406380:	ldur	x8, [x29, #-16]
  406384:	mov	x0, x8
  406388:	str	x8, [sp, #16]
  40638c:	bl	4061d8 <feof@plt+0x4328>
  406390:	stur	w0, [x29, #-20]
  406394:	ldr	x0, [sp, #16]
  406398:	bl	405cf0 <feof@plt+0x3e40>
  40639c:	sturb	w0, [x29, #-21]
  4063a0:	and	w9, w0, #0xff
  4063a4:	cmp	w9, #0x2e
  4063a8:	b.ne	4063dc <feof@plt+0x452c>  // b.any
  4063ac:	ldur	w0, [x29, #-20]
  4063b0:	ldr	x8, [sp, #16]
  4063b4:	str	w0, [sp, #12]
  4063b8:	mov	x0, x8
  4063bc:	bl	4061d8 <feof@plt+0x4328>
  4063c0:	ldr	w9, [sp, #12]
  4063c4:	str	w0, [sp, #8]
  4063c8:	mov	w0, w9
  4063cc:	ldr	w1, [sp, #8]
  4063d0:	bl	406404 <feof@plt+0x4554>
  4063d4:	stur	d0, [x29, #-8]
  4063d8:	b	4063f4 <feof@plt+0x4544>
  4063dc:	ldurb	w1, [x29, #-21]
  4063e0:	ldr	x0, [sp, #16]
  4063e4:	bl	405dc4 <feof@plt+0x3f14>
  4063e8:	ldur	w8, [x29, #-20]
  4063ec:	scvtf	d0, w8
  4063f0:	stur	d0, [x29, #-8]
  4063f4:	ldur	d0, [x29, #-8]
  4063f8:	ldp	x29, x30, [sp, #48]
  4063fc:	add	sp, sp, #0x40
  406400:	ret
  406404:	sub	sp, sp, #0x20
  406408:	mov	w8, #0xa                   	// #10
  40640c:	str	w0, [sp, #28]
  406410:	str	w1, [sp, #24]
  406414:	str	w8, [sp, #20]
  406418:	ldr	w8, [sp, #24]
  40641c:	ldr	w9, [sp, #20]
  406420:	cmp	w8, w9
  406424:	b.le	40643c <feof@plt+0x458c>
  406428:	ldr	w8, [sp, #20]
  40642c:	mov	w9, #0xa                   	// #10
  406430:	mul	w8, w8, w9
  406434:	str	w8, [sp, #20]
  406438:	b	406418 <feof@plt+0x4568>
  40643c:	ldr	w8, [sp, #28]
  406440:	scvtf	d0, w8
  406444:	ldr	w8, [sp, #24]
  406448:	scvtf	d1, w8
  40644c:	ldr	w8, [sp, #20]
  406450:	scvtf	d2, w8
  406454:	fdiv	d1, d1, d2
  406458:	fadd	d0, d0, d1
  40645c:	str	d0, [sp, #8]
  406460:	ldr	d0, [sp, #8]
  406464:	add	sp, sp, #0x20
  406468:	ret
  40646c:	stp	x29, x30, [sp, #-32]!
  406470:	str	x28, [sp, #16]
  406474:	mov	x29, sp
  406478:	sub	sp, sp, #0x1, lsl #12
  40647c:	sub	sp, sp, #0x30
  406480:	sub	x8, x29, #0x8
  406484:	mov	x9, xzr
  406488:	str	x0, [x8]
  40648c:	ldr	x8, [x8]
  406490:	str	x9, [sp, #32]
  406494:	str	wzr, [sp, #28]
  406498:	mov	x0, x8
  40649c:	str	x8, [sp, #16]
  4064a0:	bl	405cf0 <feof@plt+0x3e40>
  4064a4:	strb	w0, [sp, #27]
  4064a8:	ldrb	w0, [sp, #27]
  4064ac:	bl	405fb4 <feof@plt+0x4104>
  4064b0:	cbz	w0, 4064c4 <feof@plt+0x4614>
  4064b4:	ldr	x0, [sp, #16]
  4064b8:	bl	405cf0 <feof@plt+0x3e40>
  4064bc:	strb	w0, [sp, #27]
  4064c0:	b	4064a8 <feof@plt+0x45f8>
  4064c4:	ldr	w8, [sp, #28]
  4064c8:	mov	w9, #0x0                   	// #0
  4064cc:	cmp	w8, #0x1, lsl #12
  4064d0:	str	w9, [sp, #12]
  4064d4:	b.ge	406504 <feof@plt+0x4654>  // b.tcont
  4064d8:	ldrb	w0, [sp, #27]
  4064dc:	bl	405fb4 <feof@plt+0x4104>
  4064e0:	mov	w8, #0x0                   	// #0
  4064e4:	str	w8, [sp, #12]
  4064e8:	cbnz	w0, 406504 <feof@plt+0x4654>
  4064ec:	ldr	x8, [sp, #16]
  4064f0:	ldr	w9, [x8, #20]
  4064f4:	cmp	w9, #0x0
  4064f8:	cset	w9, ne  // ne = any
  4064fc:	eor	w9, w9, #0x1
  406500:	str	w9, [sp, #12]
  406504:	ldr	w8, [sp, #12]
  406508:	tbnz	w8, #0, 406510 <feof@plt+0x4660>
  40650c:	b	406540 <feof@plt+0x4690>
  406510:	ldrb	w8, [sp, #27]
  406514:	ldrsw	x9, [sp, #28]
  406518:	add	x10, sp, #0x28
  40651c:	add	x9, x10, x9
  406520:	strb	w8, [x9]
  406524:	ldr	w8, [sp, #28]
  406528:	add	w8, w8, #0x1
  40652c:	str	w8, [sp, #28]
  406530:	ldr	x0, [sp, #16]
  406534:	bl	405cf0 <feof@plt+0x3e40>
  406538:	strb	w0, [sp, #27]
  40653c:	b	4064c4 <feof@plt+0x4614>
  406540:	ldr	w8, [sp, #28]
  406544:	cmp	w8, #0x1, lsl #12
  406548:	b.ge	406584 <feof@plt+0x46d4>  // b.tcont
  40654c:	ldrsw	x8, [sp, #28]
  406550:	add	x9, sp, #0x28
  406554:	add	x8, x9, x8
  406558:	mov	w10, #0x0                   	// #0
  40655c:	strb	w10, [x8]
  406560:	mov	x0, x9
  406564:	str	x9, [sp]
  406568:	bl	401a80 <strlen@plt>
  40656c:	add	x0, x0, #0x1
  406570:	bl	401dd0 <malloc@plt>
  406574:	str	x0, [sp, #32]
  406578:	ldr	x0, [sp, #32]
  40657c:	ldr	x1, [sp]
  406580:	bl	401b90 <strcpy@plt>
  406584:	ldr	x0, [sp, #32]
  406588:	add	sp, sp, #0x1, lsl #12
  40658c:	add	sp, sp, #0x30
  406590:	ldr	x28, [sp, #16]
  406594:	ldp	x29, x30, [sp], #32
  406598:	ret
  40659c:	str	x30, [sp, #-16]!
  4065a0:	bl	401aa0 <__cxa_begin_catch@plt>
  4065a4:	bl	401a60 <_ZSt9terminatev@plt>
  4065a8:	sub	sp, sp, #0x20
  4065ac:	stp	x29, x30, [sp, #16]
  4065b0:	add	x29, sp, #0x10
  4065b4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4065b8:	add	x8, x8, #0xd71
  4065bc:	str	x0, [sp, #8]
  4065c0:	mov	x0, x8
  4065c4:	bl	401e10 <getenv@plt>
  4065c8:	str	x0, [sp]
  4065cc:	ldr	x8, [sp]
  4065d0:	cbz	x8, 4065e4 <feof@plt+0x4734>
  4065d4:	ldr	x8, [sp]
  4065d8:	adrp	x9, 427000 <_Znam@GLIBCXX_3.4>
  4065dc:	add	x9, x9, #0x2a8
  4065e0:	str	x8, [x9]
  4065e4:	ldp	x29, x30, [sp, #16]
  4065e8:	add	sp, sp, #0x20
  4065ec:	ret
  4065f0:	sub	sp, sp, #0x20
  4065f4:	mov	w8, #0x1                   	// #1
  4065f8:	str	x0, [sp, #24]
  4065fc:	str	x1, [sp, #16]
  406600:	ldr	x9, [sp, #24]
  406604:	str	w8, [x9]
  406608:	ldr	x10, [sp, #16]
  40660c:	str	x9, [sp, #8]
  406610:	cbz	x10, 406620 <feof@plt+0x4770>
  406614:	ldr	x8, [sp, #16]
  406618:	str	x8, [sp]
  40661c:	b	40662c <feof@plt+0x477c>
  406620:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  406624:	add	x8, x8, #0xdd8
  406628:	str	x8, [sp]
  40662c:	ldr	x8, [sp]
  406630:	ldr	x9, [sp, #8]
  406634:	str	x8, [x9, #8]
  406638:	add	sp, sp, #0x20
  40663c:	ret
  406640:	sub	sp, sp, #0x10
  406644:	str	x0, [sp, #8]
  406648:	ldr	x8, [sp, #8]
  40664c:	str	wzr, [x8]
  406650:	add	sp, sp, #0x10
  406654:	ret
  406658:	sub	sp, sp, #0x10
  40665c:	mov	w8, #0x3                   	// #3
  406660:	str	x0, [sp, #8]
  406664:	str	w1, [sp, #4]
  406668:	ldr	x9, [sp, #8]
  40666c:	str	w8, [x9]
  406670:	ldr	w8, [sp, #4]
  406674:	str	w8, [x9, #8]
  406678:	add	sp, sp, #0x10
  40667c:	ret
  406680:	sub	sp, sp, #0x10
  406684:	mov	w8, #0x4                   	// #4
  406688:	str	x0, [sp, #8]
  40668c:	str	w1, [sp, #4]
  406690:	ldr	x9, [sp, #8]
  406694:	str	w8, [x9]
  406698:	ldr	w8, [sp, #4]
  40669c:	str	w8, [x9, #8]
  4066a0:	add	sp, sp, #0x10
  4066a4:	ret
  4066a8:	sub	sp, sp, #0x10
  4066ac:	mov	w8, #0x2                   	// #2
  4066b0:	str	x0, [sp, #8]
  4066b4:	strb	w1, [sp, #7]
  4066b8:	ldr	x9, [sp, #8]
  4066bc:	str	w8, [x9]
  4066c0:	ldrb	w8, [sp, #7]
  4066c4:	strb	w8, [x9, #8]
  4066c8:	add	sp, sp, #0x10
  4066cc:	ret
  4066d0:	sub	sp, sp, #0x10
  4066d4:	mov	w8, #0x2                   	// #2
  4066d8:	str	x0, [sp, #8]
  4066dc:	strb	w1, [sp, #7]
  4066e0:	ldr	x9, [sp, #8]
  4066e4:	str	w8, [x9]
  4066e8:	ldrb	w8, [sp, #7]
  4066ec:	strb	w8, [x9, #8]
  4066f0:	add	sp, sp, #0x10
  4066f4:	ret
  4066f8:	sub	sp, sp, #0x10
  4066fc:	mov	w8, #0x5                   	// #5
  406700:	str	x0, [sp, #8]
  406704:	str	d0, [sp]
  406708:	ldr	x9, [sp, #8]
  40670c:	str	w8, [x9]
  406710:	ldr	x10, [sp]
  406714:	str	x10, [x9, #8]
  406718:	add	sp, sp, #0x10
  40671c:	ret
  406720:	sub	sp, sp, #0x10
  406724:	str	x0, [sp, #8]
  406728:	ldr	x8, [sp, #8]
  40672c:	ldr	w9, [x8]
  406730:	cmp	w9, #0x0
  406734:	cset	w9, eq  // eq = none
  406738:	and	w0, w9, #0x1
  40673c:	add	sp, sp, #0x10
  406740:	ret
  406744:	sub	sp, sp, #0x30
  406748:	stp	x29, x30, [sp, #32]
  40674c:	add	x29, sp, #0x20
  406750:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406754:	add	x8, x8, #0xf90
  406758:	stur	x0, [x29, #-8]
  40675c:	ldur	x9, [x29, #-8]
  406760:	ldr	w10, [x9]
  406764:	subs	w10, w10, #0x0
  406768:	mov	w11, w10
  40676c:	ubfx	x11, x11, #0, #32
  406770:	cmp	x11, #0x5
  406774:	str	x8, [sp, #16]
  406778:	str	x9, [sp, #8]
  40677c:	str	x11, [sp]
  406780:	b.hi	406824 <feof@plt+0x4974>  // b.pmore
  406784:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  406788:	add	x8, x8, #0xd84
  40678c:	ldr	x11, [sp]
  406790:	ldrsw	x10, [x8, x11, lsl #2]
  406794:	add	x9, x8, x10
  406798:	br	x9
  40679c:	ldr	x8, [sp, #8]
  4067a0:	ldr	w0, [x8, #8]
  4067a4:	bl	40d960 <feof@plt+0xbab0>
  4067a8:	ldr	x8, [sp, #16]
  4067ac:	ldr	x1, [x8]
  4067b0:	bl	4019f0 <fputs@plt>
  4067b4:	b	406824 <feof@plt+0x4974>
  4067b8:	ldr	x8, [sp, #8]
  4067bc:	ldr	w0, [x8, #8]
  4067c0:	bl	40da44 <feof@plt+0xbb94>
  4067c4:	ldr	x8, [sp, #16]
  4067c8:	ldr	x1, [x8]
  4067cc:	bl	4019f0 <fputs@plt>
  4067d0:	b	406824 <feof@plt+0x4974>
  4067d4:	ldr	x8, [sp, #8]
  4067d8:	ldrb	w0, [x8, #8]
  4067dc:	ldr	x9, [sp, #16]
  4067e0:	ldr	x1, [x9]
  4067e4:	bl	401ab0 <putc@plt>
  4067e8:	b	406824 <feof@plt+0x4974>
  4067ec:	ldr	x8, [sp, #8]
  4067f0:	ldr	x0, [x8, #8]
  4067f4:	ldr	x9, [sp, #16]
  4067f8:	ldr	x1, [x9]
  4067fc:	bl	4019f0 <fputs@plt>
  406800:	b	406824 <feof@plt+0x4974>
  406804:	ldr	x8, [sp, #16]
  406808:	ldr	x0, [x8]
  40680c:	ldr	x9, [sp, #8]
  406810:	ldr	d0, [x9, #8]
  406814:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  406818:	add	x1, x1, #0xddf
  40681c:	bl	401a90 <fprintf@plt>
  406820:	b	406824 <feof@plt+0x4974>
  406824:	ldp	x29, x30, [sp, #32]
  406828:	add	sp, sp, #0x30
  40682c:	ret
  406830:	sub	sp, sp, #0x50
  406834:	stp	x29, x30, [sp, #64]
  406838:	add	x29, sp, #0x40
  40683c:	mov	w8, #0x62                  	// #98
  406840:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  406844:	add	x9, x9, #0xde2
  406848:	stur	x0, [x29, #-8]
  40684c:	stur	x1, [x29, #-16]
  406850:	stur	x2, [x29, #-24]
  406854:	str	x3, [sp, #32]
  406858:	ldur	x10, [x29, #-8]
  40685c:	cmp	x10, #0x0
  406860:	cset	w11, ne  // ne = any
  406864:	and	w0, w11, #0x1
  406868:	mov	w1, w8
  40686c:	mov	x2, x9
  406870:	str	x9, [sp, #16]
  406874:	bl	4069c8 <feof@plt+0x4b18>
  406878:	ldur	x8, [x29, #-8]
  40687c:	add	x9, x8, #0x1
  406880:	stur	x9, [x29, #-8]
  406884:	ldrb	w10, [x8]
  406888:	strb	w10, [sp, #31]
  40688c:	cbz	w10, 4069bc <feof@plt+0x4b0c>
  406890:	ldrb	w8, [sp, #31]
  406894:	cmp	w8, #0x25
  406898:	b.ne	4069a4 <feof@plt+0x4af4>  // b.any
  40689c:	ldur	x8, [x29, #-8]
  4068a0:	add	x9, x8, #0x1
  4068a4:	stur	x9, [x29, #-8]
  4068a8:	ldrb	w10, [x8]
  4068ac:	strb	w10, [sp, #31]
  4068b0:	ldrb	w10, [sp, #31]
  4068b4:	subs	w10, w10, #0x25
  4068b8:	mov	w8, w10
  4068bc:	ubfx	x8, x8, #0, #32
  4068c0:	cmp	x8, #0xe
  4068c4:	str	x8, [sp, #8]
  4068c8:	b.hi	40698c <feof@plt+0x4adc>  // b.pmore
  4068cc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4068d0:	add	x8, x8, #0xd9c
  4068d4:	ldr	x11, [sp, #8]
  4068d8:	ldrsw	x10, [x8, x11, lsl #2]
  4068dc:	add	x9, x8, x10
  4068e0:	br	x9
  4068e4:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4068e8:	add	x8, x8, #0xf90
  4068ec:	ldr	x1, [x8]
  4068f0:	mov	w0, #0x25                  	// #37
  4068f4:	bl	401c90 <fputc@plt>
  4068f8:	b	4069a0 <feof@plt+0x4af0>
  4068fc:	ldur	x0, [x29, #-16]
  406900:	bl	406720 <feof@plt+0x4870>
  406904:	cmp	w0, #0x0
  406908:	cset	w8, ne  // ne = any
  40690c:	eor	w8, w8, #0x1
  406910:	and	w0, w8, #0x1
  406914:	mov	w1, #0x6c                  	// #108
  406918:	ldr	x2, [sp, #16]
  40691c:	bl	4069c8 <feof@plt+0x4b18>
  406920:	ldur	x0, [x29, #-16]
  406924:	bl	406744 <feof@plt+0x4894>
  406928:	b	4069a0 <feof@plt+0x4af0>
  40692c:	ldur	x0, [x29, #-24]
  406930:	bl	406720 <feof@plt+0x4870>
  406934:	cmp	w0, #0x0
  406938:	cset	w8, ne  // ne = any
  40693c:	eor	w8, w8, #0x1
  406940:	and	w0, w8, #0x1
  406944:	mov	w1, #0x70                  	// #112
  406948:	ldr	x2, [sp, #16]
  40694c:	bl	4069c8 <feof@plt+0x4b18>
  406950:	ldur	x0, [x29, #-24]
  406954:	bl	406744 <feof@plt+0x4894>
  406958:	b	4069a0 <feof@plt+0x4af0>
  40695c:	ldr	x0, [sp, #32]
  406960:	bl	406720 <feof@plt+0x4870>
  406964:	cmp	w0, #0x0
  406968:	cset	w8, ne  // ne = any
  40696c:	eor	w8, w8, #0x1
  406970:	and	w0, w8, #0x1
  406974:	mov	w1, #0x74                  	// #116
  406978:	ldr	x2, [sp, #16]
  40697c:	bl	4069c8 <feof@plt+0x4b18>
  406980:	ldr	x0, [sp, #32]
  406984:	bl	406744 <feof@plt+0x4894>
  406988:	b	4069a0 <feof@plt+0x4af0>
  40698c:	mov	w8, wzr
  406990:	mov	w0, w8
  406994:	mov	w1, #0x78                  	// #120
  406998:	ldr	x2, [sp, #16]
  40699c:	bl	4069c8 <feof@plt+0x4b18>
  4069a0:	b	4069b8 <feof@plt+0x4b08>
  4069a4:	ldrb	w0, [sp, #31]
  4069a8:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  4069ac:	add	x8, x8, #0xf90
  4069b0:	ldr	x1, [x8]
  4069b4:	bl	401ab0 <putc@plt>
  4069b8:	b	406878 <feof@plt+0x49c8>
  4069bc:	ldp	x29, x30, [sp, #64]
  4069c0:	add	sp, sp, #0x50
  4069c4:	ret
  4069c8:	sub	sp, sp, #0x20
  4069cc:	stp	x29, x30, [sp, #16]
  4069d0:	add	x29, sp, #0x10
  4069d4:	stur	w0, [x29, #-4]
  4069d8:	str	w1, [sp, #8]
  4069dc:	str	x2, [sp]
  4069e0:	ldur	w8, [x29, #-4]
  4069e4:	cbnz	w8, 4069f4 <feof@plt+0x4b44>
  4069e8:	ldr	w0, [sp, #8]
  4069ec:	ldr	x1, [sp]
  4069f0:	bl	411bb8 <_ZdlPvm@@Base+0x2854>
  4069f4:	ldp	x29, x30, [sp, #16]
  4069f8:	add	sp, sp, #0x20
  4069fc:	ret
  406a00:	sub	sp, sp, #0x30
  406a04:	stp	x29, x30, [sp, #32]
  406a08:	add	x29, sp, #0x20
  406a0c:	mov	w8, #0x1                   	// #1
  406a10:	stur	x0, [x29, #-8]
  406a14:	str	x1, [sp, #16]
  406a18:	str	x2, [sp, #8]
  406a1c:	str	x3, [sp]
  406a20:	ldur	x1, [x29, #-8]
  406a24:	ldr	x2, [sp, #16]
  406a28:	ldr	x3, [sp, #8]
  406a2c:	ldr	x4, [sp]
  406a30:	mov	w0, w8
  406a34:	bl	406a44 <feof@plt+0x4b94>
  406a38:	ldp	x29, x30, [sp, #32]
  406a3c:	add	sp, sp, #0x30
  406a40:	ret
  406a44:	sub	sp, sp, #0x40
  406a48:	stp	x29, x30, [sp, #48]
  406a4c:	add	x29, sp, #0x30
  406a50:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  406a54:	add	x8, x8, #0x70
  406a58:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  406a5c:	add	x9, x9, #0x78
  406a60:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  406a64:	add	x10, x10, #0x174
  406a68:	stur	w0, [x29, #-4]
  406a6c:	stur	x1, [x29, #-16]
  406a70:	str	x2, [sp, #24]
  406a74:	str	x3, [sp, #16]
  406a78:	str	x4, [sp, #8]
  406a7c:	ldr	x0, [x8]
  406a80:	ldr	x1, [x9]
  406a84:	ldr	w2, [x10]
  406a88:	ldur	w3, [x29, #-4]
  406a8c:	ldur	x4, [x29, #-16]
  406a90:	ldr	x5, [sp, #24]
  406a94:	ldr	x6, [sp, #16]
  406a98:	ldr	x7, [sp, #8]
  406a9c:	bl	406b90 <feof@plt+0x4ce0>
  406aa0:	ldp	x29, x30, [sp, #48]
  406aa4:	add	sp, sp, #0x40
  406aa8:	ret
  406aac:	sub	sp, sp, #0x30
  406ab0:	stp	x29, x30, [sp, #32]
  406ab4:	add	x29, sp, #0x20
  406ab8:	mov	w8, wzr
  406abc:	stur	x0, [x29, #-8]
  406ac0:	str	x1, [sp, #16]
  406ac4:	str	x2, [sp, #8]
  406ac8:	str	x3, [sp]
  406acc:	ldur	x1, [x29, #-8]
  406ad0:	ldr	x2, [sp, #16]
  406ad4:	ldr	x3, [sp, #8]
  406ad8:	ldr	x4, [sp]
  406adc:	mov	w0, w8
  406ae0:	bl	406a44 <feof@plt+0x4b94>
  406ae4:	ldp	x29, x30, [sp, #32]
  406ae8:	add	sp, sp, #0x30
  406aec:	ret
  406af0:	sub	sp, sp, #0x30
  406af4:	stp	x29, x30, [sp, #32]
  406af8:	add	x29, sp, #0x20
  406afc:	mov	w8, #0x2                   	// #2
  406b00:	stur	x0, [x29, #-8]
  406b04:	str	x1, [sp, #16]
  406b08:	str	x2, [sp, #8]
  406b0c:	str	x3, [sp]
  406b10:	ldur	x1, [x29, #-8]
  406b14:	ldr	x2, [sp, #16]
  406b18:	ldr	x3, [sp, #8]
  406b1c:	ldr	x4, [sp]
  406b20:	mov	w0, w8
  406b24:	bl	406a44 <feof@plt+0x4b94>
  406b28:	ldp	x29, x30, [sp, #32]
  406b2c:	add	sp, sp, #0x30
  406b30:	ret
  406b34:	sub	sp, sp, #0x40
  406b38:	stp	x29, x30, [sp, #48]
  406b3c:	add	x29, sp, #0x30
  406b40:	mov	x8, xzr
  406b44:	mov	w9, #0x1                   	// #1
  406b48:	stur	x0, [x29, #-8]
  406b4c:	stur	w1, [x29, #-12]
  406b50:	str	x2, [sp, #24]
  406b54:	str	x3, [sp, #16]
  406b58:	str	x4, [sp, #8]
  406b5c:	str	x5, [sp]
  406b60:	ldur	x0, [x29, #-8]
  406b64:	ldur	w2, [x29, #-12]
  406b68:	ldr	x4, [sp, #24]
  406b6c:	ldr	x5, [sp, #16]
  406b70:	ldr	x6, [sp, #8]
  406b74:	ldr	x7, [sp]
  406b78:	mov	x1, x8
  406b7c:	mov	w3, w9
  406b80:	bl	406b90 <feof@plt+0x4ce0>
  406b84:	ldp	x29, x30, [sp, #48]
  406b88:	add	sp, sp, #0x40
  406b8c:	ret
  406b90:	sub	sp, sp, #0x60
  406b94:	stp	x29, x30, [sp, #80]
  406b98:	add	x29, sp, #0x50
  406b9c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  406ba0:	add	x8, x8, #0x588
  406ba4:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  406ba8:	add	x9, x9, #0xf90
  406bac:	stur	x0, [x29, #-8]
  406bb0:	stur	x1, [x29, #-16]
  406bb4:	stur	w2, [x29, #-20]
  406bb8:	stur	w3, [x29, #-24]
  406bbc:	stur	x4, [x29, #-32]
  406bc0:	str	x5, [sp, #40]
  406bc4:	str	x6, [sp, #32]
  406bc8:	str	x7, [sp, #24]
  406bcc:	str	wzr, [sp, #20]
  406bd0:	ldr	x8, [x8]
  406bd4:	str	x9, [sp, #8]
  406bd8:	cbz	x8, 406c04 <feof@plt+0x4d54>
  406bdc:	ldr	x8, [sp, #8]
  406be0:	ldr	x0, [x8]
  406be4:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  406be8:	add	x9, x9, #0x588
  406bec:	ldr	x2, [x9]
  406bf0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  406bf4:	add	x1, x1, #0xdff
  406bf8:	bl	401a90 <fprintf@plt>
  406bfc:	mov	w10, #0x1                   	// #1
  406c00:	str	w10, [sp, #20]
  406c04:	ldur	w8, [x29, #-20]
  406c08:	cmp	w8, #0x0
  406c0c:	cset	w8, lt  // lt = tstop
  406c10:	tbnz	w8, #0, 406c8c <feof@plt+0x4ddc>
  406c14:	ldur	x8, [x29, #-8]
  406c18:	cbz	x8, 406c8c <feof@plt+0x4ddc>
  406c1c:	ldur	x0, [x29, #-8]
  406c20:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  406c24:	add	x1, x1, #0x9a4
  406c28:	bl	401d90 <strcmp@plt>
  406c2c:	cbnz	w0, 406c3c <feof@plt+0x4d8c>
  406c30:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  406c34:	add	x8, x8, #0xe03
  406c38:	stur	x8, [x29, #-8]
  406c3c:	ldur	x8, [x29, #-16]
  406c40:	cbz	x8, 406c68 <feof@plt+0x4db8>
  406c44:	ldr	x8, [sp, #8]
  406c48:	ldr	x0, [x8]
  406c4c:	ldur	x2, [x29, #-8]
  406c50:	ldur	x3, [x29, #-16]
  406c54:	ldur	w4, [x29, #-20]
  406c58:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  406c5c:	add	x1, x1, #0xe14
  406c60:	bl	401a90 <fprintf@plt>
  406c64:	b	406c84 <feof@plt+0x4dd4>
  406c68:	ldr	x8, [sp, #8]
  406c6c:	ldr	x0, [x8]
  406c70:	ldur	x2, [x29, #-8]
  406c74:	ldur	w3, [x29, #-20]
  406c78:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  406c7c:	add	x1, x1, #0xe20
  406c80:	bl	401a90 <fprintf@plt>
  406c84:	mov	w8, #0x1                   	// #1
  406c88:	str	w8, [sp, #20]
  406c8c:	ldr	w8, [sp, #20]
  406c90:	cbz	w8, 406ca8 <feof@plt+0x4df8>
  406c94:	ldr	x8, [sp, #8]
  406c98:	ldr	x1, [x8]
  406c9c:	mov	w0, #0x20                  	// #32
  406ca0:	bl	401c90 <fputc@plt>
  406ca4:	str	wzr, [sp, #20]
  406ca8:	ldur	w8, [x29, #-24]
  406cac:	str	w8, [sp, #4]
  406cb0:	cbz	w8, 406d04 <feof@plt+0x4e54>
  406cb4:	b	406cb8 <feof@plt+0x4e08>
  406cb8:	ldr	w8, [sp, #4]
  406cbc:	cmp	w8, #0x1
  406cc0:	b.eq	406d00 <feof@plt+0x4e50>  // b.none
  406cc4:	b	406cc8 <feof@plt+0x4e18>
  406cc8:	ldr	w8, [sp, #4]
  406ccc:	cmp	w8, #0x2
  406cd0:	cset	w9, eq  // eq = none
  406cd4:	eor	w9, w9, #0x1
  406cd8:	tbnz	w9, #0, 406d20 <feof@plt+0x4e70>
  406cdc:	b	406ce0 <feof@plt+0x4e30>
  406ce0:	ldr	x8, [sp, #8]
  406ce4:	ldr	x1, [x8]
  406ce8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  406cec:	add	x0, x0, #0xe27
  406cf0:	bl	4019f0 <fputs@plt>
  406cf4:	mov	w9, #0x1                   	// #1
  406cf8:	str	w9, [sp, #20]
  406cfc:	b	406d20 <feof@plt+0x4e70>
  406d00:	b	406d20 <feof@plt+0x4e70>
  406d04:	ldr	x8, [sp, #8]
  406d08:	ldr	x1, [x8]
  406d0c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  406d10:	add	x0, x0, #0xe34
  406d14:	bl	4019f0 <fputs@plt>
  406d18:	mov	w9, #0x1                   	// #1
  406d1c:	str	w9, [sp, #20]
  406d20:	ldr	w8, [sp, #20]
  406d24:	cbz	w8, 406d38 <feof@plt+0x4e88>
  406d28:	ldr	x8, [sp, #8]
  406d2c:	ldr	x1, [x8]
  406d30:	mov	w0, #0x20                  	// #32
  406d34:	bl	401c90 <fputc@plt>
  406d38:	ldur	x0, [x29, #-32]
  406d3c:	ldr	x1, [sp, #40]
  406d40:	ldr	x2, [sp, #32]
  406d44:	ldr	x3, [sp, #24]
  406d48:	bl	406830 <feof@plt+0x4980>
  406d4c:	ldr	x8, [sp, #8]
  406d50:	ldr	x1, [x8]
  406d54:	mov	w0, #0xa                   	// #10
  406d58:	bl	401c90 <fputc@plt>
  406d5c:	ldr	x8, [sp, #8]
  406d60:	ldr	x9, [x8]
  406d64:	mov	x0, x9
  406d68:	bl	401cc0 <fflush@plt>
  406d6c:	ldur	w10, [x29, #-24]
  406d70:	cmp	w10, #0x2
  406d74:	b.ne	406d7c <feof@plt+0x4ecc>  // b.any
  406d78:	bl	406e40 <feof@plt+0x4f90>
  406d7c:	ldp	x29, x30, [sp, #80]
  406d80:	add	sp, sp, #0x60
  406d84:	ret
  406d88:	sub	sp, sp, #0x40
  406d8c:	stp	x29, x30, [sp, #48]
  406d90:	add	x29, sp, #0x30
  406d94:	mov	x8, xzr
  406d98:	mov	w9, wzr
  406d9c:	stur	x0, [x29, #-8]
  406da0:	stur	w1, [x29, #-12]
  406da4:	str	x2, [sp, #24]
  406da8:	str	x3, [sp, #16]
  406dac:	str	x4, [sp, #8]
  406db0:	str	x5, [sp]
  406db4:	ldur	x0, [x29, #-8]
  406db8:	ldur	w2, [x29, #-12]
  406dbc:	ldr	x4, [sp, #24]
  406dc0:	ldr	x5, [sp, #16]
  406dc4:	ldr	x6, [sp, #8]
  406dc8:	ldr	x7, [sp]
  406dcc:	mov	x1, x8
  406dd0:	mov	w3, w9
  406dd4:	bl	406b90 <feof@plt+0x4ce0>
  406dd8:	ldp	x29, x30, [sp, #48]
  406ddc:	add	sp, sp, #0x40
  406de0:	ret
  406de4:	sub	sp, sp, #0x40
  406de8:	stp	x29, x30, [sp, #48]
  406dec:	add	x29, sp, #0x30
  406df0:	mov	x8, xzr
  406df4:	mov	w9, #0x2                   	// #2
  406df8:	stur	x0, [x29, #-8]
  406dfc:	stur	w1, [x29, #-12]
  406e00:	str	x2, [sp, #24]
  406e04:	str	x3, [sp, #16]
  406e08:	str	x4, [sp, #8]
  406e0c:	str	x5, [sp]
  406e10:	ldur	x0, [x29, #-8]
  406e14:	ldur	w2, [x29, #-12]
  406e18:	ldr	x4, [sp, #24]
  406e1c:	ldr	x5, [sp, #16]
  406e20:	ldr	x6, [sp, #8]
  406e24:	ldr	x7, [sp]
  406e28:	mov	x1, x8
  406e2c:	mov	w3, w9
  406e30:	bl	406b90 <feof@plt+0x4ce0>
  406e34:	ldp	x29, x30, [sp, #48]
  406e38:	add	sp, sp, #0x40
  406e3c:	ret
  406e40:	stp	x29, x30, [sp, #-16]!
  406e44:	mov	x29, sp
  406e48:	mov	w0, #0x3                   	// #3
  406e4c:	bl	401e50 <exit@plt>
  406e50:	sub	sp, sp, #0x20
  406e54:	mov	w8, #0x1                   	// #1
  406e58:	mov	x9, xzr
  406e5c:	str	x0, [sp, #24]
  406e60:	str	x1, [sp, #16]
  406e64:	str	x2, [sp, #8]
  406e68:	ldr	x10, [sp, #24]
  406e6c:	ldr	x11, [sp, #16]
  406e70:	str	x11, [x10]
  406e74:	ldr	x11, [sp, #8]
  406e78:	str	x11, [x10, #8]
  406e7c:	str	wzr, [x10, #16]
  406e80:	str	wzr, [x10, #20]
  406e84:	str	w8, [x10, #24]
  406e88:	str	wzr, [x10, #28]
  406e8c:	str	x9, [x10, #32]
  406e90:	add	sp, sp, #0x20
  406e94:	ret
  406e98:	sub	sp, sp, #0x30
  406e9c:	stp	x29, x30, [sp, #32]
  406ea0:	add	x29, sp, #0x20
  406ea4:	stur	x0, [x29, #-8]
  406ea8:	ldur	x8, [x29, #-8]
  406eac:	ldr	x9, [x8, #32]
  406eb0:	str	x8, [sp, #16]
  406eb4:	str	x9, [sp, #8]
  406eb8:	cbz	x9, 406ec4 <feof@plt+0x5014>
  406ebc:	ldr	x0, [sp, #8]
  406ec0:	bl	401cf0 <_ZdaPv@plt>
  406ec4:	ldr	x8, [sp, #16]
  406ec8:	ldr	x0, [x8, #8]
  406ecc:	bl	401b20 <free@plt>
  406ed0:	ldr	x8, [sp, #16]
  406ed4:	ldr	x9, [x8]
  406ed8:	cbz	x9, 406eec <feof@plt+0x503c>
  406edc:	ldr	x8, [sp, #16]
  406ee0:	ldr	x0, [x8]
  406ee4:	bl	401ae0 <fclose@plt>
  406ee8:	b	406eec <feof@plt+0x503c>
  406eec:	ldp	x29, x30, [sp, #32]
  406ef0:	add	sp, sp, #0x30
  406ef4:	ret
  406ef8:	bl	40659c <feof@plt+0x46ec>
  406efc:	sub	sp, sp, #0x60
  406f00:	stp	x29, x30, [sp, #80]
  406f04:	add	x29, sp, #0x50
  406f08:	stur	x0, [x29, #-16]
  406f0c:	ldur	x8, [x29, #-16]
  406f10:	ldr	x9, [x8]
  406f14:	str	x8, [sp, #16]
  406f18:	cbnz	x9, 406f24 <feof@plt+0x5074>
  406f1c:	stur	wzr, [x29, #-4]
  406f20:	b	407108 <feof@plt+0x5258>
  406f24:	ldr	x8, [sp, #16]
  406f28:	ldr	x9, [x8, #32]
  406f2c:	cbnz	x9, 406f48 <feof@plt+0x5098>
  406f30:	mov	x0, #0x80                  	// #128
  406f34:	bl	4019e0 <_Znam@plt>
  406f38:	ldr	x8, [sp, #16]
  406f3c:	str	x0, [x8, #32]
  406f40:	mov	w9, #0x80                  	// #128
  406f44:	str	w9, [x8, #20]
  406f48:	stur	wzr, [x29, #-20]
  406f4c:	ldr	x8, [sp, #16]
  406f50:	ldr	x0, [x8]
  406f54:	bl	401c50 <getc@plt>
  406f58:	stur	w0, [x29, #-24]
  406f5c:	ldur	w9, [x29, #-24]
  406f60:	mov	w10, #0xffffffff            	// #-1
  406f64:	cmp	w9, w10
  406f68:	b.ne	406f70 <feof@plt+0x50c0>  // b.any
  406f6c:	b	40706c <feof@plt+0x51bc>
  406f70:	ldur	w0, [x29, #-24]
  406f74:	bl	40b3fc <feof@plt+0x954c>
  406f78:	cbz	w0, 406fb8 <feof@plt+0x5108>
  406f7c:	ldur	w1, [x29, #-24]
  406f80:	add	x8, sp, #0x28
  406f84:	mov	x0, x8
  406f88:	str	x8, [sp, #8]
  406f8c:	bl	406658 <feof@plt+0x47a8>
  406f90:	ldr	x0, [sp, #16]
  406f94:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  406f98:	add	x1, x1, #0xf08
  406f9c:	ldr	x2, [sp, #8]
  406fa0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  406fa4:	add	x8, x8, #0x60
  406fa8:	mov	x3, x8
  406fac:	mov	x4, x8
  406fb0:	bl	407118 <feof@plt+0x5268>
  406fb4:	b	407068 <feof@plt+0x51b8>
  406fb8:	ldur	w8, [x29, #-20]
  406fbc:	add	w8, w8, #0x1
  406fc0:	ldr	x9, [sp, #16]
  406fc4:	ldr	w10, [x9, #20]
  406fc8:	cmp	w8, w10
  406fcc:	b.lt	407034 <feof@plt+0x5184>  // b.tstop
  406fd0:	ldr	x8, [sp, #16]
  406fd4:	ldr	x9, [x8, #32]
  406fd8:	str	x9, [sp, #32]
  406fdc:	ldr	w10, [x8, #20]
  406fe0:	mov	w11, #0x2                   	// #2
  406fe4:	mul	w10, w10, w11
  406fe8:	mov	w0, w10
  406fec:	sxtw	x0, w0
  406ff0:	bl	4019e0 <_Znam@plt>
  406ff4:	ldr	x8, [sp, #16]
  406ff8:	str	x0, [x8, #32]
  406ffc:	ldr	x0, [x8, #32]
  407000:	ldr	x1, [sp, #32]
  407004:	ldrsw	x2, [x8, #20]
  407008:	bl	401a00 <memcpy@plt>
  40700c:	ldr	x8, [sp, #32]
  407010:	str	x8, [sp]
  407014:	cbz	x8, 407020 <feof@plt+0x5170>
  407018:	ldr	x0, [sp]
  40701c:	bl	401cf0 <_ZdaPv@plt>
  407020:	ldr	x8, [sp, #16]
  407024:	ldr	w9, [x8, #20]
  407028:	mov	w10, #0x2                   	// #2
  40702c:	mul	w9, w9, w10
  407030:	str	w9, [x8, #20]
  407034:	ldur	w8, [x29, #-24]
  407038:	ldr	x9, [sp, #16]
  40703c:	ldr	x10, [x9, #32]
  407040:	ldursw	x11, [x29, #-20]
  407044:	mov	w12, w11
  407048:	add	w12, w12, #0x1
  40704c:	stur	w12, [x29, #-20]
  407050:	add	x10, x10, x11
  407054:	strb	w8, [x10]
  407058:	ldur	w8, [x29, #-24]
  40705c:	cmp	w8, #0xa
  407060:	b.ne	407068 <feof@plt+0x51b8>  // b.any
  407064:	b	40706c <feof@plt+0x51bc>
  407068:	b	406f4c <feof@plt+0x509c>
  40706c:	ldur	w8, [x29, #-20]
  407070:	cbnz	w8, 407078 <feof@plt+0x51c8>
  407074:	b	407104 <feof@plt+0x5254>
  407078:	ldr	x8, [sp, #16]
  40707c:	ldr	x9, [x8, #32]
  407080:	ldursw	x10, [x29, #-20]
  407084:	add	x9, x9, x10
  407088:	mov	w11, #0x0                   	// #0
  40708c:	strb	w11, [x9]
  407090:	ldr	w11, [x8, #16]
  407094:	add	w11, w11, #0x1
  407098:	str	w11, [x8, #16]
  40709c:	ldr	x9, [x8, #32]
  4070a0:	str	x9, [sp, #24]
  4070a4:	ldr	x8, [sp, #24]
  4070a8:	ldrb	w1, [x8]
  4070ac:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4070b0:	add	x0, x0, #0xac5
  4070b4:	bl	40b44c <feof@plt+0x959c>
  4070b8:	cbz	w0, 4070cc <feof@plt+0x521c>
  4070bc:	ldr	x8, [sp, #24]
  4070c0:	add	x8, x8, #0x1
  4070c4:	str	x8, [sp, #24]
  4070c8:	b	4070a4 <feof@plt+0x51f4>
  4070cc:	ldr	x8, [sp, #24]
  4070d0:	ldrb	w9, [x8]
  4070d4:	cbz	w9, 407100 <feof@plt+0x5250>
  4070d8:	ldr	x8, [sp, #16]
  4070dc:	ldr	w9, [x8, #24]
  4070e0:	cbz	w9, 4070f4 <feof@plt+0x5244>
  4070e4:	ldr	x8, [sp, #24]
  4070e8:	ldrb	w9, [x8]
  4070ec:	cmp	w9, #0x23
  4070f0:	b.eq	407100 <feof@plt+0x5250>  // b.none
  4070f4:	mov	w8, #0x1                   	// #1
  4070f8:	stur	w8, [x29, #-4]
  4070fc:	b	407108 <feof@plt+0x5258>
  407100:	b	406f48 <feof@plt+0x5098>
  407104:	stur	wzr, [x29, #-4]
  407108:	ldur	w0, [x29, #-4]
  40710c:	ldp	x29, x30, [sp, #80]
  407110:	add	sp, sp, #0x60
  407114:	ret
  407118:	sub	sp, sp, #0x40
  40711c:	stp	x29, x30, [sp, #48]
  407120:	add	x29, sp, #0x30
  407124:	stur	x0, [x29, #-8]
  407128:	stur	x1, [x29, #-16]
  40712c:	str	x2, [sp, #24]
  407130:	str	x3, [sp, #16]
  407134:	str	x4, [sp, #8]
  407138:	ldur	x8, [x29, #-8]
  40713c:	ldr	w9, [x8, #28]
  407140:	str	x8, [sp]
  407144:	cbnz	w9, 407168 <feof@plt+0x52b8>
  407148:	ldr	x8, [sp]
  40714c:	ldr	x0, [x8, #8]
  407150:	ldr	w1, [x8, #16]
  407154:	ldur	x2, [x29, #-16]
  407158:	ldr	x3, [sp, #24]
  40715c:	ldr	x4, [sp, #16]
  407160:	ldr	x5, [sp, #8]
  407164:	bl	406b34 <feof@plt+0x4c84>
  407168:	ldp	x29, x30, [sp, #48]
  40716c:	add	sp, sp, #0x40
  407170:	ret
  407174:	sub	sp, sp, #0x50
  407178:	stp	x29, x30, [sp, #64]
  40717c:	add	x29, sp, #0x40
  407180:	stur	x0, [x29, #-16]
  407184:	ldur	x0, [x29, #-16]
  407188:	bl	40efa8 <feof@plt+0xd0f8>
  40718c:	stur	x0, [x29, #-24]
  407190:	ldur	x8, [x29, #-24]
  407194:	cbz	x8, 40738c <feof@plt+0x54dc>
  407198:	ldur	x8, [x29, #-24]
  40719c:	ldrb	w9, [x8]
  4071a0:	cmp	w9, #0x63
  4071a4:	b.ne	4072ec <feof@plt+0x543c>  // b.any
  4071a8:	ldur	x8, [x29, #-24]
  4071ac:	ldrb	w9, [x8, #1]
  4071b0:	cmp	w9, #0x68
  4071b4:	b.ne	4072ec <feof@plt+0x543c>  // b.any
  4071b8:	ldur	x8, [x29, #-24]
  4071bc:	ldrb	w9, [x8, #2]
  4071c0:	cmp	w9, #0x61
  4071c4:	b.ne	4072ec <feof@plt+0x543c>  // b.any
  4071c8:	ldur	x8, [x29, #-24]
  4071cc:	ldrb	w9, [x8, #3]
  4071d0:	cmp	w9, #0x72
  4071d4:	b.ne	4072ec <feof@plt+0x543c>  // b.any
  4071d8:	ldur	x8, [x29, #-24]
  4071dc:	ldrb	w9, [x8, #4]
  4071e0:	cmp	w9, #0x30
  4071e4:	b.lt	4072ec <feof@plt+0x543c>  // b.tstop
  4071e8:	ldur	x8, [x29, #-24]
  4071ec:	ldrb	w9, [x8, #4]
  4071f0:	cmp	w9, #0x39
  4071f4:	b.gt	4072ec <feof@plt+0x543c>
  4071f8:	ldur	x8, [x29, #-24]
  4071fc:	ldrb	w9, [x8, #4]
  407200:	subs	w9, w9, #0x30
  407204:	stur	w9, [x29, #-28]
  407208:	ldur	x8, [x29, #-24]
  40720c:	ldrb	w9, [x8, #5]
  407210:	cbnz	w9, 407220 <feof@plt+0x5370>
  407214:	ldur	w8, [x29, #-28]
  407218:	stur	w8, [x29, #-4]
  40721c:	b	407394 <feof@plt+0x54e4>
  407220:	ldur	w8, [x29, #-28]
  407224:	cmp	w8, #0x0
  407228:	cset	w8, le
  40722c:	tbnz	w8, #0, 4072ec <feof@plt+0x543c>
  407230:	ldur	x8, [x29, #-24]
  407234:	ldrb	w9, [x8, #5]
  407238:	cmp	w9, #0x30
  40723c:	b.lt	4072ec <feof@plt+0x543c>  // b.tstop
  407240:	ldur	x8, [x29, #-24]
  407244:	ldrb	w9, [x8, #5]
  407248:	cmp	w9, #0x39
  40724c:	b.gt	4072ec <feof@plt+0x543c>
  407250:	ldur	w8, [x29, #-28]
  407254:	mov	w9, #0xa                   	// #10
  407258:	mul	w8, w9, w8
  40725c:	ldur	x10, [x29, #-24]
  407260:	ldrb	w9, [x10, #5]
  407264:	subs	w9, w9, #0x30
  407268:	add	w8, w8, w9
  40726c:	stur	w8, [x29, #-28]
  407270:	ldur	x10, [x29, #-24]
  407274:	ldrb	w8, [x10, #6]
  407278:	cbnz	w8, 407288 <feof@plt+0x53d8>
  40727c:	ldur	w8, [x29, #-28]
  407280:	stur	w8, [x29, #-4]
  407284:	b	407394 <feof@plt+0x54e4>
  407288:	ldur	x8, [x29, #-24]
  40728c:	ldrb	w9, [x8, #6]
  407290:	cmp	w9, #0x30
  407294:	b.lt	4072ec <feof@plt+0x543c>  // b.tstop
  407298:	ldur	x8, [x29, #-24]
  40729c:	ldrb	w9, [x8, #6]
  4072a0:	cmp	w9, #0x39
  4072a4:	b.gt	4072ec <feof@plt+0x543c>
  4072a8:	ldur	w8, [x29, #-28]
  4072ac:	mov	w9, #0xa                   	// #10
  4072b0:	mul	w8, w9, w8
  4072b4:	ldur	x10, [x29, #-24]
  4072b8:	ldrb	w9, [x10, #6]
  4072bc:	subs	w9, w9, #0x30
  4072c0:	add	w8, w8, w9
  4072c4:	stur	w8, [x29, #-28]
  4072c8:	ldur	x10, [x29, #-24]
  4072cc:	ldrb	w8, [x10, #7]
  4072d0:	cbnz	w8, 4072ec <feof@plt+0x543c>
  4072d4:	ldur	w8, [x29, #-28]
  4072d8:	cmp	w8, #0x80
  4072dc:	b.ge	4072ec <feof@plt+0x543c>  // b.tcont
  4072e0:	ldur	w8, [x29, #-28]
  4072e4:	stur	w8, [x29, #-4]
  4072e8:	b	407394 <feof@plt+0x54e4>
  4072ec:	ldur	x0, [x29, #-24]
  4072f0:	bl	4119a4 <_ZdlPvm@@Base+0x2640>
  4072f4:	cbz	x0, 407314 <feof@plt+0x5464>
  4072f8:	ldur	x8, [x29, #-24]
  4072fc:	add	x0, x8, #0x1
  407300:	add	x1, sp, #0x18
  407304:	mov	w2, #0x10                  	// #16
  407308:	bl	401b10 <strtol@plt>
  40730c:	stur	w0, [x29, #-4]
  407310:	b	407394 <feof@plt+0x54e4>
  407314:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  407318:	add	x8, x8, #0xec4
  40731c:	ldrh	w9, [x8]
  407320:	add	x10, sp, #0x14
  407324:	strh	w9, [sp, #20]
  407328:	ldrb	w9, [x8, #2]
  40732c:	strb	w9, [x10, #2]
  407330:	ldur	x8, [x29, #-24]
  407334:	ldrb	w9, [x8, #1]
  407338:	cbnz	w9, 407350 <feof@plt+0x54a0>
  40733c:	ldur	x8, [x29, #-24]
  407340:	ldrb	w9, [x8]
  407344:	add	x8, sp, #0x14
  407348:	strb	w9, [x8, #1]
  40734c:	stur	x8, [x29, #-24]
  407350:	ldur	x0, [x29, #-24]
  407354:	bl	40d904 <feof@plt+0xba54>
  407358:	str	x0, [sp, #8]
  40735c:	ldr	x8, [sp, #8]
  407360:	cbz	x8, 40738c <feof@plt+0x54dc>
  407364:	ldr	x0, [sp, #8]
  407368:	mov	w1, #0x5f                  	// #95
  40736c:	bl	401b30 <strchr@plt>
  407370:	cbnz	x0, 40738c <feof@plt+0x54dc>
  407374:	ldr	x0, [sp, #8]
  407378:	mov	x1, sp
  40737c:	mov	w2, #0x10                  	// #16
  407380:	bl	401b10 <strtol@plt>
  407384:	stur	w0, [x29, #-4]
  407388:	b	407394 <feof@plt+0x54e4>
  40738c:	mov	w8, #0xffffffff            	// #-1
  407390:	stur	w8, [x29, #-4]
  407394:	ldur	w0, [x29, #-4]
  407398:	ldp	x29, x30, [sp, #64]
  40739c:	add	sp, sp, #0x50
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x40
  4073a8:	stp	x29, x30, [sp, #48]
  4073ac:	add	x29, sp, #0x30
  4073b0:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4073b4:	add	x8, x8, #0xec8
  4073b8:	add	x8, x8, #0x10
  4073bc:	mov	x9, xzr
  4073c0:	fmov	d0, xzr
  4073c4:	stur	x0, [x29, #-8]
  4073c8:	stur	x1, [x29, #-16]
  4073cc:	ldur	x10, [x29, #-8]
  4073d0:	str	x8, [x10]
  4073d4:	str	wzr, [x10, #8]
  4073d8:	str	x9, [x10, #16]
  4073dc:	str	wzr, [x10, #24]
  4073e0:	str	wzr, [x10, #28]
  4073e4:	str	x9, [x10, #64]
  4073e8:	str	wzr, [x10, #72]
  4073ec:	str	x9, [x10, #80]
  4073f0:	str	wzr, [x10, #88]
  4073f4:	str	wzr, [x10, #92]
  4073f8:	str	x9, [x10, #96]
  4073fc:	ldur	x0, [x29, #-16]
  407400:	str	x9, [sp, #24]
  407404:	str	d0, [sp, #16]
  407408:	str	x10, [sp, #8]
  40740c:	bl	401a80 <strlen@plt>
  407410:	add	x0, x0, #0x1
  407414:	bl	4019e0 <_Znam@plt>
  407418:	ldr	x8, [sp, #8]
  40741c:	str	x0, [x8, #32]
  407420:	ldr	x0, [x8, #32]
  407424:	ldur	x1, [x29, #-16]
  407428:	bl	401b90 <strcpy@plt>
  40742c:	ldr	x8, [sp, #24]
  407430:	ldr	x9, [sp, #8]
  407434:	str	x8, [x9, #40]
  407438:	ldr	d0, [sp, #16]
  40743c:	str	d0, [x9, #48]
  407440:	str	wzr, [x9, #56]
  407444:	ldp	x29, x30, [sp, #48]
  407448:	add	sp, sp, #0x40
  40744c:	ret
  407450:	sub	sp, sp, #0x80
  407454:	stp	x29, x30, [sp, #112]
  407458:	add	x29, sp, #0x70
  40745c:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  407460:	add	x8, x8, #0xec8
  407464:	add	x8, x8, #0x10
  407468:	stur	x0, [x29, #-8]
  40746c:	ldur	x9, [x29, #-8]
  407470:	str	x8, [x9]
  407474:	stur	wzr, [x29, #-12]
  407478:	stur	x9, [x29, #-48]
  40747c:	ldur	w8, [x29, #-12]
  407480:	ldur	x9, [x29, #-48]
  407484:	ldr	w10, [x9, #88]
  407488:	cmp	w8, w10
  40748c:	b.ge	4074ec <feof@plt+0x563c>  // b.tcont
  407490:	ldur	x8, [x29, #-48]
  407494:	ldr	x9, [x8, #80]
  407498:	ldursw	x10, [x29, #-12]
  40749c:	mov	x11, #0x28                  	// #40
  4074a0:	mul	x10, x11, x10
  4074a4:	add	x9, x9, x10
  4074a8:	ldr	x9, [x9, #32]
  4074ac:	cbz	x9, 4074dc <feof@plt+0x562c>
  4074b0:	ldur	x8, [x29, #-48]
  4074b4:	ldr	x9, [x8, #80]
  4074b8:	ldursw	x10, [x29, #-12]
  4074bc:	mov	x11, #0x28                  	// #40
  4074c0:	mul	x10, x11, x10
  4074c4:	add	x9, x9, x10
  4074c8:	ldr	x9, [x9, #32]
  4074cc:	str	x9, [sp, #56]
  4074d0:	cbz	x9, 4074dc <feof@plt+0x562c>
  4074d4:	ldr	x0, [sp, #56]
  4074d8:	bl	401cf0 <_ZdaPv@plt>
  4074dc:	ldur	w8, [x29, #-12]
  4074e0:	add	w8, w8, #0x1
  4074e4:	stur	w8, [x29, #-12]
  4074e8:	b	40747c <feof@plt+0x55cc>
  4074ec:	ldur	x8, [x29, #-48]
  4074f0:	ldr	x9, [x8, #80]
  4074f4:	str	x9, [sp, #48]
  4074f8:	cbz	x9, 407504 <feof@plt+0x5654>
  4074fc:	ldr	x0, [sp, #48]
  407500:	bl	401cf0 <_ZdaPv@plt>
  407504:	ldur	x8, [x29, #-48]
  407508:	ldr	x9, [x8, #64]
  40750c:	str	x9, [sp, #40]
  407510:	cbz	x9, 40751c <feof@plt+0x566c>
  407514:	ldr	x0, [sp, #40]
  407518:	bl	401cf0 <_ZdaPv@plt>
  40751c:	ldur	x8, [x29, #-48]
  407520:	ldr	x9, [x8, #16]
  407524:	cbz	x9, 4075b4 <feof@plt+0x5704>
  407528:	stur	wzr, [x29, #-16]
  40752c:	ldur	w8, [x29, #-16]
  407530:	cmp	w8, #0x1f7
  407534:	b.ge	40759c <feof@plt+0x56ec>  // b.tcont
  407538:	ldur	x8, [x29, #-48]
  40753c:	ldr	x9, [x8, #16]
  407540:	ldursw	x10, [x29, #-16]
  407544:	mov	x11, #0x8                   	// #8
  407548:	mul	x10, x11, x10
  40754c:	add	x9, x9, x10
  407550:	ldr	x9, [x9]
  407554:	stur	x9, [x29, #-24]
  407558:	ldur	x8, [x29, #-24]
  40755c:	cbz	x8, 40758c <feof@plt+0x56dc>
  407560:	ldur	x8, [x29, #-24]
  407564:	stur	x8, [x29, #-32]
  407568:	ldur	x8, [x29, #-24]
  40756c:	ldr	x8, [x8, #24]
  407570:	stur	x8, [x29, #-24]
  407574:	ldur	x8, [x29, #-32]
  407578:	str	x8, [sp, #32]
  40757c:	cbz	x8, 407588 <feof@plt+0x56d8>
  407580:	ldr	x0, [sp, #32]
  407584:	bl	40f338 <_ZdlPv@@Base>
  407588:	b	407558 <feof@plt+0x56a8>
  40758c:	ldur	w8, [x29, #-16]
  407590:	add	w8, w8, #0x1
  407594:	stur	w8, [x29, #-16]
  407598:	b	40752c <feof@plt+0x567c>
  40759c:	ldur	x8, [x29, #-48]
  4075a0:	ldr	x9, [x8, #16]
  4075a4:	str	x9, [sp, #24]
  4075a8:	cbz	x9, 4075b4 <feof@plt+0x5704>
  4075ac:	ldr	x0, [sp, #24]
  4075b0:	bl	401cf0 <_ZdaPv@plt>
  4075b4:	ldur	x8, [x29, #-48]
  4075b8:	ldr	x9, [x8, #32]
  4075bc:	str	x9, [sp, #16]
  4075c0:	cbz	x9, 4075cc <feof@plt+0x571c>
  4075c4:	ldr	x0, [sp, #16]
  4075c8:	bl	401cf0 <_ZdaPv@plt>
  4075cc:	ldur	x8, [x29, #-48]
  4075d0:	ldr	x9, [x8, #40]
  4075d4:	str	x9, [sp, #8]
  4075d8:	cbz	x9, 4075e4 <feof@plt+0x5734>
  4075dc:	ldr	x0, [sp, #8]
  4075e0:	bl	401cf0 <_ZdaPv@plt>
  4075e4:	ldur	x8, [x29, #-48]
  4075e8:	ldr	x9, [x8, #96]
  4075ec:	cbz	x9, 407630 <feof@plt+0x5780>
  4075f0:	ldur	x8, [x29, #-48]
  4075f4:	ldr	x9, [x8, #96]
  4075f8:	stur	x9, [x29, #-40]
  4075fc:	ldr	x9, [x8, #96]
  407600:	ldr	x9, [x9]
  407604:	str	x9, [x8, #96]
  407608:	ldur	x9, [x29, #-40]
  40760c:	str	x9, [sp]
  407610:	cbz	x9, 40762c <feof@plt+0x577c>
  407614:	ldr	x0, [sp]
  407618:	adrp	x8, 407000 <feof@plt+0x5150>
  40761c:	add	x8, x8, #0xacc
  407620:	blr	x8
  407624:	ldr	x0, [sp]
  407628:	bl	40f338 <_ZdlPv@@Base>
  40762c:	b	4075e4 <feof@plt+0x5734>
  407630:	ldp	x29, x30, [sp, #112]
  407634:	add	sp, sp, #0x80
  407638:	ret
  40763c:	sub	sp, sp, #0x20
  407640:	stp	x29, x30, [sp, #16]
  407644:	add	x29, sp, #0x10
  407648:	adrp	x8, 407000 <feof@plt+0x5150>
  40764c:	add	x8, x8, #0x450
  407650:	str	x0, [sp, #8]
  407654:	ldr	x9, [sp, #8]
  407658:	mov	x0, x9
  40765c:	str	x9, [sp]
  407660:	blr	x8
  407664:	ldr	x0, [sp]
  407668:	bl	40f338 <_ZdlPv@@Base>
  40766c:	ldp	x29, x30, [sp, #16]
  407670:	add	sp, sp, #0x20
  407674:	ret
  407678:	sub	sp, sp, #0x40
  40767c:	stp	x29, x30, [sp, #48]
  407680:	add	x29, sp, #0x30
  407684:	fmov	d0, xzr
  407688:	stur	x0, [x29, #-16]
  40768c:	sturb	w1, [x29, #-17]
  407690:	str	d0, [sp, #16]
  407694:	ldurb	w8, [x29, #-17]
  407698:	subs	w8, w8, #0x50
  40769c:	mov	w9, w8
  4076a0:	ubfx	x9, x9, #0, #32
  4076a4:	cmp	x9, #0x20
  4076a8:	str	x9, [sp, #8]
  4076ac:	b.hi	40770c <feof@plt+0x585c>  // b.pmore
  4076b0:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4076b4:	add	x8, x8, #0xe40
  4076b8:	ldr	x11, [sp, #8]
  4076bc:	ldrsw	x10, [x8, x11, lsl #2]
  4076c0:	add	x9, x8, x10
  4076c4:	br	x9
  4076c8:	fmov	d0, #1.000000000000000000e+00
  4076cc:	str	d0, [sp, #16]
  4076d0:	b	407724 <feof@plt+0x5874>
  4076d4:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  4076d8:	fmov	d0, x8
  4076dc:	str	d0, [sp, #16]
  4076e0:	b	407724 <feof@plt+0x5874>
  4076e4:	fmov	d0, #6.000000000000000000e+00
  4076e8:	str	d0, [sp, #16]
  4076ec:	b	407724 <feof@plt+0x5874>
  4076f0:	mov	x8, #0xb852                	// #47186
  4076f4:	movk	x8, #0x851e, lsl #16
  4076f8:	movk	x8, #0x51eb, lsl #32
  4076fc:	movk	x8, #0x4004, lsl #48
  407700:	fmov	d0, x8
  407704:	str	d0, [sp, #16]
  407708:	b	407724 <feof@plt+0x5874>
  40770c:	mov	w8, wzr
  407710:	mov	w0, w8
  407714:	mov	w1, #0x11f                 	// #287
  407718:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  40771c:	add	x2, x2, #0xf2a
  407720:	bl	4069c8 <feof@plt+0x4b18>
  407724:	ldr	d0, [sp, #16]
  407728:	fcmp	d0, #0.0
  40772c:	cset	w8, ne  // ne = any
  407730:	tbnz	w8, #0, 407738 <feof@plt+0x5888>
  407734:	b	407758 <feof@plt+0x58a8>
  407738:	ldr	d0, [sp, #16]
  40773c:	ldur	x8, [x29, #-16]
  407740:	ldr	d1, [x8]
  407744:	fdiv	d0, d1, d0
  407748:	str	d0, [x8]
  40774c:	mov	w9, #0x1                   	// #1
  407750:	stur	w9, [x29, #-4]
  407754:	b	40775c <feof@plt+0x58ac>
  407758:	stur	wzr, [x29, #-4]
  40775c:	ldur	w0, [x29, #-4]
  407760:	ldp	x29, x30, [sp, #48]
  407764:	add	sp, sp, #0x40
  407768:	ret
  40776c:	sub	sp, sp, #0x60
  407770:	stp	x29, x30, [sp, #80]
  407774:	add	x29, sp, #0x50
  407778:	mov	x8, #0x2d18                	// #11544
  40777c:	movk	x8, #0x5444, lsl #16
  407780:	movk	x8, #0x21fb, lsl #32
  407784:	movk	x8, #0x4009, lsl #48
  407788:	fmov	d0, x8
  40778c:	mov	x8, #0x800000000000        	// #140737488355328
  407790:	movk	x8, #0x4066, lsl #48
  407794:	fmov	d1, x8
  407798:	fmov	d2, #5.000000000000000000e-01
  40779c:	stur	x0, [x29, #-8]
  4077a0:	stur	x1, [x29, #-16]
  4077a4:	stur	w2, [x29, #-20]
  4077a8:	stur	w3, [x29, #-24]
  4077ac:	ldur	x8, [x29, #-8]
  4077b0:	ldur	x1, [x29, #-16]
  4077b4:	ldur	w2, [x29, #-20]
  4077b8:	mov	x0, x8
  4077bc:	str	d0, [sp, #40]
  4077c0:	str	d1, [sp, #32]
  4077c4:	str	d2, [sp, #24]
  4077c8:	str	x8, [sp, #16]
  4077cc:	bl	40782c <feof@plt+0x597c>
  4077d0:	stur	w0, [x29, #-28]
  4077d4:	ldur	w9, [x29, #-28]
  4077d8:	scvtf	d0, w9
  4077dc:	ldr	x8, [sp, #16]
  4077e0:	ldr	d1, [x8, #48]
  4077e4:	ldur	w9, [x29, #-24]
  4077e8:	scvtf	d2, w9
  4077ec:	fadd	d1, d1, d2
  4077f0:	ldr	d2, [sp, #40]
  4077f4:	fmul	d1, d1, d2
  4077f8:	ldr	d3, [sp, #32]
  4077fc:	fdiv	d1, d1, d3
  407800:	str	d0, [sp, #8]
  407804:	mov	v0.16b, v1.16b
  407808:	bl	401e40 <tan@plt>
  40780c:	ldr	d1, [sp, #8]
  407810:	fmul	d0, d1, d0
  407814:	ldr	d2, [sp, #24]
  407818:	fadd	d0, d0, d2
  40781c:	fcvtzs	w0, d0
  407820:	ldp	x29, x30, [sp, #80]
  407824:	add	sp, sp, #0x60
  407828:	ret
  40782c:	sub	sp, sp, #0x50
  407830:	stp	x29, x30, [sp, #64]
  407834:	add	x29, sp, #0x40
  407838:	mov	w8, #0x190                 	// #400
  40783c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  407840:	add	x9, x9, #0xf2a
  407844:	stur	x0, [x29, #-16]
  407848:	stur	x1, [x29, #-24]
  40784c:	stur	w2, [x29, #-28]
  407850:	ldur	x10, [x29, #-16]
  407854:	ldur	x0, [x29, #-24]
  407858:	str	w8, [sp, #28]
  40785c:	str	x9, [sp, #16]
  407860:	str	x10, [sp, #8]
  407864:	bl	40b470 <feof@plt+0x95c0>
  407868:	str	w0, [sp, #32]
  40786c:	ldr	w8, [sp, #32]
  407870:	cmp	w8, #0x0
  407874:	cset	w8, ge  // ge = tcont
  407878:	and	w0, w8, #0x1
  40787c:	ldr	w1, [sp, #28]
  407880:	ldr	x2, [sp, #16]
  407884:	bl	4069c8 <feof@plt+0x4b18>
  407888:	ldr	w8, [sp, #32]
  40788c:	ldr	x9, [sp, #8]
  407890:	ldr	w11, [x9, #72]
  407894:	cmp	w8, w11
  407898:	b.ge	4078f0 <feof@plt+0x5a40>  // b.tcont
  40789c:	ldr	x8, [sp, #8]
  4078a0:	ldr	x9, [x8, #64]
  4078a4:	ldrsw	x10, [sp, #32]
  4078a8:	ldr	w11, [x9, x10, lsl #2]
  4078ac:	cmp	w11, #0x0
  4078b0:	cset	w11, lt  // lt = tstop
  4078b4:	tbnz	w11, #0, 4078f0 <feof@plt+0x5a40>
  4078b8:	ldr	x8, [sp, #8]
  4078bc:	ldr	x9, [x8, #80]
  4078c0:	ldr	x10, [x8, #64]
  4078c4:	ldrsw	x11, [sp, #32]
  4078c8:	ldrsw	x10, [x10, x11, lsl #2]
  4078cc:	mov	x11, #0x28                  	// #40
  4078d0:	mul	x10, x11, x10
  4078d4:	add	x9, x9, x10
  4078d8:	ldr	w1, [x9, #12]
  4078dc:	ldur	w2, [x29, #-28]
  4078e0:	mov	x0, x8
  4078e4:	bl	40b4a0 <feof@plt+0x95f0>
  4078e8:	stur	w0, [x29, #-4]
  4078ec:	b	40790c <feof@plt+0x5a5c>
  4078f0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4078f4:	add	x8, x8, #0xc8
  4078f8:	ldr	w9, [x8]
  4078fc:	cbz	w9, 407908 <feof@plt+0x5a58>
  407900:	stur	wzr, [x29, #-4]
  407904:	b	40790c <feof@plt+0x5a5c>
  407908:	bl	401e00 <abort@plt>
  40790c:	ldur	w0, [x29, #-4]
  407910:	ldp	x29, x30, [sp, #64]
  407914:	add	sp, sp, #0x50
  407918:	ret
  40791c:	sub	sp, sp, #0x40
  407920:	stp	x29, x30, [sp, #48]
  407924:	add	x29, sp, #0x30
  407928:	mov	w8, #0x132                 	// #306
  40792c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  407930:	add	x2, x2, #0xf2a
  407934:	stur	x0, [x29, #-16]
  407938:	str	x1, [sp, #24]
  40793c:	ldur	x9, [x29, #-16]
  407940:	ldr	x0, [sp, #24]
  407944:	str	w8, [sp, #16]
  407948:	str	x2, [sp, #8]
  40794c:	str	x9, [sp]
  407950:	bl	40b470 <feof@plt+0x95c0>
  407954:	str	w0, [sp, #20]
  407958:	ldr	w8, [sp, #20]
  40795c:	cmp	w8, #0x0
  407960:	cset	w8, ge  // ge = tcont
  407964:	and	w0, w8, #0x1
  407968:	ldr	w1, [sp, #16]
  40796c:	ldr	x2, [sp, #8]
  407970:	bl	4069c8 <feof@plt+0x4b18>
  407974:	ldr	w8, [sp, #20]
  407978:	ldr	x9, [sp]
  40797c:	ldr	w10, [x9, #72]
  407980:	cmp	w8, w10
  407984:	b.ge	4079b0 <feof@plt+0x5b00>  // b.tcont
  407988:	ldr	x8, [sp]
  40798c:	ldr	x9, [x8, #64]
  407990:	ldrsw	x10, [sp, #20]
  407994:	ldr	w11, [x9, x10, lsl #2]
  407998:	cmp	w11, #0x0
  40799c:	cset	w11, lt  // lt = tstop
  4079a0:	tbnz	w11, #0, 4079b0 <feof@plt+0x5b00>
  4079a4:	mov	w8, #0x1                   	// #1
  4079a8:	stur	w8, [x29, #-4]
  4079ac:	b	407a04 <feof@plt+0x5b54>
  4079b0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4079b4:	add	x8, x8, #0xc8
  4079b8:	ldr	w9, [x8]
  4079bc:	cbz	w9, 407a00 <feof@plt+0x5b50>
  4079c0:	ldr	x0, [sp, #24]
  4079c4:	bl	407174 <feof@plt+0x52c4>
  4079c8:	cmp	w0, #0x0
  4079cc:	cset	w8, lt  // lt = tstop
  4079d0:	tbnz	w8, #0, 4079e0 <feof@plt+0x5b30>
  4079d4:	mov	w8, #0x1                   	// #1
  4079d8:	stur	w8, [x29, #-4]
  4079dc:	b	407a04 <feof@plt+0x5b54>
  4079e0:	ldr	x0, [sp, #24]
  4079e4:	bl	40b488 <feof@plt+0x95d8>
  4079e8:	cmp	w0, #0x0
  4079ec:	cset	w8, lt  // lt = tstop
  4079f0:	tbnz	w8, #0, 407a00 <feof@plt+0x5b50>
  4079f4:	mov	w8, #0x1                   	// #1
  4079f8:	stur	w8, [x29, #-4]
  4079fc:	b	407a04 <feof@plt+0x5b54>
  407a00:	stur	wzr, [x29, #-4]
  407a04:	ldur	w0, [x29, #-4]
  407a08:	ldp	x29, x30, [sp, #48]
  407a0c:	add	sp, sp, #0x40
  407a10:	ret
  407a14:	sub	sp, sp, #0x10
  407a18:	str	x0, [sp, #8]
  407a1c:	ldr	x8, [sp, #8]
  407a20:	ldr	w0, [x8, #28]
  407a24:	add	sp, sp, #0x10
  407a28:	ret
  407a2c:	sub	sp, sp, #0x40
  407a30:	stp	x29, x30, [sp, #48]
  407a34:	add	x29, sp, #0x30
  407a38:	mov	x8, #0x4                   	// #4
  407a3c:	mov	x9, #0xffffffffffffffff    	// #-1
  407a40:	stur	x0, [x29, #-8]
  407a44:	stur	w1, [x29, #-12]
  407a48:	stur	w2, [x29, #-16]
  407a4c:	str	x3, [sp, #24]
  407a50:	ldur	x10, [x29, #-8]
  407a54:	ldr	x11, [sp, #24]
  407a58:	str	x11, [x10]
  407a5c:	ldur	w12, [x29, #-12]
  407a60:	str	w12, [x10, #8]
  407a64:	ldursw	x11, [x29, #-16]
  407a68:	mul	x13, x11, x8
  407a6c:	umulh	x8, x11, x8
  407a70:	cmp	x8, #0x0
  407a74:	csel	x0, x9, x13, ne  // ne = any
  407a78:	str	x10, [sp, #8]
  407a7c:	bl	4019e0 <_Znam@plt>
  407a80:	ldr	x8, [sp, #8]
  407a84:	str	x0, [x8, #16]
  407a88:	str	wzr, [sp, #20]
  407a8c:	ldr	w8, [sp, #20]
  407a90:	ldur	w9, [x29, #-16]
  407a94:	cmp	w8, w9
  407a98:	b.ge	407ac0 <feof@plt+0x5c10>  // b.tcont
  407a9c:	ldr	x8, [sp, #8]
  407aa0:	ldr	x9, [x8, #16]
  407aa4:	ldrsw	x10, [sp, #20]
  407aa8:	mov	w11, #0xffffffff            	// #-1
  407aac:	str	w11, [x9, x10, lsl #2]
  407ab0:	ldr	w8, [sp, #20]
  407ab4:	add	w8, w8, #0x1
  407ab8:	str	w8, [sp, #20]
  407abc:	b	407a8c <feof@plt+0x5bdc>
  407ac0:	ldp	x29, x30, [sp, #48]
  407ac4:	add	sp, sp, #0x40
  407ac8:	ret
  407acc:	sub	sp, sp, #0x20
  407ad0:	stp	x29, x30, [sp, #16]
  407ad4:	add	x29, sp, #0x10
  407ad8:	str	x0, [sp, #8]
  407adc:	ldr	x8, [sp, #8]
  407ae0:	ldr	x8, [x8, #16]
  407ae4:	str	x8, [sp]
  407ae8:	cbz	x8, 407af4 <feof@plt+0x5c44>
  407aec:	ldr	x0, [sp]
  407af0:	bl	401cf0 <_ZdaPv@plt>
  407af4:	ldp	x29, x30, [sp, #16]
  407af8:	add	sp, sp, #0x20
  407afc:	ret
  407b00:	sub	sp, sp, #0x90
  407b04:	stp	x29, x30, [sp, #128]
  407b08:	add	x29, sp, #0x80
  407b0c:	mov	w8, #0x158                 	// #344
  407b10:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  407b14:	add	x9, x9, #0xf2a
  407b18:	stur	x0, [x29, #-16]
  407b1c:	stur	x1, [x29, #-24]
  407b20:	stur	w2, [x29, #-28]
  407b24:	ldur	x10, [x29, #-16]
  407b28:	ldur	x0, [x29, #-24]
  407b2c:	str	w8, [sp, #36]
  407b30:	str	x9, [sp, #24]
  407b34:	str	x10, [sp, #16]
  407b38:	bl	40b470 <feof@plt+0x95c0>
  407b3c:	stur	w0, [x29, #-32]
  407b40:	ldur	w8, [x29, #-32]
  407b44:	cmp	w8, #0x0
  407b48:	cset	w8, ge  // ge = tcont
  407b4c:	and	w0, w8, #0x1
  407b50:	ldr	w1, [sp, #36]
  407b54:	ldr	x2, [sp, #24]
  407b58:	bl	4069c8 <feof@plt+0x4b18>
  407b5c:	ldr	x9, [sp, #16]
  407b60:	ldr	w8, [x9, #56]
  407b64:	cbnz	w8, 407b74 <feof@plt+0x5cc4>
  407b68:	ldur	w8, [x29, #-28]
  407b6c:	stur	w8, [x29, #-36]
  407b70:	b	407bf0 <feof@plt+0x5d40>
  407b74:	ldur	w8, [x29, #-28]
  407b78:	ldr	x9, [sp, #16]
  407b7c:	ldr	w10, [x9, #56]
  407b80:	mov	w11, #0xfe0b                	// #65035
  407b84:	movk	w11, #0x7fff, lsl #16
  407b88:	sdiv	w10, w11, w10
  407b8c:	cmp	w8, w10
  407b90:	b.gt	407bb8 <feof@plt+0x5d08>
  407b94:	ldur	w8, [x29, #-28]
  407b98:	ldr	x9, [sp, #16]
  407b9c:	ldr	w10, [x9, #56]
  407ba0:	mul	w8, w8, w10
  407ba4:	add	w8, w8, #0x1f4
  407ba8:	mov	w10, #0x3e8                 	// #1000
  407bac:	sdiv	w8, w8, w10
  407bb0:	stur	w8, [x29, #-36]
  407bb4:	b	407bf0 <feof@plt+0x5d40>
  407bb8:	ldur	w8, [x29, #-28]
  407bbc:	scvtf	d0, w8
  407bc0:	ldr	x9, [sp, #16]
  407bc4:	ldr	w8, [x9, #56]
  407bc8:	scvtf	d1, w8
  407bcc:	fmul	d0, d0, d1
  407bd0:	mov	x10, #0x400000000000        	// #70368744177664
  407bd4:	movk	x10, #0x408f, lsl #48
  407bd8:	fmov	d1, x10
  407bdc:	fdiv	d0, d0, d1
  407be0:	fmov	d1, #5.000000000000000000e-01
  407be4:	fadd	d0, d0, d1
  407be8:	fcvtzs	w8, d0
  407bec:	stur	w8, [x29, #-36]
  407bf0:	ldur	w8, [x29, #-32]
  407bf4:	ldr	x9, [sp, #16]
  407bf8:	ldr	w10, [x9, #72]
  407bfc:	cmp	w8, w10
  407c00:	b.ge	407e48 <feof@plt+0x5f98>  // b.tcont
  407c04:	ldr	x8, [sp, #16]
  407c08:	ldr	x9, [x8, #64]
  407c0c:	ldursw	x10, [x29, #-32]
  407c10:	ldr	w11, [x9, x10, lsl #2]
  407c14:	cmp	w11, #0x0
  407c18:	cset	w11, lt  // lt = tstop
  407c1c:	tbnz	w11, #0, 407e48 <feof@plt+0x5f98>
  407c20:	ldr	x8, [sp, #16]
  407c24:	ldr	x9, [x8, #64]
  407c28:	ldursw	x10, [x29, #-32]
  407c2c:	ldr	w11, [x9, x10, lsl #2]
  407c30:	stur	w11, [x29, #-40]
  407c34:	ldur	w11, [x29, #-36]
  407c38:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  407c3c:	add	x9, x9, #0x9c
  407c40:	ldr	w12, [x9]
  407c44:	cmp	w11, w12
  407c48:	b.eq	407c5c <feof@plt+0x5dac>  // b.none
  407c4c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  407c50:	add	x8, x8, #0xc0
  407c54:	ldr	w9, [x8]
  407c58:	cbz	w9, 407c80 <feof@plt+0x5dd0>
  407c5c:	ldr	x8, [sp, #16]
  407c60:	ldr	x9, [x8, #80]
  407c64:	ldursw	x10, [x29, #-40]
  407c68:	mov	x11, #0x28                  	// #40
  407c6c:	mul	x10, x11, x10
  407c70:	add	x9, x9, x10
  407c74:	ldr	w12, [x9, #8]
  407c78:	stur	w12, [x29, #-4]
  407c7c:	b	407ee0 <feof@plt+0x6030>
  407c80:	ldr	x8, [sp, #16]
  407c84:	ldr	x9, [x8, #96]
  407c88:	cbnz	x9, 407ce0 <feof@plt+0x5e30>
  407c8c:	mov	x0, #0x18                  	// #24
  407c90:	bl	40f260 <_Znwm@@Base>
  407c94:	ldur	w1, [x29, #-36]
  407c98:	ldr	x8, [sp, #16]
  407c9c:	ldr	w2, [x8, #92]
  407ca0:	str	x0, [sp, #8]
  407ca4:	mov	x9, xzr
  407ca8:	mov	x3, x9
  407cac:	adrp	x9, 407000 <feof@plt+0x5150>
  407cb0:	add	x9, x9, #0xa2c
  407cb4:	blr	x9
  407cb8:	b	407cbc <feof@plt+0x5e0c>
  407cbc:	ldr	x8, [sp, #8]
  407cc0:	ldr	x9, [sp, #16]
  407cc4:	str	x8, [x9, #96]
  407cc8:	b	407dd4 <feof@plt+0x5f24>
  407ccc:	stur	x0, [x29, #-48]
  407cd0:	stur	w1, [x29, #-52]
  407cd4:	ldr	x0, [sp, #8]
  407cd8:	bl	40f338 <_ZdlPv@@Base>
  407cdc:	b	407ef0 <feof@plt+0x6040>
  407ce0:	ldr	x8, [sp, #16]
  407ce4:	ldr	x9, [x8, #96]
  407ce8:	ldr	w10, [x9, #8]
  407cec:	ldur	w11, [x29, #-36]
  407cf0:	cmp	w10, w11
  407cf4:	b.eq	407dd4 <feof@plt+0x5f24>  // b.none
  407cf8:	ldr	x8, [sp, #16]
  407cfc:	add	x9, x8, #0x60
  407d00:	str	x9, [sp, #64]
  407d04:	ldr	x8, [sp, #64]
  407d08:	ldr	x8, [x8]
  407d0c:	cbz	x8, 407d3c <feof@plt+0x5e8c>
  407d10:	ldr	x8, [sp, #64]
  407d14:	ldr	x8, [x8]
  407d18:	ldr	w9, [x8, #8]
  407d1c:	ldur	w10, [x29, #-36]
  407d20:	cmp	w9, w10
  407d24:	b.ne	407d2c <feof@plt+0x5e7c>  // b.any
  407d28:	b	407d3c <feof@plt+0x5e8c>
  407d2c:	ldr	x8, [sp, #64]
  407d30:	ldr	x8, [x8]
  407d34:	str	x8, [sp, #64]
  407d38:	b	407d04 <feof@plt+0x5e54>
  407d3c:	ldr	x8, [sp, #64]
  407d40:	ldr	x8, [x8]
  407d44:	cbz	x8, 407d84 <feof@plt+0x5ed4>
  407d48:	ldr	x8, [sp, #64]
  407d4c:	ldr	x8, [x8]
  407d50:	str	x8, [sp, #56]
  407d54:	ldr	x8, [sp, #64]
  407d58:	ldr	x8, [x8]
  407d5c:	ldr	x8, [x8]
  407d60:	ldr	x9, [sp, #64]
  407d64:	str	x8, [x9]
  407d68:	ldr	x8, [sp, #16]
  407d6c:	ldr	x9, [x8, #96]
  407d70:	ldr	x10, [sp, #56]
  407d74:	str	x9, [x10]
  407d78:	ldr	x9, [sp, #56]
  407d7c:	str	x9, [x8, #96]
  407d80:	b	407dd4 <feof@plt+0x5f24>
  407d84:	mov	x0, #0x18                  	// #24
  407d88:	bl	40f260 <_Znwm@@Base>
  407d8c:	ldur	w1, [x29, #-36]
  407d90:	ldr	x8, [sp, #16]
  407d94:	ldr	w2, [x8, #92]
  407d98:	ldr	x3, [x8, #96]
  407d9c:	str	x0, [sp]
  407da0:	adrp	x9, 407000 <feof@plt+0x5150>
  407da4:	add	x9, x9, #0xa2c
  407da8:	blr	x9
  407dac:	b	407db0 <feof@plt+0x5f00>
  407db0:	ldr	x8, [sp]
  407db4:	ldr	x9, [sp, #16]
  407db8:	str	x8, [x9, #96]
  407dbc:	b	407dd4 <feof@plt+0x5f24>
  407dc0:	stur	x0, [x29, #-48]
  407dc4:	stur	w1, [x29, #-52]
  407dc8:	ldr	x0, [sp]
  407dcc:	bl	40f338 <_ZdlPv@@Base>
  407dd0:	b	407ef0 <feof@plt+0x6040>
  407dd4:	ldr	x8, [sp, #16]
  407dd8:	ldr	x9, [x8, #96]
  407ddc:	ldr	x9, [x9, #16]
  407de0:	ldursw	x10, [x29, #-40]
  407de4:	mov	x11, #0x4                   	// #4
  407de8:	mul	x10, x11, x10
  407dec:	add	x9, x9, x10
  407df0:	str	x9, [sp, #48]
  407df4:	ldr	x9, [sp, #48]
  407df8:	ldr	w12, [x9]
  407dfc:	cmp	w12, #0x0
  407e00:	cset	w12, ge  // ge = tcont
  407e04:	tbnz	w12, #0, 407e38 <feof@plt+0x5f88>
  407e08:	ldr	x8, [sp, #16]
  407e0c:	ldr	x9, [x8, #80]
  407e10:	ldursw	x10, [x29, #-40]
  407e14:	mov	x11, #0x28                  	// #40
  407e18:	mul	x10, x11, x10
  407e1c:	add	x9, x9, x10
  407e20:	ldr	w1, [x9, #8]
  407e24:	ldur	w2, [x29, #-28]
  407e28:	mov	x0, x8
  407e2c:	bl	40b4a0 <feof@plt+0x95f0>
  407e30:	ldr	x8, [sp, #48]
  407e34:	str	w0, [x8]
  407e38:	ldr	x8, [sp, #48]
  407e3c:	ldr	w9, [x8]
  407e40:	stur	w9, [x29, #-4]
  407e44:	b	407ee0 <feof@plt+0x6030>
  407e48:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  407e4c:	add	x8, x8, #0xc8
  407e50:	ldr	w9, [x8]
  407e54:	cbz	w9, 407edc <feof@plt+0x602c>
  407e58:	mov	w8, #0x18                  	// #24
  407e5c:	str	w8, [sp, #44]
  407e60:	ldur	x1, [x29, #-24]
  407e64:	ldr	x0, [sp, #16]
  407e68:	bl	407ef8 <feof@plt+0x6048>
  407e6c:	bl	401d60 <wcwidth@plt>
  407e70:	str	w0, [sp, #40]
  407e74:	ldr	w8, [sp, #40]
  407e78:	cmp	w8, #0x1
  407e7c:	b.le	407e90 <feof@plt+0x5fe0>
  407e80:	ldr	w8, [sp, #40]
  407e84:	ldr	w9, [sp, #44]
  407e88:	mul	w8, w9, w8
  407e8c:	str	w8, [sp, #44]
  407e90:	ldur	w8, [x29, #-36]
  407e94:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  407e98:	add	x9, x9, #0x9c
  407e9c:	ldr	w10, [x9]
  407ea0:	cmp	w8, w10
  407ea4:	b.eq	407eb8 <feof@plt+0x6008>  // b.none
  407ea8:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  407eac:	add	x8, x8, #0xc0
  407eb0:	ldr	w9, [x8]
  407eb4:	cbz	w9, 407ec4 <feof@plt+0x6014>
  407eb8:	ldr	w8, [sp, #44]
  407ebc:	stur	w8, [x29, #-4]
  407ec0:	b	407ee0 <feof@plt+0x6030>
  407ec4:	ldr	w1, [sp, #44]
  407ec8:	ldur	w2, [x29, #-28]
  407ecc:	ldr	x0, [sp, #16]
  407ed0:	bl	40b4a0 <feof@plt+0x95f0>
  407ed4:	stur	w0, [x29, #-4]
  407ed8:	b	407ee0 <feof@plt+0x6030>
  407edc:	bl	401e00 <abort@plt>
  407ee0:	ldur	w0, [x29, #-4]
  407ee4:	ldp	x29, x30, [sp, #128]
  407ee8:	add	sp, sp, #0x90
  407eec:	ret
  407ef0:	ldur	x0, [x29, #-48]
  407ef4:	bl	401e60 <_Unwind_Resume@plt>
  407ef8:	sub	sp, sp, #0x50
  407efc:	stp	x29, x30, [sp, #64]
  407f00:	add	x29, sp, #0x40
  407f04:	mov	w8, #0x224                 	// #548
  407f08:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  407f0c:	add	x2, x2, #0xf2a
  407f10:	stur	x0, [x29, #-16]
  407f14:	stur	x1, [x29, #-24]
  407f18:	ldur	x9, [x29, #-16]
  407f1c:	ldur	x0, [x29, #-24]
  407f20:	str	w8, [sp, #24]
  407f24:	str	x2, [sp, #16]
  407f28:	str	x9, [sp, #8]
  407f2c:	bl	40b470 <feof@plt+0x95c0>
  407f30:	stur	w0, [x29, #-28]
  407f34:	ldur	w8, [x29, #-28]
  407f38:	cmp	w8, #0x0
  407f3c:	cset	w8, ge  // ge = tcont
  407f40:	and	w0, w8, #0x1
  407f44:	ldr	w1, [sp, #24]
  407f48:	ldr	x2, [sp, #16]
  407f4c:	bl	4069c8 <feof@plt+0x4b18>
  407f50:	ldur	w8, [x29, #-28]
  407f54:	ldr	x9, [sp, #8]
  407f58:	ldr	w10, [x9, #72]
  407f5c:	cmp	w8, w10
  407f60:	b.ge	407fac <feof@plt+0x60fc>  // b.tcont
  407f64:	ldr	x8, [sp, #8]
  407f68:	ldr	x9, [x8, #64]
  407f6c:	ldursw	x10, [x29, #-28]
  407f70:	ldr	w11, [x9, x10, lsl #2]
  407f74:	cmp	w11, #0x0
  407f78:	cset	w11, lt  // lt = tstop
  407f7c:	tbnz	w11, #0, 407fac <feof@plt+0x60fc>
  407f80:	ldr	x8, [sp, #8]
  407f84:	ldr	x9, [x8, #80]
  407f88:	ldr	x10, [x8, #64]
  407f8c:	ldursw	x11, [x29, #-28]
  407f90:	ldrsw	x10, [x10, x11, lsl #2]
  407f94:	mov	x11, #0x28                  	// #40
  407f98:	mul	x10, x11, x10
  407f9c:	add	x9, x9, x10
  407fa0:	ldr	w12, [x9, #4]
  407fa4:	stur	w12, [x29, #-4]
  407fa8:	b	408010 <feof@plt+0x6160>
  407fac:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  407fb0:	add	x8, x8, #0xc8
  407fb4:	ldr	w9, [x8]
  407fb8:	cbz	w9, 40800c <feof@plt+0x615c>
  407fbc:	ldur	x0, [x29, #-24]
  407fc0:	bl	407174 <feof@plt+0x52c4>
  407fc4:	str	w0, [sp, #32]
  407fc8:	ldr	w8, [sp, #32]
  407fcc:	cmp	w8, #0x0
  407fd0:	cset	w8, lt  // lt = tstop
  407fd4:	tbnz	w8, #0, 407fe4 <feof@plt+0x6134>
  407fd8:	ldr	w8, [sp, #32]
  407fdc:	stur	w8, [x29, #-4]
  407fe0:	b	408010 <feof@plt+0x6160>
  407fe4:	ldur	x0, [x29, #-24]
  407fe8:	bl	40b488 <feof@plt+0x95d8>
  407fec:	str	w0, [sp, #28]
  407ff0:	ldr	w8, [sp, #28]
  407ff4:	cmp	w8, #0x0
  407ff8:	cset	w8, lt  // lt = tstop
  407ffc:	tbnz	w8, #0, 40800c <feof@plt+0x615c>
  408000:	ldr	w8, [sp, #28]
  408004:	stur	w8, [x29, #-4]
  408008:	b	408010 <feof@plt+0x6160>
  40800c:	bl	401e00 <abort@plt>
  408010:	ldur	w0, [x29, #-4]
  408014:	ldp	x29, x30, [sp, #64]
  408018:	add	sp, sp, #0x50
  40801c:	ret
  408020:	sub	sp, sp, #0x50
  408024:	stp	x29, x30, [sp, #64]
  408028:	add	x29, sp, #0x40
  40802c:	mov	w8, #0x19f                 	// #415
  408030:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408034:	add	x9, x9, #0xf2a
  408038:	stur	x0, [x29, #-16]
  40803c:	stur	x1, [x29, #-24]
  408040:	stur	w2, [x29, #-28]
  408044:	ldur	x10, [x29, #-16]
  408048:	ldur	x0, [x29, #-24]
  40804c:	str	w8, [sp, #28]
  408050:	str	x9, [sp, #16]
  408054:	str	x10, [sp, #8]
  408058:	bl	40b470 <feof@plt+0x95c0>
  40805c:	str	w0, [sp, #32]
  408060:	ldr	w8, [sp, #32]
  408064:	cmp	w8, #0x0
  408068:	cset	w8, ge  // ge = tcont
  40806c:	and	w0, w8, #0x1
  408070:	ldr	w1, [sp, #28]
  408074:	ldr	x2, [sp, #16]
  408078:	bl	4069c8 <feof@plt+0x4b18>
  40807c:	ldr	w8, [sp, #32]
  408080:	ldr	x9, [sp, #8]
  408084:	ldr	w11, [x9, #72]
  408088:	cmp	w8, w11
  40808c:	b.ge	4080e4 <feof@plt+0x6234>  // b.tcont
  408090:	ldr	x8, [sp, #8]
  408094:	ldr	x9, [x8, #64]
  408098:	ldrsw	x10, [sp, #32]
  40809c:	ldr	w11, [x9, x10, lsl #2]
  4080a0:	cmp	w11, #0x0
  4080a4:	cset	w11, lt  // lt = tstop
  4080a8:	tbnz	w11, #0, 4080e4 <feof@plt+0x6234>
  4080ac:	ldr	x8, [sp, #8]
  4080b0:	ldr	x9, [x8, #80]
  4080b4:	ldr	x10, [x8, #64]
  4080b8:	ldrsw	x11, [sp, #32]
  4080bc:	ldrsw	x10, [x10, x11, lsl #2]
  4080c0:	mov	x11, #0x28                  	// #40
  4080c4:	mul	x10, x11, x10
  4080c8:	add	x9, x9, x10
  4080cc:	ldr	w1, [x9, #16]
  4080d0:	ldur	w2, [x29, #-28]
  4080d4:	mov	x0, x8
  4080d8:	bl	40b4a0 <feof@plt+0x95f0>
  4080dc:	stur	w0, [x29, #-4]
  4080e0:	b	408100 <feof@plt+0x6250>
  4080e4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4080e8:	add	x8, x8, #0xc8
  4080ec:	ldr	w9, [x8]
  4080f0:	cbz	w9, 4080fc <feof@plt+0x624c>
  4080f4:	stur	wzr, [x29, #-4]
  4080f8:	b	408100 <feof@plt+0x6250>
  4080fc:	bl	401e00 <abort@plt>
  408100:	ldur	w0, [x29, #-4]
  408104:	ldp	x29, x30, [sp, #64]
  408108:	add	sp, sp, #0x50
  40810c:	ret
  408110:	sub	sp, sp, #0x50
  408114:	stp	x29, x30, [sp, #64]
  408118:	add	x29, sp, #0x40
  40811c:	mov	w8, #0x1ae                 	// #430
  408120:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408124:	add	x9, x9, #0xf2a
  408128:	stur	x0, [x29, #-16]
  40812c:	stur	x1, [x29, #-24]
  408130:	stur	w2, [x29, #-28]
  408134:	ldur	x10, [x29, #-16]
  408138:	ldur	x0, [x29, #-24]
  40813c:	str	w8, [sp, #28]
  408140:	str	x9, [sp, #16]
  408144:	str	x10, [sp, #8]
  408148:	bl	40b470 <feof@plt+0x95c0>
  40814c:	str	w0, [sp, #32]
  408150:	ldr	w8, [sp, #32]
  408154:	cmp	w8, #0x0
  408158:	cset	w8, ge  // ge = tcont
  40815c:	and	w0, w8, #0x1
  408160:	ldr	w1, [sp, #28]
  408164:	ldr	x2, [sp, #16]
  408168:	bl	4069c8 <feof@plt+0x4b18>
  40816c:	ldr	w8, [sp, #32]
  408170:	ldr	x9, [sp, #8]
  408174:	ldr	w11, [x9, #72]
  408178:	cmp	w8, w11
  40817c:	b.ge	4081d4 <feof@plt+0x6324>  // b.tcont
  408180:	ldr	x8, [sp, #8]
  408184:	ldr	x9, [x8, #64]
  408188:	ldrsw	x10, [sp, #32]
  40818c:	ldr	w11, [x9, x10, lsl #2]
  408190:	cmp	w11, #0x0
  408194:	cset	w11, lt  // lt = tstop
  408198:	tbnz	w11, #0, 4081d4 <feof@plt+0x6324>
  40819c:	ldr	x8, [sp, #8]
  4081a0:	ldr	x9, [x8, #80]
  4081a4:	ldr	x10, [x8, #64]
  4081a8:	ldrsw	x11, [sp, #32]
  4081ac:	ldrsw	x10, [x10, x11, lsl #2]
  4081b0:	mov	x11, #0x28                  	// #40
  4081b4:	mul	x10, x11, x10
  4081b8:	add	x9, x9, x10
  4081bc:	ldr	w1, [x9, #24]
  4081c0:	ldur	w2, [x29, #-28]
  4081c4:	mov	x0, x8
  4081c8:	bl	40b4a0 <feof@plt+0x95f0>
  4081cc:	stur	w0, [x29, #-4]
  4081d0:	b	4081f0 <feof@plt+0x6340>
  4081d4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4081d8:	add	x8, x8, #0xc8
  4081dc:	ldr	w9, [x8]
  4081e0:	cbz	w9, 4081ec <feof@plt+0x633c>
  4081e4:	stur	wzr, [x29, #-4]
  4081e8:	b	4081f0 <feof@plt+0x6340>
  4081ec:	bl	401e00 <abort@plt>
  4081f0:	ldur	w0, [x29, #-4]
  4081f4:	ldp	x29, x30, [sp, #64]
  4081f8:	add	sp, sp, #0x50
  4081fc:	ret
  408200:	sub	sp, sp, #0x50
  408204:	stp	x29, x30, [sp, #64]
  408208:	add	x29, sp, #0x40
  40820c:	mov	w8, #0x1bd                 	// #445
  408210:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408214:	add	x9, x9, #0xf2a
  408218:	stur	x0, [x29, #-16]
  40821c:	stur	x1, [x29, #-24]
  408220:	stur	w2, [x29, #-28]
  408224:	ldur	x10, [x29, #-16]
  408228:	ldur	x0, [x29, #-24]
  40822c:	str	w8, [sp, #28]
  408230:	str	x9, [sp, #16]
  408234:	str	x10, [sp, #8]
  408238:	bl	40b470 <feof@plt+0x95c0>
  40823c:	str	w0, [sp, #32]
  408240:	ldr	w8, [sp, #32]
  408244:	cmp	w8, #0x0
  408248:	cset	w8, ge  // ge = tcont
  40824c:	and	w0, w8, #0x1
  408250:	ldr	w1, [sp, #28]
  408254:	ldr	x2, [sp, #16]
  408258:	bl	4069c8 <feof@plt+0x4b18>
  40825c:	ldr	w8, [sp, #32]
  408260:	ldr	x9, [sp, #8]
  408264:	ldr	w11, [x9, #72]
  408268:	cmp	w8, w11
  40826c:	b.ge	4082c4 <feof@plt+0x6414>  // b.tcont
  408270:	ldr	x8, [sp, #8]
  408274:	ldr	x9, [x8, #64]
  408278:	ldrsw	x10, [sp, #32]
  40827c:	ldr	w11, [x9, x10, lsl #2]
  408280:	cmp	w11, #0x0
  408284:	cset	w11, lt  // lt = tstop
  408288:	tbnz	w11, #0, 4082c4 <feof@plt+0x6414>
  40828c:	ldr	x8, [sp, #8]
  408290:	ldr	x9, [x8, #80]
  408294:	ldr	x10, [x8, #64]
  408298:	ldrsw	x11, [sp, #32]
  40829c:	ldrsw	x10, [x10, x11, lsl #2]
  4082a0:	mov	x11, #0x28                  	// #40
  4082a4:	mul	x10, x11, x10
  4082a8:	add	x9, x9, x10
  4082ac:	ldr	w1, [x9, #20]
  4082b0:	ldur	w2, [x29, #-28]
  4082b4:	mov	x0, x8
  4082b8:	bl	40b4a0 <feof@plt+0x95f0>
  4082bc:	stur	w0, [x29, #-4]
  4082c0:	b	4082e0 <feof@plt+0x6430>
  4082c4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4082c8:	add	x8, x8, #0xc8
  4082cc:	ldr	w9, [x8]
  4082d0:	cbz	w9, 4082dc <feof@plt+0x642c>
  4082d4:	stur	wzr, [x29, #-4]
  4082d8:	b	4082e0 <feof@plt+0x6430>
  4082dc:	bl	401e00 <abort@plt>
  4082e0:	ldur	w0, [x29, #-4]
  4082e4:	ldp	x29, x30, [sp, #64]
  4082e8:	add	sp, sp, #0x50
  4082ec:	ret
  4082f0:	sub	sp, sp, #0x50
  4082f4:	stp	x29, x30, [sp, #64]
  4082f8:	add	x29, sp, #0x40
  4082fc:	mov	w8, #0x1cc                 	// #460
  408300:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408304:	add	x9, x9, #0xf2a
  408308:	stur	x0, [x29, #-16]
  40830c:	stur	x1, [x29, #-24]
  408310:	stur	w2, [x29, #-28]
  408314:	ldur	x10, [x29, #-16]
  408318:	ldur	x0, [x29, #-24]
  40831c:	str	w8, [sp, #28]
  408320:	str	x9, [sp, #16]
  408324:	str	x10, [sp, #8]
  408328:	bl	40b470 <feof@plt+0x95c0>
  40832c:	str	w0, [sp, #32]
  408330:	ldr	w8, [sp, #32]
  408334:	cmp	w8, #0x0
  408338:	cset	w8, ge  // ge = tcont
  40833c:	and	w0, w8, #0x1
  408340:	ldr	w1, [sp, #28]
  408344:	ldr	x2, [sp, #16]
  408348:	bl	4069c8 <feof@plt+0x4b18>
  40834c:	ldr	w8, [sp, #32]
  408350:	ldr	x9, [sp, #8]
  408354:	ldr	w11, [x9, #72]
  408358:	cmp	w8, w11
  40835c:	b.ge	4083b4 <feof@plt+0x6504>  // b.tcont
  408360:	ldr	x8, [sp, #8]
  408364:	ldr	x9, [x8, #64]
  408368:	ldrsw	x10, [sp, #32]
  40836c:	ldr	w11, [x9, x10, lsl #2]
  408370:	cmp	w11, #0x0
  408374:	cset	w11, lt  // lt = tstop
  408378:	tbnz	w11, #0, 4083b4 <feof@plt+0x6504>
  40837c:	ldr	x8, [sp, #8]
  408380:	ldr	x9, [x8, #80]
  408384:	ldr	x10, [x8, #64]
  408388:	ldrsw	x11, [sp, #32]
  40838c:	ldrsw	x10, [x10, x11, lsl #2]
  408390:	mov	x11, #0x28                  	// #40
  408394:	mul	x10, x11, x10
  408398:	add	x9, x9, x10
  40839c:	ldr	w1, [x9, #28]
  4083a0:	ldur	w2, [x29, #-28]
  4083a4:	mov	x0, x8
  4083a8:	bl	40b4a0 <feof@plt+0x95f0>
  4083ac:	stur	w0, [x29, #-4]
  4083b0:	b	4083d0 <feof@plt+0x6520>
  4083b4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4083b8:	add	x8, x8, #0xc8
  4083bc:	ldr	w9, [x8]
  4083c0:	cbz	w9, 4083cc <feof@plt+0x651c>
  4083c4:	stur	wzr, [x29, #-4]
  4083c8:	b	4083d0 <feof@plt+0x6520>
  4083cc:	bl	401e00 <abort@plt>
  4083d0:	ldur	w0, [x29, #-4]
  4083d4:	ldp	x29, x30, [sp, #64]
  4083d8:	add	sp, sp, #0x50
  4083dc:	ret
  4083e0:	sub	sp, sp, #0x30
  4083e4:	stp	x29, x30, [sp, #32]
  4083e8:	add	x29, sp, #0x20
  4083ec:	mov	w8, #0x1da                 	// #474
  4083f0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4083f4:	add	x2, x2, #0xf2a
  4083f8:	stur	x0, [x29, #-8]
  4083fc:	stur	w1, [x29, #-12]
  408400:	ldur	x9, [x29, #-8]
  408404:	ldur	w10, [x29, #-12]
  408408:	cmp	w10, #0x0
  40840c:	cset	w10, ge  // ge = tcont
  408410:	and	w0, w10, #0x1
  408414:	mov	w1, w8
  408418:	str	x9, [sp, #8]
  40841c:	bl	4069c8 <feof@plt+0x4b18>
  408420:	ldur	w8, [x29, #-12]
  408424:	cmp	w8, #0x3e8
  408428:	b.ne	408438 <feof@plt+0x6588>  // b.any
  40842c:	ldr	x8, [sp, #8]
  408430:	str	wzr, [x8, #56]
  408434:	b	408444 <feof@plt+0x6594>
  408438:	ldur	w8, [x29, #-12]
  40843c:	ldr	x9, [sp, #8]
  408440:	str	w8, [x9, #56]
  408444:	ldp	x29, x30, [sp, #32]
  408448:	add	sp, sp, #0x30
  40844c:	ret
  408450:	sub	sp, sp, #0x10
  408454:	str	x0, [sp, #8]
  408458:	ldr	x8, [sp, #8]
  40845c:	ldr	w0, [x8, #56]
  408460:	add	sp, sp, #0x10
  408464:	ret
  408468:	sub	sp, sp, #0x20
  40846c:	stp	x29, x30, [sp, #16]
  408470:	add	x29, sp, #0x10
  408474:	str	x0, [sp, #8]
  408478:	str	w1, [sp, #4]
  40847c:	ldr	x8, [sp, #8]
  408480:	ldr	w1, [x8, #24]
  408484:	ldr	w2, [sp, #4]
  408488:	mov	x0, x8
  40848c:	bl	40b4a0 <feof@plt+0x95f0>
  408490:	ldp	x29, x30, [sp, #16]
  408494:	add	sp, sp, #0x20
  408498:	ret
  40849c:	sub	sp, sp, #0x30
  4084a0:	str	x0, [sp, #40]
  4084a4:	str	x1, [sp, #32]
  4084a8:	str	x2, [sp, #24]
  4084ac:	str	w3, [sp, #20]
  4084b0:	str	x4, [sp, #8]
  4084b4:	ldr	x8, [sp, #40]
  4084b8:	ldr	x9, [sp, #32]
  4084bc:	str	x9, [x8]
  4084c0:	ldr	x9, [sp, #24]
  4084c4:	str	x9, [x8, #8]
  4084c8:	ldr	w10, [sp, #20]
  4084cc:	str	w10, [x8, #16]
  4084d0:	ldr	x9, [sp, #8]
  4084d4:	str	x9, [x8, #24]
  4084d8:	add	sp, sp, #0x30
  4084dc:	ret
  4084e0:	sub	sp, sp, #0x60
  4084e4:	stp	x29, x30, [sp, #80]
  4084e8:	add	x29, sp, #0x50
  4084ec:	stur	x0, [x29, #-8]
  4084f0:	stur	x1, [x29, #-16]
  4084f4:	stur	x2, [x29, #-24]
  4084f8:	stur	w3, [x29, #-28]
  4084fc:	ldur	x8, [x29, #-8]
  408500:	ldr	x9, [x8, #16]
  408504:	str	x8, [sp, #16]
  408508:	cbnz	x9, 40855c <feof@plt+0x66ac>
  40850c:	mov	x0, #0xfb8                 	// #4024
  408510:	bl	4019e0 <_Znam@plt>
  408514:	ldr	x8, [sp, #16]
  408518:	str	x0, [x8, #16]
  40851c:	stur	wzr, [x29, #-32]
  408520:	ldur	w8, [x29, #-32]
  408524:	cmp	w8, #0x1f7
  408528:	b.ge	40855c <feof@plt+0x66ac>  // b.tcont
  40852c:	ldr	x8, [sp, #16]
  408530:	ldr	x9, [x8, #16]
  408534:	ldursw	x10, [x29, #-32]
  408538:	mov	x11, #0x8                   	// #8
  40853c:	mul	x10, x11, x10
  408540:	add	x9, x9, x10
  408544:	mov	x10, xzr
  408548:	str	x10, [x9]
  40854c:	ldur	w8, [x29, #-32]
  408550:	add	w8, w8, #0x1
  408554:	stur	w8, [x29, #-32]
  408558:	b	408520 <feof@plt+0x6670>
  40855c:	ldr	x8, [sp, #16]
  408560:	ldr	x9, [x8, #16]
  408564:	ldur	x0, [x29, #-16]
  408568:	ldur	x1, [x29, #-24]
  40856c:	str	x9, [sp, #8]
  408570:	bl	40b548 <feof@plt+0x9698>
  408574:	mov	w1, w0
  408578:	sxtw	x8, w1
  40857c:	mov	x9, #0x8                   	// #8
  408580:	mul	x8, x9, x8
  408584:	ldr	x9, [sp, #8]
  408588:	add	x8, x9, x8
  40858c:	str	x8, [sp, #40]
  408590:	mov	x0, #0x20                  	// #32
  408594:	bl	40f260 <_Znwm@@Base>
  408598:	ldur	x1, [x29, #-16]
  40859c:	ldur	x2, [x29, #-24]
  4085a0:	ldur	w3, [x29, #-28]
  4085a4:	ldr	x8, [sp, #40]
  4085a8:	ldr	x4, [x8]
  4085ac:	str	x0, [sp]
  4085b0:	adrp	x8, 408000 <feof@plt+0x6150>
  4085b4:	add	x8, x8, #0x49c
  4085b8:	blr	x8
  4085bc:	b	4085c0 <feof@plt+0x6710>
  4085c0:	ldr	x8, [sp, #40]
  4085c4:	ldr	x9, [sp]
  4085c8:	str	x9, [x8]
  4085cc:	ldp	x29, x30, [sp, #80]
  4085d0:	add	sp, sp, #0x60
  4085d4:	ret
  4085d8:	str	x0, [sp, #32]
  4085dc:	str	w1, [sp, #28]
  4085e0:	ldr	x0, [sp]
  4085e4:	bl	40f338 <_ZdlPv@@Base>
  4085e8:	ldr	x0, [sp, #32]
  4085ec:	bl	401e60 <_Unwind_Resume@plt>
  4085f0:	sub	sp, sp, #0x50
  4085f4:	stp	x29, x30, [sp, #64]
  4085f8:	add	x29, sp, #0x40
  4085fc:	stur	x0, [x29, #-16]
  408600:	stur	x1, [x29, #-24]
  408604:	str	x2, [sp, #32]
  408608:	str	w3, [sp, #28]
  40860c:	ldur	x8, [x29, #-16]
  408610:	ldr	x9, [x8, #16]
  408614:	str	x8, [sp, #8]
  408618:	cbz	x9, 4086b0 <feof@plt+0x6800>
  40861c:	ldr	x8, [sp, #8]
  408620:	ldr	x9, [x8, #16]
  408624:	ldur	x0, [x29, #-24]
  408628:	ldr	x1, [sp, #32]
  40862c:	str	x9, [sp]
  408630:	bl	40b548 <feof@plt+0x9698>
  408634:	mov	w1, w0
  408638:	sxtw	x8, w1
  40863c:	mov	x9, #0x8                   	// #8
  408640:	mul	x8, x9, x8
  408644:	ldr	x9, [sp]
  408648:	add	x8, x9, x8
  40864c:	ldr	x8, [x8]
  408650:	str	x8, [sp, #16]
  408654:	ldr	x8, [sp, #16]
  408658:	cbz	x8, 4086b0 <feof@plt+0x6800>
  40865c:	ldur	x8, [x29, #-24]
  408660:	ldr	x9, [sp, #16]
  408664:	ldr	x9, [x9]
  408668:	cmp	x8, x9
  40866c:	b.ne	4086a0 <feof@plt+0x67f0>  // b.any
  408670:	ldr	x8, [sp, #32]
  408674:	ldr	x9, [sp, #16]
  408678:	ldr	x9, [x9, #8]
  40867c:	cmp	x8, x9
  408680:	b.ne	4086a0 <feof@plt+0x67f0>  // b.any
  408684:	ldr	x8, [sp, #16]
  408688:	ldr	w1, [x8, #16]
  40868c:	ldr	w2, [sp, #28]
  408690:	ldr	x0, [sp, #8]
  408694:	bl	40b4a0 <feof@plt+0x95f0>
  408698:	stur	w0, [x29, #-4]
  40869c:	b	4086b4 <feof@plt+0x6804>
  4086a0:	ldr	x8, [sp, #16]
  4086a4:	ldr	x8, [x8, #24]
  4086a8:	str	x8, [sp, #16]
  4086ac:	b	408654 <feof@plt+0x67a4>
  4086b0:	stur	wzr, [x29, #-4]
  4086b4:	ldur	w0, [x29, #-4]
  4086b8:	ldp	x29, x30, [sp, #64]
  4086bc:	add	sp, sp, #0x50
  4086c0:	ret
  4086c4:	sub	sp, sp, #0x10
  4086c8:	str	x0, [sp, #8]
  4086cc:	str	w1, [sp, #4]
  4086d0:	ldr	x8, [sp, #8]
  4086d4:	ldr	w9, [sp, #4]
  4086d8:	ldr	w10, [x8, #8]
  4086dc:	and	w0, w9, w10
  4086e0:	add	sp, sp, #0x10
  4086e4:	ret
  4086e8:	sub	sp, sp, #0x40
  4086ec:	stp	x29, x30, [sp, #48]
  4086f0:	add	x29, sp, #0x30
  4086f4:	mov	w8, #0x215                 	// #533
  4086f8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  4086fc:	add	x2, x2, #0xf2a
  408700:	stur	x0, [x29, #-16]
  408704:	str	x1, [sp, #24]
  408708:	ldur	x9, [x29, #-16]
  40870c:	ldr	x0, [sp, #24]
  408710:	str	w8, [sp, #16]
  408714:	str	x2, [sp, #8]
  408718:	str	x9, [sp]
  40871c:	bl	40b470 <feof@plt+0x95c0>
  408720:	str	w0, [sp, #20]
  408724:	ldr	w8, [sp, #20]
  408728:	cmp	w8, #0x0
  40872c:	cset	w8, ge  // ge = tcont
  408730:	and	w0, w8, #0x1
  408734:	ldr	w1, [sp, #16]
  408738:	ldr	x2, [sp, #8]
  40873c:	bl	4069c8 <feof@plt+0x4b18>
  408740:	ldr	w8, [sp, #20]
  408744:	ldr	x9, [sp]
  408748:	ldr	w10, [x9, #72]
  40874c:	cmp	w8, w10
  408750:	b.ge	408798 <feof@plt+0x68e8>  // b.tcont
  408754:	ldr	x8, [sp]
  408758:	ldr	x9, [x8, #64]
  40875c:	ldrsw	x10, [sp, #20]
  408760:	ldr	w11, [x9, x10, lsl #2]
  408764:	cmp	w11, #0x0
  408768:	cset	w11, lt  // lt = tstop
  40876c:	tbnz	w11, #0, 408798 <feof@plt+0x68e8>
  408770:	ldr	x8, [sp]
  408774:	ldr	x9, [x8, #80]
  408778:	ldr	x10, [x8, #64]
  40877c:	ldrsw	x11, [sp, #20]
  408780:	ldrsw	x10, [x10, x11, lsl #2]
  408784:	mov	x11, #0x28                  	// #40
  408788:	mul	x10, x11, x10
  40878c:	ldrb	w12, [x9, x10]
  408790:	stur	w12, [x29, #-4]
  408794:	b	4087b4 <feof@plt+0x6904>
  408798:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40879c:	add	x8, x8, #0xc8
  4087a0:	ldr	w9, [x8]
  4087a4:	cbz	w9, 4087b0 <feof@plt+0x6900>
  4087a8:	stur	wzr, [x29, #-4]
  4087ac:	b	4087b4 <feof@plt+0x6904>
  4087b0:	bl	401e00 <abort@plt>
  4087b4:	ldur	w0, [x29, #-4]
  4087b8:	ldp	x29, x30, [sp, #48]
  4087bc:	add	sp, sp, #0x40
  4087c0:	ret
  4087c4:	sub	sp, sp, #0x10
  4087c8:	str	x0, [sp, #8]
  4087cc:	ldr	x8, [sp, #8]
  4087d0:	ldr	x0, [x8, #32]
  4087d4:	add	sp, sp, #0x10
  4087d8:	ret
  4087dc:	sub	sp, sp, #0x10
  4087e0:	str	x0, [sp, #8]
  4087e4:	ldr	x8, [sp, #8]
  4087e8:	ldr	x0, [x8, #40]
  4087ec:	add	sp, sp, #0x10
  4087f0:	ret
  4087f4:	sub	sp, sp, #0x40
  4087f8:	stp	x29, x30, [sp, #48]
  4087fc:	add	x29, sp, #0x30
  408800:	mov	w8, #0x245                 	// #581
  408804:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  408808:	add	x2, x2, #0xf2a
  40880c:	stur	x0, [x29, #-16]
  408810:	str	x1, [sp, #24]
  408814:	ldur	x9, [x29, #-16]
  408818:	ldr	x0, [sp, #24]
  40881c:	str	w8, [sp, #16]
  408820:	str	x2, [sp, #8]
  408824:	str	x9, [sp]
  408828:	bl	40b470 <feof@plt+0x95c0>
  40882c:	str	w0, [sp, #20]
  408830:	ldr	w8, [sp, #20]
  408834:	cmp	w8, #0x0
  408838:	cset	w8, ge  // ge = tcont
  40883c:	and	w0, w8, #0x1
  408840:	ldr	w1, [sp, #16]
  408844:	ldr	x2, [sp, #8]
  408848:	bl	4069c8 <feof@plt+0x4b18>
  40884c:	ldr	w8, [sp, #20]
  408850:	ldr	x9, [sp]
  408854:	ldr	w10, [x9, #72]
  408858:	cmp	w8, w10
  40885c:	b.ge	4088a8 <feof@plt+0x69f8>  // b.tcont
  408860:	ldr	x8, [sp]
  408864:	ldr	x9, [x8, #64]
  408868:	ldrsw	x10, [sp, #20]
  40886c:	ldr	w11, [x9, x10, lsl #2]
  408870:	cmp	w11, #0x0
  408874:	cset	w11, lt  // lt = tstop
  408878:	tbnz	w11, #0, 4088a8 <feof@plt+0x69f8>
  40887c:	ldr	x8, [sp]
  408880:	ldr	x9, [x8, #80]
  408884:	ldr	x10, [x8, #64]
  408888:	ldrsw	x11, [sp, #20]
  40888c:	ldrsw	x10, [x10, x11, lsl #2]
  408890:	mov	x11, #0x28                  	// #40
  408894:	mul	x10, x11, x10
  408898:	add	x9, x9, x10
  40889c:	ldr	x9, [x9, #32]
  4088a0:	stur	x9, [x29, #-8]
  4088a4:	b	4088c8 <feof@plt+0x6a18>
  4088a8:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4088ac:	add	x8, x8, #0xc8
  4088b0:	ldr	w9, [x8]
  4088b4:	cbz	w9, 4088c4 <feof@plt+0x6a14>
  4088b8:	mov	x8, xzr
  4088bc:	stur	x8, [x29, #-8]
  4088c0:	b	4088c8 <feof@plt+0x6a18>
  4088c4:	bl	401e00 <abort@plt>
  4088c8:	ldur	x0, [x29, #-8]
  4088cc:	ldp	x29, x30, [sp, #48]
  4088d0:	add	sp, sp, #0x40
  4088d4:	ret
  4088d8:	sub	sp, sp, #0x10
  4088dc:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4088e0:	add	x8, x8, #0xd0
  4088e4:	str	x0, [sp, #8]
  4088e8:	ldr	x0, [x8]
  4088ec:	add	sp, sp, #0x10
  4088f0:	ret
  4088f4:	sub	sp, sp, #0x50
  4088f8:	stp	x29, x30, [sp, #64]
  4088fc:	add	x29, sp, #0x40
  408900:	stur	x0, [x29, #-8]
  408904:	stur	w1, [x29, #-12]
  408908:	ldur	x8, [x29, #-8]
  40890c:	ldr	w9, [x8, #72]
  408910:	str	x8, [sp, #16]
  408914:	cbnz	w9, 4089b0 <feof@plt+0x6b00>
  408918:	mov	w8, #0x80                  	// #128
  40891c:	ldr	x9, [sp, #16]
  408920:	str	w8, [x9, #72]
  408924:	ldur	w8, [x29, #-12]
  408928:	ldr	w10, [x9, #72]
  40892c:	cmp	w8, w10
  408930:	b.lt	408944 <feof@plt+0x6a94>  // b.tstop
  408934:	ldur	w8, [x29, #-12]
  408938:	add	w8, w8, #0xa
  40893c:	ldr	x9, [sp, #16]
  408940:	str	w8, [x9, #72]
  408944:	ldr	x8, [sp, #16]
  408948:	ldrsw	x9, [x8, #72]
  40894c:	mov	x10, #0x4                   	// #4
  408950:	mul	x11, x9, x10
  408954:	umulh	x9, x9, x10
  408958:	mov	x10, #0xffffffffffffffff    	// #-1
  40895c:	cmp	x9, #0x0
  408960:	csel	x0, x10, x11, ne  // ne = any
  408964:	bl	4019e0 <_Znam@plt>
  408968:	ldr	x8, [sp, #16]
  40896c:	str	x0, [x8, #64]
  408970:	stur	wzr, [x29, #-16]
  408974:	ldur	w8, [x29, #-16]
  408978:	ldr	x9, [sp, #16]
  40897c:	ldr	w10, [x9, #72]
  408980:	cmp	w8, w10
  408984:	b.ge	4089ac <feof@plt+0x6afc>  // b.tcont
  408988:	ldr	x8, [sp, #16]
  40898c:	ldr	x9, [x8, #64]
  408990:	ldursw	x10, [x29, #-16]
  408994:	mov	w11, #0xffffffff            	// #-1
  408998:	str	w11, [x9, x10, lsl #2]
  40899c:	ldur	w8, [x29, #-16]
  4089a0:	add	w8, w8, #0x1
  4089a4:	stur	w8, [x29, #-16]
  4089a8:	b	408974 <feof@plt+0x6ac4>
  4089ac:	b	408a90 <feof@plt+0x6be0>
  4089b0:	ldr	x8, [sp, #16]
  4089b4:	ldr	w9, [x8, #72]
  4089b8:	stur	w9, [x29, #-20]
  4089bc:	ldr	w9, [x8, #72]
  4089c0:	mov	w10, #0x2                   	// #2
  4089c4:	mul	w9, w9, w10
  4089c8:	str	w9, [x8, #72]
  4089cc:	ldur	w9, [x29, #-12]
  4089d0:	ldr	w10, [x8, #72]
  4089d4:	cmp	w9, w10
  4089d8:	b.lt	4089ec <feof@plt+0x6b3c>  // b.tstop
  4089dc:	ldur	w8, [x29, #-12]
  4089e0:	add	w8, w8, #0xa
  4089e4:	ldr	x9, [sp, #16]
  4089e8:	str	w8, [x9, #72]
  4089ec:	ldr	x8, [sp, #16]
  4089f0:	ldr	x9, [x8, #64]
  4089f4:	str	x9, [sp, #32]
  4089f8:	ldrsw	x9, [x8, #72]
  4089fc:	mov	x10, #0x4                   	// #4
  408a00:	mul	x11, x9, x10
  408a04:	umulh	x9, x9, x10
  408a08:	mov	x12, #0xffffffffffffffff    	// #-1
  408a0c:	cmp	x9, #0x0
  408a10:	csel	x0, x12, x11, ne  // ne = any
  408a14:	str	x10, [sp, #8]
  408a18:	bl	4019e0 <_Znam@plt>
  408a1c:	ldr	x8, [sp, #16]
  408a20:	str	x0, [x8, #64]
  408a24:	ldr	x0, [x8, #64]
  408a28:	ldr	x1, [sp, #32]
  408a2c:	ldursw	x9, [x29, #-20]
  408a30:	ldr	x10, [sp, #8]
  408a34:	mul	x2, x10, x9
  408a38:	bl	401a00 <memcpy@plt>
  408a3c:	ldur	w13, [x29, #-20]
  408a40:	str	w13, [sp, #28]
  408a44:	ldr	w8, [sp, #28]
  408a48:	ldr	x9, [sp, #16]
  408a4c:	ldr	w10, [x9, #72]
  408a50:	cmp	w8, w10
  408a54:	b.ge	408a7c <feof@plt+0x6bcc>  // b.tcont
  408a58:	ldr	x8, [sp, #16]
  408a5c:	ldr	x9, [x8, #64]
  408a60:	ldrsw	x10, [sp, #28]
  408a64:	mov	w11, #0xffffffff            	// #-1
  408a68:	str	w11, [x9, x10, lsl #2]
  408a6c:	ldr	w8, [sp, #28]
  408a70:	add	w8, w8, #0x1
  408a74:	str	w8, [sp, #28]
  408a78:	b	408a44 <feof@plt+0x6b94>
  408a7c:	ldr	x8, [sp, #32]
  408a80:	str	x8, [sp]
  408a84:	cbz	x8, 408a90 <feof@plt+0x6be0>
  408a88:	ldr	x0, [sp]
  408a8c:	bl	401cf0 <_ZdaPv@plt>
  408a90:	ldp	x29, x30, [sp, #64]
  408a94:	add	sp, sp, #0x50
  408a98:	ret
  408a9c:	sub	sp, sp, #0x40
  408aa0:	stp	x29, x30, [sp, #48]
  408aa4:	add	x29, sp, #0x30
  408aa8:	stur	x0, [x29, #-8]
  408aac:	ldur	x8, [x29, #-8]
  408ab0:	ldr	x9, [x8, #80]
  408ab4:	str	x8, [sp, #16]
  408ab8:	cbnz	x9, 408adc <feof@plt+0x6c2c>
  408abc:	mov	w8, #0x10                  	// #16
  408ac0:	ldr	x9, [sp, #16]
  408ac4:	str	w8, [x9, #92]
  408ac8:	mov	x0, #0x280                 	// #640
  408acc:	bl	4019e0 <_Znam@plt>
  408ad0:	ldr	x9, [sp, #16]
  408ad4:	str	x0, [x9, #80]
  408ad8:	b	408b58 <feof@plt+0x6ca8>
  408adc:	ldr	x8, [sp, #16]
  408ae0:	ldr	w9, [x8, #92]
  408ae4:	stur	w9, [x29, #-12]
  408ae8:	ldr	w9, [x8, #92]
  408aec:	mov	w10, #0x2                   	// #2
  408af0:	mul	w9, w9, w10
  408af4:	str	w9, [x8, #92]
  408af8:	ldr	x11, [x8, #80]
  408afc:	str	x11, [sp, #24]
  408b00:	ldrsw	x11, [x8, #92]
  408b04:	mov	x12, #0x28                  	// #40
  408b08:	mul	x13, x11, x12
  408b0c:	umulh	x11, x11, x12
  408b10:	mov	x14, #0xffffffffffffffff    	// #-1
  408b14:	cmp	x11, #0x0
  408b18:	csel	x0, x14, x13, ne  // ne = any
  408b1c:	str	x12, [sp, #8]
  408b20:	bl	4019e0 <_Znam@plt>
  408b24:	ldr	x8, [sp, #16]
  408b28:	str	x0, [x8, #80]
  408b2c:	ldr	x0, [x8, #80]
  408b30:	ldr	x1, [sp, #24]
  408b34:	ldursw	x11, [x29, #-12]
  408b38:	ldr	x12, [sp, #8]
  408b3c:	mul	x2, x11, x12
  408b40:	bl	401a00 <memcpy@plt>
  408b44:	ldr	x8, [sp, #24]
  408b48:	str	x8, [sp]
  408b4c:	cbz	x8, 408b58 <feof@plt+0x6ca8>
  408b50:	ldr	x0, [sp]
  408b54:	bl	401cf0 <_ZdaPv@plt>
  408b58:	ldp	x29, x30, [sp, #48]
  408b5c:	add	sp, sp, #0x40
  408b60:	ret
  408b64:	sub	sp, sp, #0x60
  408b68:	stp	x29, x30, [sp, #80]
  408b6c:	add	x29, sp, #0x50
  408b70:	stur	x0, [x29, #-8]
  408b74:	ldur	x8, [x29, #-8]
  408b78:	ldr	w9, [x8, #72]
  408b7c:	subs	w9, w9, #0x1
  408b80:	stur	w9, [x29, #-12]
  408b84:	str	x8, [sp, #40]
  408b88:	ldur	w8, [x29, #-12]
  408b8c:	cmp	w8, #0x0
  408b90:	cset	w8, lt  // lt = tstop
  408b94:	tbnz	w8, #0, 408bc8 <feof@plt+0x6d18>
  408b98:	ldr	x8, [sp, #40]
  408b9c:	ldr	x9, [x8, #64]
  408ba0:	ldursw	x10, [x29, #-12]
  408ba4:	ldr	w11, [x9, x10, lsl #2]
  408ba8:	cmp	w11, #0x0
  408bac:	cset	w11, lt  // lt = tstop
  408bb0:	tbnz	w11, #0, 408bb8 <feof@plt+0x6d08>
  408bb4:	b	408bc8 <feof@plt+0x6d18>
  408bb8:	ldur	w8, [x29, #-12]
  408bbc:	subs	w8, w8, #0x1
  408bc0:	stur	w8, [x29, #-12]
  408bc4:	b	408b88 <feof@plt+0x6cd8>
  408bc8:	ldur	w8, [x29, #-12]
  408bcc:	add	w8, w8, #0x1
  408bd0:	stur	w8, [x29, #-12]
  408bd4:	ldur	w8, [x29, #-12]
  408bd8:	ldr	x9, [sp, #40]
  408bdc:	ldr	w10, [x9, #72]
  408be0:	cmp	w8, w10
  408be4:	b.ge	408c58 <feof@plt+0x6da8>  // b.tcont
  408be8:	ldr	x8, [sp, #40]
  408bec:	ldr	x9, [x8, #64]
  408bf0:	stur	x9, [x29, #-24]
  408bf4:	ldursw	x9, [x29, #-12]
  408bf8:	mov	x10, #0x4                   	// #4
  408bfc:	mul	x11, x9, x10
  408c00:	umulh	x9, x9, x10
  408c04:	mov	x12, #0xffffffffffffffff    	// #-1
  408c08:	cmp	x9, #0x0
  408c0c:	csel	x0, x12, x11, ne  // ne = any
  408c10:	str	x10, [sp, #32]
  408c14:	bl	4019e0 <_Znam@plt>
  408c18:	ldr	x8, [sp, #40]
  408c1c:	str	x0, [x8, #64]
  408c20:	ldr	x0, [x8, #64]
  408c24:	ldur	x1, [x29, #-24]
  408c28:	ldursw	x9, [x29, #-12]
  408c2c:	ldr	x10, [sp, #32]
  408c30:	mul	x2, x9, x10
  408c34:	bl	401a00 <memcpy@plt>
  408c38:	ldur	x8, [x29, #-24]
  408c3c:	str	x8, [sp, #24]
  408c40:	cbz	x8, 408c4c <feof@plt+0x6d9c>
  408c44:	ldr	x0, [sp, #24]
  408c48:	bl	401cf0 <_ZdaPv@plt>
  408c4c:	ldur	w8, [x29, #-12]
  408c50:	ldr	x9, [sp, #40]
  408c54:	str	w8, [x9, #72]
  408c58:	ldr	x8, [sp, #40]
  408c5c:	ldr	w9, [x8, #88]
  408c60:	ldr	w10, [x8, #92]
  408c64:	cmp	w9, w10
  408c68:	b.ge	408cdc <feof@plt+0x6e2c>  // b.tcont
  408c6c:	ldr	x8, [sp, #40]
  408c70:	ldr	x9, [x8, #80]
  408c74:	stur	x9, [x29, #-32]
  408c78:	ldrsw	x9, [x8, #88]
  408c7c:	mov	x10, #0x28                  	// #40
  408c80:	mul	x11, x9, x10
  408c84:	umulh	x9, x9, x10
  408c88:	mov	x12, #0xffffffffffffffff    	// #-1
  408c8c:	cmp	x9, #0x0
  408c90:	csel	x0, x12, x11, ne  // ne = any
  408c94:	str	x10, [sp, #16]
  408c98:	bl	4019e0 <_Znam@plt>
  408c9c:	ldr	x8, [sp, #40]
  408ca0:	str	x0, [x8, #80]
  408ca4:	ldr	x0, [x8, #80]
  408ca8:	ldur	x1, [x29, #-32]
  408cac:	ldrsw	x9, [x8, #88]
  408cb0:	ldr	x10, [sp, #16]
  408cb4:	mul	x2, x9, x10
  408cb8:	bl	401a00 <memcpy@plt>
  408cbc:	ldur	x8, [x29, #-32]
  408cc0:	str	x8, [sp, #8]
  408cc4:	cbz	x8, 408cd0 <feof@plt+0x6e20>
  408cc8:	ldr	x0, [sp, #8]
  408ccc:	bl	401cf0 <_ZdaPv@plt>
  408cd0:	ldr	x8, [sp, #40]
  408cd4:	ldr	w9, [x8, #88]
  408cd8:	str	w9, [x8, #92]
  408cdc:	ldp	x29, x30, [sp, #80]
  408ce0:	add	sp, sp, #0x60
  408ce4:	ret
  408ce8:	sub	sp, sp, #0x40
  408cec:	stp	x29, x30, [sp, #48]
  408cf0:	add	x29, sp, #0x30
  408cf4:	mov	w8, #0x296                 	// #662
  408cf8:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408cfc:	add	x9, x9, #0xf2a
  408d00:	stur	x0, [x29, #-8]
  408d04:	stur	x1, [x29, #-16]
  408d08:	str	x2, [sp, #24]
  408d0c:	ldur	x10, [x29, #-8]
  408d10:	ldur	x0, [x29, #-16]
  408d14:	str	w8, [sp, #16]
  408d18:	str	x9, [sp, #8]
  408d1c:	str	x10, [sp]
  408d20:	bl	40b470 <feof@plt+0x95c0>
  408d24:	str	w0, [sp, #20]
  408d28:	ldr	w8, [sp, #20]
  408d2c:	cmp	w8, #0x0
  408d30:	cset	w8, ge  // ge = tcont
  408d34:	and	w0, w8, #0x1
  408d38:	ldr	w1, [sp, #16]
  408d3c:	ldr	x2, [sp, #8]
  408d40:	bl	4069c8 <feof@plt+0x4b18>
  408d44:	ldr	w8, [sp, #20]
  408d48:	ldr	x9, [sp]
  408d4c:	ldr	w11, [x9, #72]
  408d50:	cmp	w8, w11
  408d54:	b.lt	408d64 <feof@plt+0x6eb4>  // b.tstop
  408d58:	ldr	w1, [sp, #20]
  408d5c:	ldr	x0, [sp]
  408d60:	bl	4088f4 <feof@plt+0x6a44>
  408d64:	ldr	w8, [sp, #20]
  408d68:	ldr	x9, [sp]
  408d6c:	ldr	w10, [x9, #72]
  408d70:	cmp	w8, w10
  408d74:	cset	w8, lt  // lt = tstop
  408d78:	and	w0, w8, #0x1
  408d7c:	mov	w1, #0x299                 	// #665
  408d80:	ldr	x2, [sp, #8]
  408d84:	bl	4069c8 <feof@plt+0x4b18>
  408d88:	ldr	x9, [sp]
  408d8c:	ldr	w8, [x9, #88]
  408d90:	add	w8, w8, #0x1
  408d94:	ldr	w10, [x9, #92]
  408d98:	cmp	w8, w10
  408d9c:	b.lt	408da8 <feof@plt+0x6ef8>  // b.tstop
  408da0:	ldr	x0, [sp]
  408da4:	bl	408a9c <feof@plt+0x6bec>
  408da8:	ldr	x8, [sp]
  408dac:	ldr	w9, [x8, #88]
  408db0:	add	w9, w9, #0x1
  408db4:	ldr	w10, [x8, #92]
  408db8:	cmp	w9, w10
  408dbc:	cset	w9, lt  // lt = tstop
  408dc0:	and	w0, w9, #0x1
  408dc4:	mov	w1, #0x29c                 	// #668
  408dc8:	ldr	x2, [sp, #8]
  408dcc:	bl	4069c8 <feof@plt+0x4b18>
  408dd0:	ldr	x8, [sp]
  408dd4:	ldr	w9, [x8, #88]
  408dd8:	ldr	x11, [x8, #64]
  408ddc:	ldrsw	x12, [sp, #20]
  408de0:	str	w9, [x11, x12, lsl #2]
  408de4:	ldr	x1, [sp, #24]
  408de8:	ldr	x11, [x8, #80]
  408dec:	ldrsw	x12, [x8, #88]
  408df0:	mov	w9, w12
  408df4:	add	w9, w9, #0x1
  408df8:	str	w9, [x8, #88]
  408dfc:	mov	x13, #0x28                  	// #40
  408e00:	mul	x12, x13, x12
  408e04:	add	x0, x11, x12
  408e08:	mov	x2, #0x28                  	// #40
  408e0c:	bl	401a00 <memcpy@plt>
  408e10:	ldp	x29, x30, [sp, #48]
  408e14:	add	sp, sp, #0x40
  408e18:	ret
  408e1c:	sub	sp, sp, #0x40
  408e20:	stp	x29, x30, [sp, #48]
  408e24:	add	x29, sp, #0x30
  408e28:	stur	x0, [x29, #-8]
  408e2c:	stur	x1, [x29, #-16]
  408e30:	str	x2, [sp, #24]
  408e34:	ldur	x8, [x29, #-8]
  408e38:	ldur	x0, [x29, #-16]
  408e3c:	str	x8, [sp, #8]
  408e40:	bl	40b470 <feof@plt+0x95c0>
  408e44:	str	w0, [sp, #20]
  408e48:	ldr	x0, [sp, #24]
  408e4c:	bl	40b470 <feof@plt+0x95c0>
  408e50:	str	w0, [sp, #16]
  408e54:	ldr	w9, [sp, #20]
  408e58:	cmp	w9, #0x0
  408e5c:	cset	w9, lt  // lt = tstop
  408e60:	mov	w10, #0x0                   	// #0
  408e64:	str	w10, [sp, #4]
  408e68:	tbnz	w9, #0, 408e9c <feof@plt+0x6fec>
  408e6c:	ldr	w8, [sp, #16]
  408e70:	cmp	w8, #0x0
  408e74:	cset	w8, lt  // lt = tstop
  408e78:	mov	w9, #0x0                   	// #0
  408e7c:	str	w9, [sp, #4]
  408e80:	tbnz	w8, #0, 408e9c <feof@plt+0x6fec>
  408e84:	ldr	w8, [sp, #16]
  408e88:	ldr	x9, [sp, #8]
  408e8c:	ldr	w10, [x9, #72]
  408e90:	cmp	w8, w10
  408e94:	cset	w8, lt  // lt = tstop
  408e98:	str	w8, [sp, #4]
  408e9c:	ldr	w8, [sp, #4]
  408ea0:	and	w0, w8, #0x1
  408ea4:	mov	w1, #0x2a5                 	// #677
  408ea8:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  408eac:	add	x2, x2, #0xf2a
  408eb0:	bl	4069c8 <feof@plt+0x4b18>
  408eb4:	ldr	w8, [sp, #20]
  408eb8:	ldr	x9, [sp, #8]
  408ebc:	ldr	w10, [x9, #72]
  408ec0:	cmp	w8, w10
  408ec4:	b.lt	408ed4 <feof@plt+0x7024>  // b.tstop
  408ec8:	ldr	w1, [sp, #20]
  408ecc:	ldr	x0, [sp, #8]
  408ed0:	bl	4088f4 <feof@plt+0x6a44>
  408ed4:	ldr	x8, [sp, #8]
  408ed8:	ldr	x9, [x8, #64]
  408edc:	ldrsw	x10, [sp, #16]
  408ee0:	ldr	w11, [x9, x10, lsl #2]
  408ee4:	ldr	x9, [x8, #64]
  408ee8:	ldrsw	x10, [sp, #20]
  408eec:	str	w11, [x9, x10, lsl #2]
  408ef0:	ldp	x29, x30, [sp, #48]
  408ef4:	add	sp, sp, #0x40
  408ef8:	ret
  408efc:	sub	sp, sp, #0x60
  408f00:	stp	x29, x30, [sp, #80]
  408f04:	add	x29, sp, #0x50
  408f08:	mov	x8, #0x68                  	// #104
  408f0c:	adrp	x9, 407000 <feof@plt+0x5150>
  408f10:	add	x9, x9, #0x3a4
  408f14:	stur	x0, [x29, #-16]
  408f18:	stur	x1, [x29, #-24]
  408f1c:	stur	w2, [x29, #-28]
  408f20:	mov	x0, x8
  408f24:	str	x9, [sp, #16]
  408f28:	bl	40f260 <_Znwm@@Base>
  408f2c:	ldur	x1, [x29, #-16]
  408f30:	str	x0, [sp, #8]
  408f34:	ldr	x8, [sp, #16]
  408f38:	blr	x8
  408f3c:	b	408f40 <feof@plt+0x7090>
  408f40:	ldr	x8, [sp, #8]
  408f44:	str	x8, [sp, #40]
  408f48:	ldr	x0, [sp, #40]
  408f4c:	ldur	x1, [x29, #-24]
  408f50:	ldur	w2, [x29, #-28]
  408f54:	bl	408fbc <feof@plt+0x710c>
  408f58:	cbnz	w0, 408f9c <feof@plt+0x70ec>
  408f5c:	ldr	x8, [sp, #40]
  408f60:	str	x8, [sp]
  408f64:	cbz	x8, 408f7c <feof@plt+0x70cc>
  408f68:	ldr	x8, [sp]
  408f6c:	ldr	x9, [x8]
  408f70:	ldr	x9, [x9, #8]
  408f74:	mov	x0, x8
  408f78:	blr	x9
  408f7c:	mov	x8, xzr
  408f80:	stur	x8, [x29, #-8]
  408f84:	b	408fa4 <feof@plt+0x70f4>
  408f88:	str	x0, [sp, #32]
  408f8c:	str	w1, [sp, #28]
  408f90:	ldr	x0, [sp, #8]
  408f94:	bl	40f338 <_ZdlPv@@Base>
  408f98:	b	408fb4 <feof@plt+0x7104>
  408f9c:	ldr	x8, [sp, #40]
  408fa0:	stur	x8, [x29, #-8]
  408fa4:	ldur	x0, [x29, #-8]
  408fa8:	ldp	x29, x30, [sp, #80]
  408fac:	add	sp, sp, #0x60
  408fb0:	ret
  408fb4:	ldr	x0, [sp, #32]
  408fb8:	bl	401e60 <_Unwind_Resume@plt>
  408fbc:	stp	x29, x30, [sp, #-32]!
  408fc0:	str	x28, [sp, #16]
  408fc4:	mov	x29, sp
  408fc8:	sub	sp, sp, #0x290
  408fcc:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  408fd0:	add	x8, x8, #0x972
  408fd4:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  408fd8:	add	x9, x9, #0xfa3
  408fdc:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  408fe0:	add	x10, x10, #0x60
  408fe4:	adrp	x11, 413000 <_ZdlPvm@@Base+0x3c9c>
  408fe8:	add	x11, x11, #0x114
  408fec:	adrp	x12, 429000 <stderr@@GLIBC_2.17+0x70>
  408ff0:	add	x12, x12, #0xc8
  408ff4:	stur	x0, [x29, #-16]
  408ff8:	stur	x1, [x29, #-24]
  408ffc:	stur	w2, [x29, #-28]
  409000:	ldur	x13, [x29, #-16]
  409004:	ldr	x0, [x13, #32]
  409008:	mov	x1, x8
  40900c:	str	x9, [sp, #160]
  409010:	str	x10, [sp, #152]
  409014:	str	x11, [sp, #144]
  409018:	str	x12, [sp, #136]
  40901c:	str	x13, [sp, #128]
  409020:	bl	401d90 <strcmp@plt>
  409024:	cbnz	w0, 409060 <feof@plt+0x71b0>
  409028:	ldur	x8, [x29, #-24]
  40902c:	cbz	x8, 409040 <feof@plt+0x7190>
  409030:	ldur	x8, [x29, #-24]
  409034:	mov	w9, #0x1                   	// #1
  409038:	str	w9, [x8]
  40903c:	b	409058 <feof@plt+0x71a8>
  409040:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  409044:	add	x0, x0, #0xf64
  409048:	ldr	x1, [sp, #152]
  40904c:	ldr	x2, [sp, #152]
  409050:	ldr	x3, [sp, #152]
  409054:	bl	406a00 <feof@plt+0x4b50>
  409058:	stur	wzr, [x29, #-4]
  40905c:	b	409e24 <feof@plt+0x7f74>
  409060:	ldr	x8, [sp, #128]
  409064:	ldr	x0, [x8, #32]
  409068:	sub	x1, x29, #0x28
  40906c:	bl	40b608 <feof@plt+0x9758>
  409070:	stur	x0, [x29, #-48]
  409074:	cbnz	x0, 4090c8 <feof@plt+0x7218>
  409078:	ldur	x8, [x29, #-24]
  40907c:	cbz	x8, 409090 <feof@plt+0x71e0>
  409080:	ldur	x8, [x29, #-24]
  409084:	mov	w9, #0x1                   	// #1
  409088:	str	w9, [x8]
  40908c:	b	4090c0 <feof@plt+0x7210>
  409090:	ldr	x8, [sp, #128]
  409094:	ldr	x1, [x8, #32]
  409098:	sub	x9, x29, #0x40
  40909c:	mov	x0, x9
  4090a0:	str	x9, [sp, #120]
  4090a4:	bl	4065f0 <feof@plt+0x4740>
  4090a8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  4090ac:	add	x0, x0, #0xf89
  4090b0:	ldr	x1, [sp, #120]
  4090b4:	ldr	x2, [sp, #152]
  4090b8:	ldr	x3, [sp, #152]
  4090bc:	bl	406a00 <feof@plt+0x4b50>
  4090c0:	stur	wzr, [x29, #-4]
  4090c4:	b	409e24 <feof@plt+0x7f74>
  4090c8:	ldur	x1, [x29, #-48]
  4090cc:	ldur	x2, [x29, #-40]
  4090d0:	sub	x0, x29, #0x68
  4090d4:	adrp	x8, 406000 <feof@plt+0x4150>
  4090d8:	add	x8, x8, #0xe50
  4090dc:	blr	x8
  4090e0:	mov	w9, #0x1                   	// #1
  4090e4:	stur	w9, [x29, #-80]
  4090e8:	ldur	w9, [x29, #-28]
  4090ec:	stur	w9, [x29, #-76]
  4090f0:	sub	x0, x29, #0x68
  4090f4:	bl	406efc <feof@plt+0x504c>
  4090f8:	str	w0, [sp, #116]
  4090fc:	b	409100 <feof@plt+0x7250>
  409100:	ldr	w8, [sp, #116]
  409104:	cbnz	w8, 409130 <feof@plt+0x7280>
  409108:	mov	x8, xzr
  40910c:	stur	x8, [x29, #-112]
  409110:	b	409574 <feof@plt+0x76c4>
  409114:	stur	x0, [x29, #-120]
  409118:	stur	w1, [x29, #-124]
  40911c:	sub	x0, x29, #0x68
  409120:	adrp	x8, 406000 <feof@plt+0x4150>
  409124:	add	x8, x8, #0xe98
  409128:	blr	x8
  40912c:	b	409e38 <feof@plt+0x7f88>
  409130:	sub	x8, x29, #0x68
  409134:	ldr	x0, [x8, #32]
  409138:	ldr	x1, [sp, #160]
  40913c:	bl	401ba0 <strtok@plt>
  409140:	stur	x0, [x29, #-112]
  409144:	ldur	x0, [x29, #-112]
  409148:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40914c:	add	x1, x1, #0xf84
  409150:	bl	401d90 <strcmp@plt>
  409154:	cbnz	w0, 40915c <feof@plt+0x72ac>
  409158:	b	409570 <feof@plt+0x76c0>
  40915c:	ldur	x0, [x29, #-112]
  409160:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  409164:	add	x1, x1, #0xfa8
  409168:	bl	401d90 <strcmp@plt>
  40916c:	cbnz	w0, 4091f4 <feof@plt+0x7344>
  409170:	mov	x8, xzr
  409174:	mov	x0, x8
  409178:	ldr	x1, [sp, #160]
  40917c:	bl	401ba0 <strtok@plt>
  409180:	stur	x0, [x29, #-112]
  409184:	ldur	x8, [x29, #-112]
  409188:	cbz	x8, 4091b4 <feof@plt+0x7304>
  40918c:	ldur	x0, [x29, #-112]
  409190:	ldr	x1, [sp, #144]
  409194:	sub	x2, x29, #0x80
  409198:	bl	401ca0 <__isoc99_sscanf@plt>
  40919c:	cmp	w0, #0x1
  4091a0:	b.ne	4091b4 <feof@plt+0x7304>  // b.any
  4091a4:	ldur	w8, [x29, #-128]
  4091a8:	cmp	w8, #0x0
  4091ac:	cset	w8, gt
  4091b0:	tbnz	w8, #0, 4091e4 <feof@plt+0x7334>
  4091b4:	sub	x0, x29, #0x68
  4091b8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4091bc:	add	x1, x1, #0xfb3
  4091c0:	ldr	x2, [sp, #152]
  4091c4:	ldr	x3, [sp, #152]
  4091c8:	ldr	x4, [sp, #152]
  4091cc:	bl	407118 <feof@plt+0x5268>
  4091d0:	b	4091d4 <feof@plt+0x7324>
  4091d4:	stur	wzr, [x29, #-4]
  4091d8:	mov	w8, #0x1                   	// #1
  4091dc:	stur	w8, [x29, #-132]
  4091e0:	b	409e14 <feof@plt+0x7f64>
  4091e4:	ldur	w8, [x29, #-128]
  4091e8:	ldr	x9, [sp, #128]
  4091ec:	str	w8, [x9, #24]
  4091f0:	b	409570 <feof@plt+0x76c0>
  4091f4:	ldur	x0, [x29, #-112]
  4091f8:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  4091fc:	add	x1, x1, #0xfd9
  409200:	bl	401d90 <strcmp@plt>
  409204:	cbnz	w0, 4092cc <feof@plt+0x741c>
  409208:	mov	x8, xzr
  40920c:	mov	x0, x8
  409210:	ldr	x1, [sp, #160]
  409214:	bl	401ba0 <strtok@plt>
  409218:	stur	x0, [x29, #-112]
  40921c:	ldur	x8, [x29, #-112]
  409220:	cbz	x8, 40927c <feof@plt+0x73cc>
  409224:	ldur	x0, [x29, #-112]
  409228:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40922c:	add	x1, x1, #0xfdf
  409230:	sub	x2, x29, #0x90
  409234:	bl	401ca0 <__isoc99_sscanf@plt>
  409238:	cmp	w0, #0x1
  40923c:	b.ne	40927c <feof@plt+0x73cc>  // b.any
  409240:	ldur	d0, [x29, #-144]
  409244:	mov	x8, #0x800000000000        	// #140737488355328
  409248:	movk	x8, #0x4056, lsl #48
  40924c:	fmov	d1, x8
  409250:	fcmp	d0, d1
  409254:	cset	w9, ge  // ge = tcont
  409258:	tbnz	w9, #0, 40927c <feof@plt+0x73cc>
  40925c:	ldur	d0, [x29, #-144]
  409260:	mov	x8, #0x800000000000        	// #140737488355328
  409264:	movk	x8, #0xc056, lsl #48
  409268:	fmov	d1, x8
  40926c:	fcmp	d0, d1
  409270:	cset	w9, ls  // ls = plast
  409274:	tbnz	w9, #0, 40927c <feof@plt+0x73cc>
  409278:	b	4092bc <feof@plt+0x740c>
  40927c:	ldur	x1, [x29, #-112]
  409280:	sub	x0, x29, #0xa0
  409284:	bl	4065f0 <feof@plt+0x4740>
  409288:	b	40928c <feof@plt+0x73dc>
  40928c:	sub	x0, x29, #0x68
  409290:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  409294:	add	x1, x1, #0xfe3
  409298:	sub	x2, x29, #0xa0
  40929c:	ldr	x3, [sp, #152]
  4092a0:	ldr	x4, [sp, #152]
  4092a4:	bl	407118 <feof@plt+0x5268>
  4092a8:	b	4092ac <feof@plt+0x73fc>
  4092ac:	stur	wzr, [x29, #-4]
  4092b0:	mov	w8, #0x1                   	// #1
  4092b4:	stur	w8, [x29, #-132]
  4092b8:	b	409e14 <feof@plt+0x7f64>
  4092bc:	ldur	x8, [x29, #-144]
  4092c0:	ldr	x9, [sp, #128]
  4092c4:	str	x8, [x9, #48]
  4092c8:	b	409570 <feof@plt+0x76c0>
  4092cc:	ldur	x0, [x29, #-112]
  4092d0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4092d4:	add	x1, x1, #0x4
  4092d8:	bl	401d90 <strcmp@plt>
  4092dc:	cbnz	w0, 409424 <feof@plt+0x7574>
  4092e0:	mov	x8, xzr
  4092e4:	mov	x0, x8
  4092e8:	ldr	x1, [sp, #160]
  4092ec:	bl	401ba0 <strtok@plt>
  4092f0:	stur	x0, [x29, #-112]
  4092f4:	ldur	x8, [x29, #-112]
  4092f8:	cbz	x8, 409310 <feof@plt+0x7460>
  4092fc:	ldur	x0, [x29, #-112]
  409300:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409304:	add	x1, x1, #0xebe
  409308:	bl	401d90 <strcmp@plt>
  40930c:	cbnz	w0, 409314 <feof@plt+0x7464>
  409310:	b	409420 <feof@plt+0x7570>
  409314:	ldur	x0, [x29, #-112]
  409318:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40931c:	add	x1, x1, #0x95e
  409320:	bl	401d90 <strcmp@plt>
  409324:	cbnz	w0, 40933c <feof@plt+0x748c>
  409328:	ldr	x8, [sp, #128]
  40932c:	ldr	w9, [x8, #8]
  409330:	orr	w9, w9, #0x1
  409334:	str	w9, [x8, #8]
  409338:	b	40941c <feof@plt+0x756c>
  40933c:	ldur	x0, [x29, #-112]
  409340:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409344:	add	x1, x1, #0xf
  409348:	bl	401d90 <strcmp@plt>
  40934c:	cbnz	w0, 409364 <feof@plt+0x74b4>
  409350:	ldr	x8, [sp, #128]
  409354:	ldr	w9, [x8, #8]
  409358:	orr	w9, w9, #0x2
  40935c:	str	w9, [x8, #8]
  409360:	b	40941c <feof@plt+0x756c>
  409364:	ldur	x0, [x29, #-112]
  409368:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40936c:	add	x1, x1, #0x13
  409370:	bl	401d90 <strcmp@plt>
  409374:	cbnz	w0, 40938c <feof@plt+0x74dc>
  409378:	ldr	x8, [sp, #128]
  40937c:	ldr	w9, [x8, #8]
  409380:	orr	w9, w9, #0x4
  409384:	str	w9, [x8, #8]
  409388:	b	40941c <feof@plt+0x756c>
  40938c:	ldur	x0, [x29, #-112]
  409390:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409394:	add	x1, x1, #0xe
  409398:	bl	401d90 <strcmp@plt>
  40939c:	cbnz	w0, 4093b4 <feof@plt+0x7504>
  4093a0:	ldr	x8, [sp, #128]
  4093a4:	ldr	w9, [x8, #8]
  4093a8:	orr	w9, w9, #0x8
  4093ac:	str	w9, [x8, #8]
  4093b0:	b	40941c <feof@plt+0x756c>
  4093b4:	ldur	x0, [x29, #-112]
  4093b8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4093bc:	add	x1, x1, #0x12
  4093c0:	bl	401d90 <strcmp@plt>
  4093c4:	cbnz	w0, 4093dc <feof@plt+0x752c>
  4093c8:	ldr	x8, [sp, #128]
  4093cc:	ldr	w9, [x8, #8]
  4093d0:	orr	w9, w9, #0x10
  4093d4:	str	w9, [x8, #8]
  4093d8:	b	40941c <feof@plt+0x756c>
  4093dc:	ldur	x1, [x29, #-112]
  4093e0:	sub	x0, x29, #0xb0
  4093e4:	bl	4065f0 <feof@plt+0x4740>
  4093e8:	b	4093ec <feof@plt+0x753c>
  4093ec:	sub	x0, x29, #0x68
  4093f0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4093f4:	add	x1, x1, #0x16
  4093f8:	sub	x2, x29, #0xb0
  4093fc:	ldr	x3, [sp, #152]
  409400:	ldr	x4, [sp, #152]
  409404:	bl	407118 <feof@plt+0x5268>
  409408:	b	40940c <feof@plt+0x755c>
  40940c:	stur	wzr, [x29, #-4]
  409410:	mov	w8, #0x1                   	// #1
  409414:	stur	w8, [x29, #-132]
  409418:	b	409e14 <feof@plt+0x7f64>
  40941c:	b	4092e0 <feof@plt+0x7430>
  409420:	b	409570 <feof@plt+0x76c0>
  409424:	ldur	x0, [x29, #-112]
  409428:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40942c:	add	x1, x1, #0x31
  409430:	bl	401d90 <strcmp@plt>
  409434:	cbnz	w0, 4094b8 <feof@plt+0x7608>
  409438:	mov	x8, xzr
  40943c:	mov	x0, x8
  409440:	ldr	x1, [sp, #160]
  409444:	bl	401ba0 <strtok@plt>
  409448:	stur	x0, [x29, #-112]
  40944c:	ldur	x8, [x29, #-112]
  409450:	cbnz	x8, 409484 <feof@plt+0x75d4>
  409454:	sub	x0, x29, #0x68
  409458:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40945c:	add	x1, x1, #0x3e
  409460:	ldr	x2, [sp, #152]
  409464:	ldr	x3, [sp, #152]
  409468:	ldr	x4, [sp, #152]
  40946c:	bl	407118 <feof@plt+0x5268>
  409470:	b	409474 <feof@plt+0x75c4>
  409474:	stur	wzr, [x29, #-4]
  409478:	mov	w8, #0x1                   	// #1
  40947c:	stur	w8, [x29, #-132]
  409480:	b	409e14 <feof@plt+0x7f64>
  409484:	ldur	x0, [x29, #-112]
  409488:	bl	401a80 <strlen@plt>
  40948c:	add	x0, x0, #0x1
  409490:	bl	4019e0 <_Znam@plt>
  409494:	str	x0, [sp, #104]
  409498:	b	40949c <feof@plt+0x75ec>
  40949c:	ldr	x8, [sp, #104]
  4094a0:	ldr	x9, [sp, #128]
  4094a4:	str	x8, [x9, #40]
  4094a8:	ldr	x0, [x9, #40]
  4094ac:	ldur	x1, [x29, #-112]
  4094b0:	bl	401b90 <strcpy@plt>
  4094b4:	b	409570 <feof@plt+0x76c0>
  4094b8:	ldur	x0, [x29, #-112]
  4094bc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4094c0:	add	x1, x1, #0x3f5
  4094c4:	bl	401d90 <strcmp@plt>
  4094c8:	cbnz	w0, 4094dc <feof@plt+0x762c>
  4094cc:	mov	w8, #0x1                   	// #1
  4094d0:	ldr	x9, [sp, #128]
  4094d4:	str	w8, [x9, #28]
  4094d8:	b	409570 <feof@plt+0x76c0>
  4094dc:	ldur	x0, [x29, #-112]
  4094e0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4094e4:	add	x1, x1, #0x67
  4094e8:	bl	401d90 <strcmp@plt>
  4094ec:	cbz	w0, 40956c <feof@plt+0x76bc>
  4094f0:	ldur	x0, [x29, #-112]
  4094f4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4094f8:	add	x1, x1, #0x71
  4094fc:	bl	401d90 <strcmp@plt>
  409500:	cbz	w0, 40956c <feof@plt+0x76bc>
  409504:	ldur	x8, [x29, #-112]
  409508:	stur	x8, [x29, #-184]
  40950c:	mov	x8, xzr
  409510:	mov	x0, x8
  409514:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  409518:	add	x1, x1, #0xb9d
  40951c:	bl	401ba0 <strtok@plt>
  409520:	stur	x0, [x29, #-112]
  409524:	ldur	x1, [x29, #-184]
  409528:	ldur	x0, [x29, #-112]
  40952c:	str	x1, [sp, #96]
  409530:	bl	40a0cc <feof@plt+0x821c>
  409534:	str	x0, [sp, #88]
  409538:	b	40953c <feof@plt+0x768c>
  40953c:	sub	x8, x29, #0x68
  409540:	ldr	x3, [x8, #8]
  409544:	ldur	w4, [x29, #-88]
  409548:	ldr	x8, [sp, #128]
  40954c:	ldr	x9, [x8]
  409550:	ldr	x9, [x9, #16]
  409554:	mov	x0, x8
  409558:	ldr	x1, [sp, #96]
  40955c:	ldr	x2, [sp, #88]
  409560:	blr	x9
  409564:	b	409568 <feof@plt+0x76b8>
  409568:	b	409570 <feof@plt+0x76c0>
  40956c:	b	409574 <feof@plt+0x76c4>
  409570:	b	4090f0 <feof@plt+0x7240>
  409574:	stur	wzr, [x29, #-188]
  409578:	ldur	x8, [x29, #-112]
  40957c:	cbnz	x8, 4095c0 <feof@plt+0x7710>
  409580:	ldr	x8, [sp, #136]
  409584:	ldr	w9, [x8]
  409588:	cbnz	w9, 4095bc <feof@plt+0x770c>
  40958c:	sub	x0, x29, #0x68
  409590:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409594:	add	x1, x1, #0x79
  409598:	ldr	x2, [sp, #152]
  40959c:	ldr	x3, [sp, #152]
  4095a0:	ldr	x4, [sp, #152]
  4095a4:	bl	407118 <feof@plt+0x5268>
  4095a8:	b	4095ac <feof@plt+0x76fc>
  4095ac:	stur	wzr, [x29, #-4]
  4095b0:	mov	w8, #0x1                   	// #1
  4095b4:	stur	w8, [x29, #-132]
  4095b8:	b	409e14 <feof@plt+0x7f64>
  4095bc:	b	409d18 <feof@plt+0x7e68>
  4095c0:	ldur	x8, [x29, #-112]
  4095c4:	stur	x8, [x29, #-200]
  4095c8:	stur	wzr, [x29, #-80]
  4095cc:	ldur	x8, [x29, #-200]
  4095d0:	cbz	x8, 409d0c <feof@plt+0x7e5c>
  4095d4:	ldur	x0, [x29, #-200]
  4095d8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4095dc:	add	x1, x1, #0x67
  4095e0:	bl	401d90 <strcmp@plt>
  4095e4:	cbnz	w0, 409760 <feof@plt+0x78b0>
  4095e8:	ldur	w8, [x29, #-28]
  4095ec:	cbz	w8, 409600 <feof@plt+0x7750>
  4095f0:	mov	w8, #0x1                   	// #1
  4095f4:	stur	w8, [x29, #-4]
  4095f8:	stur	w8, [x29, #-132]
  4095fc:	b	409e14 <feof@plt+0x7f64>
  409600:	sub	x0, x29, #0x68
  409604:	bl	406efc <feof@plt+0x504c>
  409608:	str	w0, [sp, #84]
  40960c:	b	409610 <feof@plt+0x7760>
  409610:	ldr	w8, [sp, #84]
  409614:	cbnz	w8, 409624 <feof@plt+0x7774>
  409618:	mov	x8, xzr
  40961c:	stur	x8, [x29, #-200]
  409620:	b	40975c <feof@plt+0x78ac>
  409624:	sub	x8, x29, #0x68
  409628:	ldr	x0, [x8, #32]
  40962c:	ldr	x1, [sp, #160]
  409630:	bl	401ba0 <strtok@plt>
  409634:	stur	x0, [x29, #-208]
  409638:	ldur	x8, [x29, #-208]
  40963c:	cbnz	x8, 409644 <feof@plt+0x7794>
  409640:	b	409600 <feof@plt+0x7750>
  409644:	mov	x8, xzr
  409648:	mov	x0, x8
  40964c:	ldr	x1, [sp, #160]
  409650:	bl	401ba0 <strtok@plt>
  409654:	stur	x0, [x29, #-216]
  409658:	ldur	x8, [x29, #-216]
  40965c:	cbnz	x8, 40966c <feof@plt+0x77bc>
  409660:	ldur	x8, [x29, #-208]
  409664:	stur	x8, [x29, #-200]
  409668:	b	40975c <feof@plt+0x78ac>
  40966c:	mov	x8, xzr
  409670:	mov	x0, x8
  409674:	ldr	x1, [sp, #160]
  409678:	bl	401ba0 <strtok@plt>
  40967c:	stur	x0, [x29, #-112]
  409680:	ldur	x8, [x29, #-112]
  409684:	cbnz	x8, 4096b8 <feof@plt+0x7808>
  409688:	sub	x0, x29, #0x68
  40968c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409690:	add	x1, x1, #0x91
  409694:	ldr	x2, [sp, #152]
  409698:	ldr	x3, [sp, #152]
  40969c:	ldr	x4, [sp, #152]
  4096a0:	bl	407118 <feof@plt+0x5268>
  4096a4:	b	4096a8 <feof@plt+0x77f8>
  4096a8:	stur	wzr, [x29, #-4]
  4096ac:	mov	w8, #0x1                   	// #1
  4096b0:	stur	w8, [x29, #-132]
  4096b4:	b	409e14 <feof@plt+0x7f64>
  4096b8:	ldur	x0, [x29, #-112]
  4096bc:	ldr	x1, [sp, #144]
  4096c0:	sub	x2, x29, #0xdc
  4096c4:	bl	401ca0 <__isoc99_sscanf@plt>
  4096c8:	cmp	w0, #0x1
  4096cc:	b.eq	409710 <feof@plt+0x7860>  // b.none
  4096d0:	ldur	x1, [x29, #-112]
  4096d4:	sub	x0, x29, #0xf0
  4096d8:	bl	4065f0 <feof@plt+0x4740>
  4096dc:	b	4096e0 <feof@plt+0x7830>
  4096e0:	sub	x0, x29, #0x68
  4096e4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4096e8:	add	x1, x1, #0xa5
  4096ec:	sub	x2, x29, #0xf0
  4096f0:	ldr	x3, [sp, #152]
  4096f4:	ldr	x4, [sp, #152]
  4096f8:	bl	407118 <feof@plt+0x5268>
  4096fc:	b	409700 <feof@plt+0x7850>
  409700:	stur	wzr, [x29, #-4]
  409704:	mov	w8, #0x1                   	// #1
  409708:	stur	w8, [x29, #-132]
  40970c:	b	409e14 <feof@plt+0x7f64>
  409710:	ldur	x0, [x29, #-208]
  409714:	bl	40eefc <feof@plt+0xd04c>
  409718:	str	x0, [sp, #72]
  40971c:	b	409720 <feof@plt+0x7870>
  409720:	ldr	x8, [sp, #72]
  409724:	stur	x8, [x29, #-248]
  409728:	ldur	x0, [x29, #-216]
  40972c:	bl	40eefc <feof@plt+0xd04c>
  409730:	str	x0, [sp, #64]
  409734:	b	409738 <feof@plt+0x7888>
  409738:	ldr	x8, [sp, #64]
  40973c:	stur	x8, [x29, #-256]
  409740:	ldur	x1, [x29, #-248]
  409744:	ldur	x2, [x29, #-256]
  409748:	ldur	w3, [x29, #-220]
  40974c:	ldr	x0, [sp, #128]
  409750:	bl	4084e0 <feof@plt+0x6630>
  409754:	b	409758 <feof@plt+0x78a8>
  409758:	b	409600 <feof@plt+0x7750>
  40975c:	b	409d08 <feof@plt+0x7e58>
  409760:	ldur	x0, [x29, #-200]
  409764:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409768:	add	x1, x1, #0x71
  40976c:	bl	401d90 <strcmp@plt>
  409770:	cbnz	w0, 409cc8 <feof@plt+0x7e18>
  409774:	ldur	w8, [x29, #-28]
  409778:	cbz	w8, 40978c <feof@plt+0x78dc>
  40977c:	mov	w8, #0x1                   	// #1
  409780:	stur	w8, [x29, #-4]
  409784:	stur	w8, [x29, #-132]
  409788:	b	409e14 <feof@plt+0x7f64>
  40978c:	mov	w8, #0x1                   	// #1
  409790:	stur	w8, [x29, #-188]
  409794:	mov	x9, xzr
  409798:	str	x9, [sp, #392]
  40979c:	sub	x0, x29, #0x68
  4097a0:	bl	406efc <feof@plt+0x504c>
  4097a4:	str	w0, [sp, #60]
  4097a8:	b	4097ac <feof@plt+0x78fc>
  4097ac:	ldr	w8, [sp, #60]
  4097b0:	cbnz	w8, 4097c0 <feof@plt+0x7910>
  4097b4:	mov	x8, xzr
  4097b8:	stur	x8, [x29, #-200]
  4097bc:	b	409c8c <feof@plt+0x7ddc>
  4097c0:	sub	x8, x29, #0x68
  4097c4:	ldr	x0, [x8, #32]
  4097c8:	ldr	x1, [sp, #160]
  4097cc:	bl	401ba0 <strtok@plt>
  4097d0:	str	x0, [sp, #384]
  4097d4:	ldr	x8, [sp, #384]
  4097d8:	cbnz	x8, 4097e0 <feof@plt+0x7930>
  4097dc:	b	40979c <feof@plt+0x78ec>
  4097e0:	mov	x8, xzr
  4097e4:	mov	x0, x8
  4097e8:	ldr	x1, [sp, #160]
  4097ec:	bl	401ba0 <strtok@plt>
  4097f0:	stur	x0, [x29, #-112]
  4097f4:	ldur	x8, [x29, #-112]
  4097f8:	cbnz	x8, 409808 <feof@plt+0x7958>
  4097fc:	ldr	x8, [sp, #384]
  409800:	stur	x8, [x29, #-200]
  409804:	b	409c8c <feof@plt+0x7ddc>
  409808:	ldur	x8, [x29, #-112]
  40980c:	ldrb	w9, [x8]
  409810:	cmp	w9, #0x22
  409814:	b.ne	4098c4 <feof@plt+0x7a14>  // b.any
  409818:	ldr	x8, [sp, #392]
  40981c:	cbnz	x8, 409850 <feof@plt+0x79a0>
  409820:	sub	x0, x29, #0x68
  409824:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409828:	add	x1, x1, #0xba
  40982c:	ldr	x2, [sp, #152]
  409830:	ldr	x3, [sp, #152]
  409834:	ldr	x4, [sp, #152]
  409838:	bl	407118 <feof@plt+0x5268>
  40983c:	b	409840 <feof@plt+0x7990>
  409840:	stur	wzr, [x29, #-4]
  409844:	mov	w8, #0x1                   	// #1
  409848:	stur	w8, [x29, #-132]
  40984c:	b	409e14 <feof@plt+0x7f64>
  409850:	ldr	x0, [sp, #384]
  409854:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409858:	add	x1, x1, #0xdb
  40985c:	bl	401d90 <strcmp@plt>
  409860:	cbnz	w0, 409894 <feof@plt+0x79e4>
  409864:	sub	x0, x29, #0x68
  409868:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40986c:	add	x1, x1, #0xdf
  409870:	ldr	x2, [sp, #152]
  409874:	ldr	x3, [sp, #152]
  409878:	ldr	x4, [sp, #152]
  40987c:	bl	407118 <feof@plt+0x5268>
  409880:	b	409884 <feof@plt+0x79d4>
  409884:	stur	wzr, [x29, #-4]
  409888:	mov	w8, #0x1                   	// #1
  40988c:	stur	w8, [x29, #-132]
  409890:	b	409e14 <feof@plt+0x7f64>
  409894:	ldr	x0, [sp, #384]
  409898:	bl	40eefc <feof@plt+0xd04c>
  40989c:	str	x0, [sp, #48]
  4098a0:	b	4098a4 <feof@plt+0x79f4>
  4098a4:	ldr	x8, [sp, #48]
  4098a8:	str	x8, [sp, #376]
  4098ac:	ldr	x1, [sp, #376]
  4098b0:	ldr	x2, [sp, #392]
  4098b4:	ldr	x0, [sp, #128]
  4098b8:	bl	408e1c <feof@plt+0x6f6c>
  4098bc:	b	4098c0 <feof@plt+0x7a10>
  4098c0:	b	409c88 <feof@plt+0x7dd8>
  4098c4:	add	x8, sp, #0x150
  4098c8:	str	wzr, [sp, #348]
  4098cc:	str	wzr, [sp, #352]
  4098d0:	str	wzr, [sp, #356]
  4098d4:	str	wzr, [sp, #360]
  4098d8:	str	wzr, [sp, #364]
  4098dc:	ldur	x0, [x29, #-112]
  4098e0:	add	x2, x8, #0x8
  4098e4:	add	x3, x8, #0xc
  4098e8:	add	x4, x8, #0x10
  4098ec:	add	x5, x8, #0x18
  4098f0:	add	x6, x8, #0x14
  4098f4:	add	x7, x8, #0x1c
  4098f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4098fc:	add	x1, x1, #0x105
  409900:	bl	401ca0 <__isoc99_sscanf@plt>
  409904:	str	w0, [sp, #332]
  409908:	ldr	w9, [sp, #332]
  40990c:	cmp	w9, #0x1
  409910:	b.ge	409954 <feof@plt+0x7aa4>  // b.tcont
  409914:	ldr	x1, [sp, #384]
  409918:	add	x0, sp, #0x138
  40991c:	bl	4065f0 <feof@plt+0x4740>
  409920:	b	409924 <feof@plt+0x7a74>
  409924:	sub	x0, x29, #0x68
  409928:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40992c:	add	x1, x1, #0x117
  409930:	add	x2, sp, #0x138
  409934:	ldr	x3, [sp, #152]
  409938:	ldr	x4, [sp, #152]
  40993c:	bl	407118 <feof@plt+0x5268>
  409940:	b	409944 <feof@plt+0x7a94>
  409944:	stur	wzr, [x29, #-4]
  409948:	mov	w8, #0x1                   	// #1
  40994c:	stur	w8, [x29, #-132]
  409950:	b	409e14 <feof@plt+0x7f64>
  409954:	mov	x8, xzr
  409958:	mov	x0, x8
  40995c:	ldr	x1, [sp, #160]
  409960:	bl	401ba0 <strtok@plt>
  409964:	stur	x0, [x29, #-112]
  409968:	ldur	x8, [x29, #-112]
  40996c:	cbnz	x8, 4099b0 <feof@plt+0x7b00>
  409970:	ldr	x1, [sp, #384]
  409974:	add	x0, sp, #0x128
  409978:	bl	4065f0 <feof@plt+0x4740>
  40997c:	b	409980 <feof@plt+0x7ad0>
  409980:	sub	x0, x29, #0x68
  409984:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409988:	add	x1, x1, #0x12a
  40998c:	add	x2, sp, #0x128
  409990:	ldr	x3, [sp, #152]
  409994:	ldr	x4, [sp, #152]
  409998:	bl	407118 <feof@plt+0x5268>
  40999c:	b	4099a0 <feof@plt+0x7af0>
  4099a0:	stur	wzr, [x29, #-4]
  4099a4:	mov	w8, #0x1                   	// #1
  4099a8:	stur	w8, [x29, #-132]
  4099ac:	b	409e14 <feof@plt+0x7f64>
  4099b0:	ldur	x0, [x29, #-112]
  4099b4:	ldr	x1, [sp, #144]
  4099b8:	add	x2, sp, #0x124
  4099bc:	bl	401ca0 <__isoc99_sscanf@plt>
  4099c0:	cmp	w0, #0x1
  4099c4:	b.eq	409a08 <feof@plt+0x7b58>  // b.none
  4099c8:	ldr	x1, [sp, #384]
  4099cc:	add	x0, sp, #0x110
  4099d0:	bl	4065f0 <feof@plt+0x4740>
  4099d4:	b	4099d8 <feof@plt+0x7b28>
  4099d8:	sub	x0, x29, #0x68
  4099dc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4099e0:	add	x1, x1, #0x14a
  4099e4:	add	x2, sp, #0x110
  4099e8:	ldr	x3, [sp, #152]
  4099ec:	ldr	x4, [sp, #152]
  4099f0:	bl	407118 <feof@plt+0x5268>
  4099f4:	b	4099f8 <feof@plt+0x7b48>
  4099f8:	stur	wzr, [x29, #-4]
  4099fc:	mov	w8, #0x1                   	// #1
  409a00:	stur	w8, [x29, #-132]
  409a04:	b	409e14 <feof@plt+0x7f64>
  409a08:	ldr	w8, [sp, #292]
  409a0c:	cmp	w8, #0x0
  409a10:	cset	w8, lt  // lt = tstop
  409a14:	tbnz	w8, #0, 409a24 <feof@plt+0x7b74>
  409a18:	ldr	w8, [sp, #292]
  409a1c:	cmp	w8, #0xff
  409a20:	b.le	409a64 <feof@plt+0x7bb4>
  409a24:	ldr	w1, [sp, #292]
  409a28:	add	x0, sp, #0x100
  409a2c:	bl	406658 <feof@plt+0x47a8>
  409a30:	b	409a34 <feof@plt+0x7b84>
  409a34:	sub	x0, x29, #0x68
  409a38:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409a3c:	add	x1, x1, #0x166
  409a40:	add	x2, sp, #0x100
  409a44:	ldr	x3, [sp, #152]
  409a48:	ldr	x4, [sp, #152]
  409a4c:	bl	407118 <feof@plt+0x5268>
  409a50:	b	409a54 <feof@plt+0x7ba4>
  409a54:	stur	wzr, [x29, #-4]
  409a58:	mov	w8, #0x1                   	// #1
  409a5c:	stur	w8, [x29, #-132]
  409a60:	b	409e14 <feof@plt+0x7f64>
  409a64:	ldr	w8, [sp, #292]
  409a68:	strb	w8, [sp, #336]
  409a6c:	mov	x9, xzr
  409a70:	mov	x0, x9
  409a74:	ldr	x1, [sp, #160]
  409a78:	bl	401ba0 <strtok@plt>
  409a7c:	stur	x0, [x29, #-112]
  409a80:	ldur	x9, [x29, #-112]
  409a84:	cbnz	x9, 409ac8 <feof@plt+0x7c18>
  409a88:	ldr	x1, [sp, #384]
  409a8c:	add	x0, sp, #0xf0
  409a90:	bl	4065f0 <feof@plt+0x4740>
  409a94:	b	409a98 <feof@plt+0x7be8>
  409a98:	sub	x0, x29, #0x68
  409a9c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409aa0:	add	x1, x1, #0x187
  409aa4:	add	x2, sp, #0xf0
  409aa8:	ldr	x3, [sp, #152]
  409aac:	ldr	x4, [sp, #152]
  409ab0:	bl	407118 <feof@plt+0x5268>
  409ab4:	b	409ab8 <feof@plt+0x7c08>
  409ab8:	stur	wzr, [x29, #-4]
  409abc:	mov	w8, #0x1                   	// #1
  409ac0:	stur	w8, [x29, #-132]
  409ac4:	b	409e14 <feof@plt+0x7f64>
  409ac8:	ldur	x0, [x29, #-112]
  409acc:	add	x1, sp, #0xe8
  409ad0:	mov	w8, wzr
  409ad4:	mov	w2, w8
  409ad8:	bl	401b10 <strtol@plt>
  409adc:	str	w0, [sp, #340]
  409ae0:	ldr	w8, [sp, #340]
  409ae4:	cbnz	w8, 409b48 <feof@plt+0x7c98>
  409ae8:	ldr	x8, [sp, #232]
  409aec:	ldur	x9, [x29, #-112]
  409af0:	cmp	x8, x9
  409af4:	b.ne	409b48 <feof@plt+0x7c98>  // b.any
  409af8:	ldur	x1, [x29, #-112]
  409afc:	add	x0, sp, #0xd8
  409b00:	bl	4065f0 <feof@plt+0x4740>
  409b04:	b	409b08 <feof@plt+0x7c58>
  409b08:	ldr	x1, [sp, #384]
  409b0c:	add	x0, sp, #0xc8
  409b10:	bl	4065f0 <feof@plt+0x4740>
  409b14:	b	409b18 <feof@plt+0x7c68>
  409b18:	sub	x0, x29, #0x68
  409b1c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409b20:	add	x1, x1, #0x19d
  409b24:	add	x2, sp, #0xd8
  409b28:	add	x3, sp, #0xc8
  409b2c:	ldr	x4, [sp, #152]
  409b30:	bl	407118 <feof@plt+0x5268>
  409b34:	b	409b38 <feof@plt+0x7c88>
  409b38:	stur	wzr, [x29, #-4]
  409b3c:	mov	w8, #0x1                   	// #1
  409b40:	stur	w8, [x29, #-132]
  409b44:	b	409e14 <feof@plt+0x7f64>
  409b48:	ldr	x8, [sp, #136]
  409b4c:	ldr	w9, [x8]
  409b50:	cbz	w9, 409b7c <feof@plt+0x7ccc>
  409b54:	ldr	w0, [sp, #340]
  409b58:	bl	401d60 <wcwidth@plt>
  409b5c:	str	w0, [sp, #196]
  409b60:	ldr	w8, [sp, #196]
  409b64:	cmp	w8, #0x1
  409b68:	b.le	409b7c <feof@plt+0x7ccc>
  409b6c:	ldr	w8, [sp, #196]
  409b70:	ldr	w9, [sp, #344]
  409b74:	mul	w8, w9, w8
  409b78:	str	w8, [sp, #344]
  409b7c:	mov	x8, xzr
  409b80:	mov	x0, x8
  409b84:	ldr	x1, [sp, #160]
  409b88:	bl	401ba0 <strtok@plt>
  409b8c:	stur	x0, [x29, #-112]
  409b90:	ldur	x8, [x29, #-112]
  409b94:	cbz	x8, 409bac <feof@plt+0x7cfc>
  409b98:	ldur	x0, [x29, #-112]
  409b9c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409ba0:	add	x1, x1, #0xdc
  409ba4:	bl	401d90 <strcmp@plt>
  409ba8:	cbnz	w0, 409bbc <feof@plt+0x7d0c>
  409bac:	add	x8, sp, #0x150
  409bb0:	mov	x9, xzr
  409bb4:	str	x9, [x8, #32]
  409bb8:	b	409bf4 <feof@plt+0x7d44>
  409bbc:	ldur	x0, [x29, #-112]
  409bc0:	bl	401a80 <strlen@plt>
  409bc4:	add	x0, x0, #0x1
  409bc8:	bl	4019e0 <_Znam@plt>
  409bcc:	str	x0, [sp, #40]
  409bd0:	b	409bd4 <feof@plt+0x7d24>
  409bd4:	ldr	x8, [sp, #40]
  409bd8:	str	x8, [sp, #184]
  409bdc:	ldr	x0, [sp, #184]
  409be0:	ldur	x1, [x29, #-112]
  409be4:	bl	401b90 <strcpy@plt>
  409be8:	ldr	x8, [sp, #184]
  409bec:	add	x9, sp, #0x150
  409bf0:	str	x8, [x9, #32]
  409bf4:	ldr	x0, [sp, #384]
  409bf8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409bfc:	add	x1, x1, #0xdb
  409c00:	bl	401d90 <strcmp@plt>
  409c04:	cbnz	w0, 409c38 <feof@plt+0x7d88>
  409c08:	ldr	w0, [sp, #340]
  409c0c:	bl	40eecc <feof@plt+0xd01c>
  409c10:	str	x0, [sp, #32]
  409c14:	b	409c18 <feof@plt+0x7d68>
  409c18:	ldr	x8, [sp, #32]
  409c1c:	str	x8, [sp, #392]
  409c20:	ldr	x1, [sp, #392]
  409c24:	ldr	x0, [sp, #128]
  409c28:	add	x2, sp, #0x150
  409c2c:	bl	408ce8 <feof@plt+0x6e38>
  409c30:	b	409c34 <feof@plt+0x7d84>
  409c34:	b	409c88 <feof@plt+0x7dd8>
  409c38:	ldr	x0, [sp, #384]
  409c3c:	bl	40eefc <feof@plt+0xd04c>
  409c40:	str	x0, [sp, #24]
  409c44:	b	409c48 <feof@plt+0x7d98>
  409c48:	ldr	x8, [sp, #24]
  409c4c:	str	x8, [sp, #392]
  409c50:	ldr	x1, [sp, #392]
  409c54:	ldr	x0, [sp, #128]
  409c58:	add	x2, sp, #0x150
  409c5c:	bl	408ce8 <feof@plt+0x6e38>
  409c60:	b	409c64 <feof@plt+0x7db4>
  409c64:	ldr	w0, [sp, #340]
  409c68:	bl	40eecc <feof@plt+0xd01c>
  409c6c:	str	x0, [sp, #16]
  409c70:	b	409c74 <feof@plt+0x7dc4>
  409c74:	ldr	x2, [sp, #392]
  409c78:	ldr	x0, [sp, #128]
  409c7c:	ldr	x1, [sp, #16]
  409c80:	bl	408e1c <feof@plt+0x6f6c>
  409c84:	b	409c88 <feof@plt+0x7dd8>
  409c88:	b	40979c <feof@plt+0x78ec>
  409c8c:	ldr	x8, [sp, #392]
  409c90:	cbnz	x8, 409cc4 <feof@plt+0x7e14>
  409c94:	sub	x0, x29, #0x68
  409c98:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409c9c:	add	x1, x1, #0x1be
  409ca0:	ldr	x2, [sp, #152]
  409ca4:	ldr	x3, [sp, #152]
  409ca8:	ldr	x4, [sp, #152]
  409cac:	bl	407118 <feof@plt+0x5268>
  409cb0:	b	409cb4 <feof@plt+0x7e04>
  409cb4:	stur	wzr, [x29, #-4]
  409cb8:	mov	w8, #0x1                   	// #1
  409cbc:	stur	w8, [x29, #-132]
  409cc0:	b	409e14 <feof@plt+0x7f64>
  409cc4:	b	409d08 <feof@plt+0x7e58>
  409cc8:	ldur	x1, [x29, #-200]
  409ccc:	add	x0, sp, #0xa8
  409cd0:	bl	4065f0 <feof@plt+0x4740>
  409cd4:	b	409cd8 <feof@plt+0x7e28>
  409cd8:	sub	x0, x29, #0x68
  409cdc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409ce0:	add	x1, x1, #0x1e3
  409ce4:	add	x2, sp, #0xa8
  409ce8:	ldr	x3, [sp, #152]
  409cec:	ldr	x4, [sp, #152]
  409cf0:	bl	407118 <feof@plt+0x5268>
  409cf4:	b	409cf8 <feof@plt+0x7e48>
  409cf8:	stur	wzr, [x29, #-4]
  409cfc:	mov	w8, #0x1                   	// #1
  409d00:	stur	w8, [x29, #-132]
  409d04:	b	409e14 <feof@plt+0x7f64>
  409d08:	b	4095cc <feof@plt+0x771c>
  409d0c:	ldr	x0, [sp, #128]
  409d10:	bl	408b64 <feof@plt+0x6cb4>
  409d14:	b	409d18 <feof@plt+0x7e68>
  409d18:	ldr	x8, [sp, #136]
  409d1c:	ldr	w9, [x8]
  409d20:	cbnz	w9, 409d5c <feof@plt+0x7eac>
  409d24:	ldur	w8, [x29, #-188]
  409d28:	cbnz	w8, 409d5c <feof@plt+0x7eac>
  409d2c:	sub	x0, x29, #0x68
  409d30:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  409d34:	add	x1, x1, #0x224
  409d38:	ldr	x2, [sp, #152]
  409d3c:	ldr	x3, [sp, #152]
  409d40:	ldr	x4, [sp, #152]
  409d44:	bl	407118 <feof@plt+0x5268>
  409d48:	b	409d4c <feof@plt+0x7e9c>
  409d4c:	stur	wzr, [x29, #-4]
  409d50:	mov	w8, #0x1                   	// #1
  409d54:	stur	w8, [x29, #-132]
  409d58:	b	409e14 <feof@plt+0x7f64>
  409d5c:	ldr	x8, [sp, #128]
  409d60:	ldr	w9, [x8, #24]
  409d64:	cbnz	w9, 409e08 <feof@plt+0x7f58>
  409d68:	ldr	x8, [sp, #128]
  409d6c:	ldr	w9, [x8, #56]
  409d70:	cbz	w9, 409dc4 <feof@plt+0x7f14>
  409d74:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  409d78:	add	x8, x8, #0x9c
  409d7c:	ldr	w0, [x8]
  409d80:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  409d84:	add	x8, x8, #0x98
  409d88:	ldr	w1, [x8]
  409d8c:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  409d90:	add	x8, x8, #0x358
  409d94:	ldr	w9, [x8]
  409d98:	mov	w10, #0xd8                  	// #216
  409d9c:	mul	w2, w10, w9
  409da0:	ldr	x8, [sp, #128]
  409da4:	ldr	w3, [x8, #56]
  409da8:	bl	40a1a8 <feof@plt+0x82f8>
  409dac:	str	w0, [sp, #12]
  409db0:	b	409db4 <feof@plt+0x7f04>
  409db4:	ldr	w8, [sp, #12]
  409db8:	ldr	x9, [sp, #128]
  409dbc:	str	w8, [x9, #24]
  409dc0:	b	409e08 <feof@plt+0x7f58>
  409dc4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  409dc8:	add	x8, x8, #0x9c
  409dcc:	ldr	w0, [x8]
  409dd0:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  409dd4:	add	x8, x8, #0x98
  409dd8:	ldr	w1, [x8]
  409ddc:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  409de0:	add	x8, x8, #0x358
  409de4:	ldr	w9, [x8]
  409de8:	mov	w10, #0xd8                  	// #216
  409dec:	mul	w2, w10, w9
  409df0:	bl	40a2e8 <feof@plt+0x8438>
  409df4:	str	w0, [sp, #8]
  409df8:	b	409dfc <feof@plt+0x7f4c>
  409dfc:	ldr	w8, [sp, #8]
  409e00:	ldr	x9, [sp, #128]
  409e04:	str	w8, [x9, #24]
  409e08:	mov	w8, #0x1                   	// #1
  409e0c:	stur	w8, [x29, #-4]
  409e10:	stur	w8, [x29, #-132]
  409e14:	sub	x0, x29, #0x68
  409e18:	adrp	x8, 406000 <feof@plt+0x4150>
  409e1c:	add	x8, x8, #0xe98
  409e20:	blr	x8
  409e24:	ldur	w0, [x29, #-4]
  409e28:	add	sp, sp, #0x290
  409e2c:	ldr	x28, [sp, #16]
  409e30:	ldp	x29, x30, [sp], #32
  409e34:	ret
  409e38:	ldur	x0, [x29, #-120]
  409e3c:	bl	401e60 <_Unwind_Resume@plt>
  409e40:	sub	sp, sp, #0x190
  409e44:	stp	x29, x30, [sp, #368]
  409e48:	str	x28, [sp, #384]
  409e4c:	add	x29, sp, #0x170
  409e50:	mov	w8, #0x1                   	// #1
  409e54:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  409e58:	add	x9, x9, #0x1a8
  409e5c:	stur	x0, [x29, #-16]
  409e60:	stur	x1, [x29, #-24]
  409e64:	stur	x2, [x29, #-32]
  409e68:	stur	x3, [x29, #-40]
  409e6c:	ldur	x10, [x29, #-16]
  409e70:	stur	x10, [x29, #-72]
  409e74:	stur	w8, [x29, #-76]
  409e78:	str	x9, [sp, #8]
  409e7c:	ldur	x8, [x29, #-72]
  409e80:	ldrb	w1, [x8]
  409e84:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  409e88:	add	x0, x0, #0x8c5
  409e8c:	bl	40b44c <feof@plt+0x959c>
  409e90:	cbz	w0, 409f54 <feof@plt+0x80a4>
  409e94:	ldur	x0, [x29, #-72]
  409e98:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  409e9c:	add	x1, x1, #0xf45
  409ea0:	sub	x2, x29, #0x30
  409ea4:	sub	x3, x29, #0x3a
  409ea8:	sub	x4, x29, #0x38
  409eac:	sub	x5, x29, #0x3c
  409eb0:	bl	401ca0 <__isoc99_sscanf@plt>
  409eb4:	cmp	w0, #0x4
  409eb8:	b.ne	409f50 <feof@plt+0x80a0>  // b.any
  409ebc:	ldur	d0, [x29, #-48]
  409ec0:	fcmp	d0, #0.0
  409ec4:	cset	w8, gt
  409ec8:	tbnz	w8, #0, 409ed0 <feof@plt+0x8020>
  409ecc:	b	409f50 <feof@plt+0x80a0>
  409ed0:	ldur	d0, [x29, #-56]
  409ed4:	fcmp	d0, #0.0
  409ed8:	cset	w8, gt
  409edc:	tbnz	w8, #0, 409ee4 <feof@plt+0x8034>
  409ee0:	b	409f50 <feof@plt+0x80a0>
  409ee4:	ldurb	w1, [x29, #-58]
  409ee8:	sub	x0, x29, #0x30
  409eec:	bl	407678 <feof@plt+0x57c8>
  409ef0:	cbz	w0, 409f50 <feof@plt+0x80a0>
  409ef4:	ldurb	w1, [x29, #-60]
  409ef8:	sub	x0, x29, #0x38
  409efc:	bl	407678 <feof@plt+0x57c8>
  409f00:	cbz	w0, 409f50 <feof@plt+0x80a0>
  409f04:	ldur	x8, [x29, #-32]
  409f08:	cbz	x8, 409f18 <feof@plt+0x8068>
  409f0c:	ldur	x8, [x29, #-48]
  409f10:	ldur	x9, [x29, #-32]
  409f14:	str	x8, [x9]
  409f18:	ldur	x8, [x29, #-40]
  409f1c:	cbz	x8, 409f2c <feof@plt+0x807c>
  409f20:	ldur	x8, [x29, #-56]
  409f24:	ldur	x9, [x29, #-40]
  409f28:	str	x8, [x9]
  409f2c:	ldur	x8, [x29, #-24]
  409f30:	cbz	x8, 409f44 <feof@plt+0x8094>
  409f34:	ldur	x8, [x29, #-24]
  409f38:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  409f3c:	add	x9, x9, #0xf5d
  409f40:	str	x9, [x8]
  409f44:	mov	w8, #0x1                   	// #1
  409f48:	stur	w8, [x29, #-4]
  409f4c:	b	40a0b8 <feof@plt+0x8208>
  409f50:	b	40a0b4 <feof@plt+0x8204>
  409f54:	str	wzr, [sp, #32]
  409f58:	ldr	w8, [sp, #32]
  409f5c:	cmp	w8, #0x29
  409f60:	b.ge	40a01c <feof@plt+0x816c>  // b.tcont
  409f64:	ldrsw	x8, [sp, #32]
  409f68:	mov	x9, #0x18                  	// #24
  409f6c:	mul	x8, x9, x8
  409f70:	ldr	x9, [sp, #8]
  409f74:	add	x8, x9, x8
  409f78:	ldr	x0, [x8]
  409f7c:	ldur	x1, [x29, #-72]
  409f80:	bl	401e20 <strcasecmp@plt>
  409f84:	cbnz	w0, 40a00c <feof@plt+0x815c>
  409f88:	ldur	x8, [x29, #-32]
  409f8c:	cbz	x8, 409fb0 <feof@plt+0x8100>
  409f90:	ldrsw	x8, [sp, #32]
  409f94:	mov	x9, #0x18                  	// #24
  409f98:	mul	x8, x9, x8
  409f9c:	ldr	x9, [sp, #8]
  409fa0:	add	x8, x9, x8
  409fa4:	ldr	x8, [x8, #8]
  409fa8:	ldur	x10, [x29, #-32]
  409fac:	str	x8, [x10]
  409fb0:	ldur	x8, [x29, #-40]
  409fb4:	cbz	x8, 409fd8 <feof@plt+0x8128>
  409fb8:	ldrsw	x8, [sp, #32]
  409fbc:	mov	x9, #0x18                  	// #24
  409fc0:	mul	x8, x9, x8
  409fc4:	ldr	x9, [sp, #8]
  409fc8:	add	x8, x9, x8
  409fcc:	ldr	x8, [x8, #16]
  409fd0:	ldur	x10, [x29, #-40]
  409fd4:	str	x8, [x10]
  409fd8:	ldur	x8, [x29, #-24]
  409fdc:	cbz	x8, 40a000 <feof@plt+0x8150>
  409fe0:	ldrsw	x8, [sp, #32]
  409fe4:	mov	x9, #0x18                  	// #24
  409fe8:	mul	x8, x9, x8
  409fec:	ldr	x9, [sp, #8]
  409ff0:	add	x8, x9, x8
  409ff4:	ldr	x8, [x8]
  409ff8:	ldur	x10, [x29, #-24]
  409ffc:	str	x8, [x10]
  40a000:	mov	w8, #0x1                   	// #1
  40a004:	stur	w8, [x29, #-4]
  40a008:	b	40a0b8 <feof@plt+0x8208>
  40a00c:	ldr	w8, [sp, #32]
  40a010:	add	w8, w8, #0x1
  40a014:	str	w8, [sp, #32]
  40a018:	b	409f58 <feof@plt+0x80a8>
  40a01c:	ldur	w8, [x29, #-76]
  40a020:	cbz	w8, 40a0b4 <feof@plt+0x8204>
  40a024:	ldur	x0, [x29, #-16]
  40a028:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a02c:	add	x1, x1, #0xdf7
  40a030:	bl	401d70 <fopen@plt>
  40a034:	str	x0, [sp, #24]
  40a038:	ldr	x8, [sp, #24]
  40a03c:	cbz	x8, 40a0b4 <feof@plt+0x8204>
  40a040:	ldr	x2, [sp, #24]
  40a044:	add	x8, sp, #0x25
  40a048:	mov	x0, x8
  40a04c:	mov	w1, #0xfe                  	// #254
  40a050:	str	x8, [sp]
  40a054:	bl	401da0 <fgets@plt>
  40a058:	ldr	x8, [sp, #24]
  40a05c:	mov	x0, x8
  40a060:	bl	401ae0 <fclose@plt>
  40a064:	mov	w9, wzr
  40a068:	stur	wzr, [x29, #-76]
  40a06c:	ldr	x8, [sp]
  40a070:	mov	x0, x8
  40a074:	mov	w1, w9
  40a078:	bl	401b30 <strchr@plt>
  40a07c:	str	x0, [sp, #16]
  40a080:	ldr	x8, [sp, #16]
  40a084:	mov	x10, #0xffffffffffffffff    	// #-1
  40a088:	add	x10, x8, x10
  40a08c:	str	x10, [sp, #16]
  40a090:	ldurb	w9, [x8, #-1]
  40a094:	cmp	w9, #0xa
  40a098:	b.ne	40a0a8 <feof@plt+0x81f8>  // b.any
  40a09c:	ldr	x8, [sp, #16]
  40a0a0:	mov	w9, #0x0                   	// #0
  40a0a4:	strb	w9, [x8]
  40a0a8:	add	x8, sp, #0x25
  40a0ac:	stur	x8, [x29, #-72]
  40a0b0:	b	409e7c <feof@plt+0x7fcc>
  40a0b4:	stur	wzr, [x29, #-4]
  40a0b8:	ldur	w0, [x29, #-4]
  40a0bc:	ldr	x28, [sp, #384]
  40a0c0:	ldp	x29, x30, [sp, #368]
  40a0c4:	add	sp, sp, #0x190
  40a0c8:	ret
  40a0cc:	sub	sp, sp, #0x30
  40a0d0:	stp	x29, x30, [sp, #32]
  40a0d4:	add	x29, sp, #0x20
  40a0d8:	str	x0, [sp, #16]
  40a0dc:	ldr	x8, [sp, #16]
  40a0e0:	cbnz	x8, 40a0f0 <feof@plt+0x8240>
  40a0e4:	mov	x8, xzr
  40a0e8:	stur	x8, [x29, #-8]
  40a0ec:	b	40a198 <feof@plt+0x82e8>
  40a0f0:	ldr	x8, [sp, #16]
  40a0f4:	ldrb	w1, [x8]
  40a0f8:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40a0fc:	add	x0, x0, #0xac5
  40a100:	bl	40b44c <feof@plt+0x959c>
  40a104:	cbz	w0, 40a118 <feof@plt+0x8268>
  40a108:	ldr	x8, [sp, #16]
  40a10c:	add	x8, x8, #0x1
  40a110:	str	x8, [sp, #16]
  40a114:	b	40a0f0 <feof@plt+0x8240>
  40a118:	ldr	x0, [sp, #16]
  40a11c:	mov	w8, wzr
  40a120:	mov	w1, w8
  40a124:	bl	401b30 <strchr@plt>
  40a128:	str	x0, [sp, #8]
  40a12c:	ldr	x8, [sp, #8]
  40a130:	ldr	x9, [sp, #16]
  40a134:	mov	w10, #0x0                   	// #0
  40a138:	cmp	x8, x9
  40a13c:	str	w10, [sp, #4]
  40a140:	b.ls	40a164 <feof@plt+0x82b4>  // b.plast
  40a144:	ldr	x8, [sp, #8]
  40a148:	ldurb	w1, [x8, #-1]
  40a14c:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40a150:	add	x0, x0, #0xac5
  40a154:	bl	40b44c <feof@plt+0x959c>
  40a158:	cmp	w0, #0x0
  40a15c:	cset	w9, ne  // ne = any
  40a160:	str	w9, [sp, #4]
  40a164:	ldr	w8, [sp, #4]
  40a168:	tbnz	w8, #0, 40a170 <feof@plt+0x82c0>
  40a16c:	b	40a184 <feof@plt+0x82d4>
  40a170:	ldr	x8, [sp, #8]
  40a174:	mov	x9, #0xffffffffffffffff    	// #-1
  40a178:	add	x8, x8, x9
  40a17c:	str	x8, [sp, #8]
  40a180:	b	40a12c <feof@plt+0x827c>
  40a184:	ldr	x8, [sp, #8]
  40a188:	mov	w9, #0x0                   	// #0
  40a18c:	strb	w9, [x8]
  40a190:	ldr	x8, [sp, #16]
  40a194:	stur	x8, [x29, #-8]
  40a198:	ldur	x0, [x29, #-8]
  40a19c:	ldp	x29, x30, [sp, #32]
  40a1a0:	add	sp, sp, #0x30
  40a1a4:	ret
  40a1a8:	sub	sp, sp, #0x30
  40a1ac:	stp	x29, x30, [sp, #32]
  40a1b0:	add	x29, sp, #0x20
  40a1b4:	stur	w0, [x29, #-8]
  40a1b8:	stur	w1, [x29, #-12]
  40a1bc:	str	w2, [sp, #16]
  40a1c0:	str	w3, [sp, #12]
  40a1c4:	ldur	w8, [x29, #-12]
  40a1c8:	cmp	w8, #0x0
  40a1cc:	cset	w8, lt  // lt = tstop
  40a1d0:	mov	w9, #0x0                   	// #0
  40a1d4:	str	w9, [sp, #8]
  40a1d8:	tbnz	w8, #0, 40a204 <feof@plt+0x8354>
  40a1dc:	ldr	w8, [sp, #16]
  40a1e0:	cmp	w8, #0x0
  40a1e4:	cset	w8, le
  40a1e8:	mov	w9, #0x0                   	// #0
  40a1ec:	str	w9, [sp, #8]
  40a1f0:	tbnz	w8, #0, 40a204 <feof@plt+0x8354>
  40a1f4:	ldr	w8, [sp, #12]
  40a1f8:	cmp	w8, #0x0
  40a1fc:	cset	w8, gt
  40a200:	str	w8, [sp, #8]
  40a204:	ldr	w8, [sp, #8]
  40a208:	and	w0, w8, #0x1
  40a20c:	mov	w1, #0xfc                  	// #252
  40a210:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  40a214:	add	x2, x2, #0xf2a
  40a218:	bl	4069c8 <feof@plt+0x4b18>
  40a21c:	ldur	w8, [x29, #-12]
  40a220:	cbnz	w8, 40a22c <feof@plt+0x837c>
  40a224:	stur	wzr, [x29, #-4]
  40a228:	b	40a2d8 <feof@plt+0x8428>
  40a22c:	ldur	w8, [x29, #-8]
  40a230:	cmp	w8, #0x0
  40a234:	cset	w8, lt  // lt = tstop
  40a238:	tbnz	w8, #0, 40a28c <feof@plt+0x83dc>
  40a23c:	ldur	w8, [x29, #-8]
  40a240:	scvtf	d0, w8
  40a244:	ldur	w8, [x29, #-12]
  40a248:	scvtf	d1, w8
  40a24c:	fmul	d0, d0, d1
  40a250:	ldr	w8, [sp, #16]
  40a254:	scvtf	d1, w8
  40a258:	fdiv	d0, d0, d1
  40a25c:	ldr	w8, [sp, #12]
  40a260:	scvtf	d1, w8
  40a264:	mov	x9, #0x400000000000        	// #70368744177664
  40a268:	movk	x9, #0x408f, lsl #48
  40a26c:	fmov	d2, x9
  40a270:	fdiv	d1, d1, d2
  40a274:	fmul	d0, d0, d1
  40a278:	fmov	d1, #5.000000000000000000e-01
  40a27c:	fadd	d0, d0, d1
  40a280:	fcvtzs	w8, d0
  40a284:	stur	w8, [x29, #-4]
  40a288:	b	40a2d8 <feof@plt+0x8428>
  40a28c:	ldur	w8, [x29, #-8]
  40a290:	scvtf	d0, w8
  40a294:	ldur	w8, [x29, #-12]
  40a298:	scvtf	d1, w8
  40a29c:	fmul	d0, d0, d1
  40a2a0:	ldr	w8, [sp, #16]
  40a2a4:	scvtf	d1, w8
  40a2a8:	fdiv	d0, d0, d1
  40a2ac:	ldr	w8, [sp, #12]
  40a2b0:	scvtf	d1, w8
  40a2b4:	mov	x9, #0x400000000000        	// #70368744177664
  40a2b8:	movk	x9, #0x408f, lsl #48
  40a2bc:	fmov	d2, x9
  40a2c0:	fdiv	d1, d1, d2
  40a2c4:	fmul	d0, d0, d1
  40a2c8:	fmov	d1, #5.000000000000000000e-01
  40a2cc:	fsub	d0, d0, d1
  40a2d0:	fcvtzs	w8, d0
  40a2d4:	stur	w8, [x29, #-4]
  40a2d8:	ldur	w0, [x29, #-4]
  40a2dc:	ldp	x29, x30, [sp, #32]
  40a2e0:	add	sp, sp, #0x30
  40a2e4:	ret
  40a2e8:	sub	sp, sp, #0x30
  40a2ec:	stp	x29, x30, [sp, #32]
  40a2f0:	add	x29, sp, #0x20
  40a2f4:	stur	w0, [x29, #-8]
  40a2f8:	stur	w1, [x29, #-12]
  40a2fc:	str	w2, [sp, #16]
  40a300:	ldur	w8, [x29, #-12]
  40a304:	cmp	w8, #0x0
  40a308:	cset	w8, lt  // lt = tstop
  40a30c:	mov	w9, #0x0                   	// #0
  40a310:	str	w9, [sp, #8]
  40a314:	tbnz	w8, #0, 40a328 <feof@plt+0x8478>
  40a318:	ldr	w8, [sp, #16]
  40a31c:	cmp	w8, #0x0
  40a320:	cset	w8, gt
  40a324:	str	w8, [sp, #8]
  40a328:	ldr	w8, [sp, #8]
  40a32c:	and	w0, w8, #0x1
  40a330:	mov	w1, #0xea                  	// #234
  40a334:	adrp	x2, 412000 <_ZdlPvm@@Base+0x2c9c>
  40a338:	add	x2, x2, #0xf2a
  40a33c:	bl	4069c8 <feof@plt+0x4b18>
  40a340:	ldr	w8, [sp, #16]
  40a344:	mov	w9, #0x2                   	// #2
  40a348:	sdiv	w8, w8, w9
  40a34c:	str	w8, [sp, #12]
  40a350:	ldur	w8, [x29, #-12]
  40a354:	cbnz	w8, 40a360 <feof@plt+0x84b0>
  40a358:	stur	wzr, [x29, #-4]
  40a35c:	b	40a464 <feof@plt+0x85b4>
  40a360:	ldur	w8, [x29, #-8]
  40a364:	cmp	w8, #0x0
  40a368:	cset	w8, lt  // lt = tstop
  40a36c:	tbnz	w8, #0, 40a3e8 <feof@plt+0x8538>
  40a370:	ldur	w8, [x29, #-8]
  40a374:	ldr	w9, [sp, #12]
  40a378:	mov	w10, #0x7fffffff            	// #2147483647
  40a37c:	subs	w9, w10, w9
  40a380:	ldur	w10, [x29, #-12]
  40a384:	sdiv	w9, w9, w10
  40a388:	cmp	w8, w9
  40a38c:	b.gt	40a3b4 <feof@plt+0x8504>
  40a390:	ldur	w8, [x29, #-8]
  40a394:	ldur	w9, [x29, #-12]
  40a398:	mul	w8, w8, w9
  40a39c:	ldr	w9, [sp, #12]
  40a3a0:	add	w8, w8, w9
  40a3a4:	ldr	w9, [sp, #16]
  40a3a8:	sdiv	w8, w8, w9
  40a3ac:	stur	w8, [x29, #-4]
  40a3b0:	b	40a464 <feof@plt+0x85b4>
  40a3b4:	ldur	w8, [x29, #-8]
  40a3b8:	scvtf	d0, w8
  40a3bc:	ldur	w8, [x29, #-12]
  40a3c0:	scvtf	d1, w8
  40a3c4:	fmul	d0, d0, d1
  40a3c8:	ldr	w8, [sp, #16]
  40a3cc:	scvtf	d1, w8
  40a3d0:	fdiv	d0, d0, d1
  40a3d4:	fmov	d1, #5.000000000000000000e-01
  40a3d8:	fadd	d0, d0, d1
  40a3dc:	fcvtzs	w8, d0
  40a3e0:	stur	w8, [x29, #-4]
  40a3e4:	b	40a464 <feof@plt+0x85b4>
  40a3e8:	ldur	w8, [x29, #-8]
  40a3ec:	mov	w9, wzr
  40a3f0:	subs	w8, w9, w8
  40a3f4:	ldr	w9, [sp, #12]
  40a3f8:	mov	w10, #0x80000000            	// #-2147483648
  40a3fc:	subs	w9, w10, w9
  40a400:	ldur	w10, [x29, #-12]
  40a404:	udiv	w9, w9, w10
  40a408:	cmp	w8, w9
  40a40c:	b.hi	40a434 <feof@plt+0x8584>  // b.pmore
  40a410:	ldur	w8, [x29, #-8]
  40a414:	ldur	w9, [x29, #-12]
  40a418:	mul	w8, w8, w9
  40a41c:	ldr	w9, [sp, #12]
  40a420:	subs	w8, w8, w9
  40a424:	ldr	w9, [sp, #16]
  40a428:	sdiv	w8, w8, w9
  40a42c:	stur	w8, [x29, #-4]
  40a430:	b	40a464 <feof@plt+0x85b4>
  40a434:	ldur	w8, [x29, #-8]
  40a438:	scvtf	d0, w8
  40a43c:	ldur	w8, [x29, #-12]
  40a440:	scvtf	d1, w8
  40a444:	fmul	d0, d0, d1
  40a448:	ldr	w8, [sp, #16]
  40a44c:	scvtf	d1, w8
  40a450:	fdiv	d0, d0, d1
  40a454:	fmov	d1, #5.000000000000000000e-01
  40a458:	fsub	d0, d0, d1
  40a45c:	fcvtzs	w8, d0
  40a460:	stur	w8, [x29, #-4]
  40a464:	ldur	w0, [x29, #-4]
  40a468:	ldp	x29, x30, [sp, #32]
  40a46c:	add	sp, sp, #0x30
  40a470:	ret
  40a474:	stp	x29, x30, [sp, #-32]!
  40a478:	str	x28, [sp, #16]
  40a47c:	mov	x29, sp
  40a480:	sub	sp, sp, #0x1f0
  40a484:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40a488:	add	x0, x0, #0x972
  40a48c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40a490:	add	x8, x8, #0x98
  40a494:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  40a498:	add	x9, x9, #0xfa3
  40a49c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  40a4a0:	add	x10, x10, #0xd8
  40a4a4:	adrp	x11, 429000 <stderr@@GLIBC_2.17+0x70>
  40a4a8:	add	x11, x11, #0xe0
  40a4ac:	adrp	x12, 429000 <stderr@@GLIBC_2.17+0x70>
  40a4b0:	add	x12, x12, #0x60
  40a4b4:	adrp	x13, 429000 <stderr@@GLIBC_2.17+0x70>
  40a4b8:	add	x13, x13, #0xf0
  40a4bc:	sub	x1, x29, #0x18
  40a4c0:	stur	wzr, [x29, #-8]
  40a4c4:	str	x8, [sp, #192]
  40a4c8:	str	x9, [sp, #184]
  40a4cc:	str	x10, [sp, #176]
  40a4d0:	str	x11, [sp, #168]
  40a4d4:	str	x12, [sp, #160]
  40a4d8:	str	x13, [sp, #152]
  40a4dc:	bl	40b608 <feof@plt+0x9758>
  40a4e0:	stur	x0, [x29, #-16]
  40a4e4:	cbnz	x0, 40a508 <feof@plt+0x8658>
  40a4e8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a4ec:	add	x0, x0, #0x23e
  40a4f0:	ldr	x1, [sp, #160]
  40a4f4:	ldr	x2, [sp, #160]
  40a4f8:	ldr	x3, [sp, #160]
  40a4fc:	bl	406a00 <feof@plt+0x4b50>
  40a500:	stur	wzr, [x29, #-4]
  40a504:	b	40b394 <feof@plt+0x94e4>
  40a508:	ldur	x1, [x29, #-16]
  40a50c:	ldur	x2, [x29, #-24]
  40a510:	sub	x0, x29, #0x40
  40a514:	adrp	x8, 406000 <feof@plt+0x4150>
  40a518:	add	x8, x8, #0xe50
  40a51c:	blr	x8
  40a520:	mov	w9, #0x1                   	// #1
  40a524:	stur	w9, [x29, #-40]
  40a528:	ldr	x8, [sp, #192]
  40a52c:	str	wzr, [x8]
  40a530:	sub	x0, x29, #0x40
  40a534:	bl	406efc <feof@plt+0x504c>
  40a538:	str	w0, [sp, #148]
  40a53c:	b	40a540 <feof@plt+0x8690>
  40a540:	ldr	w8, [sp, #148]
  40a544:	cbz	w8, 40b1b8 <feof@plt+0x9308>
  40a548:	sub	x8, x29, #0x40
  40a54c:	ldr	x0, [x8, #32]
  40a550:	ldr	x1, [sp, #184]
  40a554:	bl	401ba0 <strtok@plt>
  40a558:	stur	x0, [x29, #-88]
  40a55c:	stur	wzr, [x29, #-92]
  40a560:	stur	wzr, [x29, #-96]
  40a564:	ldur	w8, [x29, #-92]
  40a568:	mov	w9, #0x0                   	// #0
  40a56c:	str	w9, [sp, #144]
  40a570:	cbnz	w8, 40a588 <feof@plt+0x86d8>
  40a574:	ldur	w8, [x29, #-96]
  40a578:	mov	w9, w8
  40a57c:	cmp	x9, #0xa
  40a580:	cset	w8, cc  // cc = lo, ul, last
  40a584:	str	w8, [sp, #144]
  40a588:	ldr	w8, [sp, #144]
  40a58c:	tbnz	w8, #0, 40a594 <feof@plt+0x86e4>
  40a590:	b	40a5f8 <feof@plt+0x8748>
  40a594:	ldur	w8, [x29, #-96]
  40a598:	mov	w9, w8
  40a59c:	mov	x10, #0x10                  	// #16
  40a5a0:	mul	x9, x10, x9
  40a5a4:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  40a5a8:	add	x10, x10, #0x2b0
  40a5ac:	add	x9, x10, x9
  40a5b0:	ldr	x0, [x9]
  40a5b4:	ldur	x1, [x29, #-88]
  40a5b8:	bl	401d90 <strcmp@plt>
  40a5bc:	cbnz	w0, 40a5e8 <feof@plt+0x8738>
  40a5c0:	mov	w8, #0x1                   	// #1
  40a5c4:	stur	w8, [x29, #-92]
  40a5c8:	b	40a5e8 <feof@plt+0x8738>
  40a5cc:	stur	x0, [x29, #-72]
  40a5d0:	stur	w1, [x29, #-76]
  40a5d4:	sub	x0, x29, #0x40
  40a5d8:	adrp	x8, 406000 <feof@plt+0x4150>
  40a5dc:	add	x8, x8, #0xe98
  40a5e0:	blr	x8
  40a5e4:	b	40b3a8 <feof@plt+0x94f8>
  40a5e8:	ldur	w8, [x29, #-96]
  40a5ec:	add	w8, w8, #0x1
  40a5f0:	stur	w8, [x29, #-96]
  40a5f4:	b	40a564 <feof@plt+0x86b4>
  40a5f8:	ldur	w8, [x29, #-92]
  40a5fc:	cbz	w8, 40a6e8 <feof@plt+0x8838>
  40a600:	mov	x8, xzr
  40a604:	mov	x0, x8
  40a608:	ldr	x1, [sp, #184]
  40a60c:	bl	401ba0 <strtok@plt>
  40a610:	stur	x0, [x29, #-104]
  40a614:	ldur	x8, [x29, #-104]
  40a618:	cbnz	x8, 40a65c <feof@plt+0x87ac>
  40a61c:	ldur	x1, [x29, #-88]
  40a620:	sub	x0, x29, #0x78
  40a624:	bl	4065f0 <feof@plt+0x4740>
  40a628:	b	40a62c <feof@plt+0x877c>
  40a62c:	sub	x0, x29, #0x40
  40a630:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a634:	add	x1, x1, #0x255
  40a638:	sub	x2, x29, #0x78
  40a63c:	ldr	x3, [sp, #160]
  40a640:	ldr	x4, [sp, #160]
  40a644:	bl	407118 <feof@plt+0x5268>
  40a648:	b	40a64c <feof@plt+0x879c>
  40a64c:	stur	wzr, [x29, #-4]
  40a650:	mov	w8, #0x1                   	// #1
  40a654:	stur	w8, [x29, #-124]
  40a658:	b	40b384 <feof@plt+0x94d4>
  40a65c:	ldur	w8, [x29, #-96]
  40a660:	subs	w8, w8, #0x1
  40a664:	mov	w9, w8
  40a668:	ubfx	x9, x9, #0, #32
  40a66c:	mov	x10, #0x10                  	// #16
  40a670:	mul	x9, x10, x9
  40a674:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  40a678:	add	x10, x10, #0x2b0
  40a67c:	add	x9, x10, x9
  40a680:	ldr	x9, [x9, #8]
  40a684:	stur	x9, [x29, #-136]
  40a688:	ldur	x0, [x29, #-104]
  40a68c:	ldur	x2, [x29, #-136]
  40a690:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a694:	add	x1, x1, #0x114
  40a698:	bl	401ca0 <__isoc99_sscanf@plt>
  40a69c:	cmp	w0, #0x1
  40a6a0:	b.eq	40a6e4 <feof@plt+0x8834>  // b.none
  40a6a4:	ldur	x1, [x29, #-104]
  40a6a8:	sub	x0, x29, #0x98
  40a6ac:	bl	4065f0 <feof@plt+0x4740>
  40a6b0:	b	40a6b4 <feof@plt+0x8804>
  40a6b4:	sub	x0, x29, #0x40
  40a6b8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a6bc:	add	x1, x1, #0x274
  40a6c0:	sub	x2, x29, #0x98
  40a6c4:	ldr	x3, [sp, #160]
  40a6c8:	ldr	x4, [sp, #160]
  40a6cc:	bl	407118 <feof@plt+0x5268>
  40a6d0:	b	40a6d4 <feof@plt+0x8824>
  40a6d4:	stur	wzr, [x29, #-4]
  40a6d8:	mov	w8, #0x1                   	// #1
  40a6dc:	stur	w8, [x29, #-124]
  40a6e0:	b	40b384 <feof@plt+0x94d4>
  40a6e4:	b	40b1b4 <feof@plt+0x9304>
  40a6e8:	ldur	x1, [x29, #-88]
  40a6ec:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a6f0:	add	x0, x0, #0x284
  40a6f4:	bl	401d90 <strcmp@plt>
  40a6f8:	cbnz	w0, 40a788 <feof@plt+0x88d8>
  40a6fc:	mov	x8, xzr
  40a700:	mov	x0, x8
  40a704:	ldr	x1, [sp, #184]
  40a708:	bl	401ba0 <strtok@plt>
  40a70c:	stur	x0, [x29, #-88]
  40a710:	ldur	x8, [x29, #-88]
  40a714:	cbnz	x8, 40a748 <feof@plt+0x8898>
  40a718:	sub	x0, x29, #0x40
  40a71c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a720:	add	x1, x1, #0x28b
  40a724:	ldr	x2, [sp, #160]
  40a728:	ldr	x3, [sp, #160]
  40a72c:	ldr	x4, [sp, #160]
  40a730:	bl	407118 <feof@plt+0x5268>
  40a734:	b	40a738 <feof@plt+0x8888>
  40a738:	stur	wzr, [x29, #-4]
  40a73c:	mov	w8, #0x1                   	// #1
  40a740:	stur	w8, [x29, #-124]
  40a744:	b	40b384 <feof@plt+0x94d4>
  40a748:	ldur	x0, [x29, #-88]
  40a74c:	bl	401a80 <strlen@plt>
  40a750:	add	x0, x0, #0x1
  40a754:	bl	4019e0 <_Znam@plt>
  40a758:	str	x0, [sp, #136]
  40a75c:	b	40a760 <feof@plt+0x88b0>
  40a760:	ldr	x8, [sp, #136]
  40a764:	stur	x8, [x29, #-160]
  40a768:	ldur	x0, [x29, #-160]
  40a76c:	ldur	x1, [x29, #-88]
  40a770:	bl	401b90 <strcpy@plt>
  40a774:	ldur	x8, [x29, #-160]
  40a778:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  40a77c:	add	x9, x9, #0xe8
  40a780:	str	x8, [x9]
  40a784:	b	40b1b4 <feof@plt+0x9304>
  40a788:	ldur	x1, [x29, #-88]
  40a78c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a790:	add	x0, x0, #0x314
  40a794:	bl	401d90 <strcmp@plt>
  40a798:	cbnz	w0, 40a9c4 <feof@plt+0x8b14>
  40a79c:	mov	x8, xzr
  40a7a0:	mov	x0, x8
  40a7a4:	ldr	x1, [sp, #184]
  40a7a8:	bl	401ba0 <strtok@plt>
  40a7ac:	stur	x0, [x29, #-88]
  40a7b0:	ldur	x8, [x29, #-88]
  40a7b4:	cbz	x8, 40a7e4 <feof@plt+0x8934>
  40a7b8:	ldur	x0, [x29, #-88]
  40a7bc:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a7c0:	add	x1, x1, #0x114
  40a7c4:	sub	x2, x29, #0x8
  40a7c8:	bl	401ca0 <__isoc99_sscanf@plt>
  40a7cc:	cmp	w0, #0x1
  40a7d0:	b.ne	40a7e4 <feof@plt+0x8934>  // b.any
  40a7d4:	ldur	w8, [x29, #-8]
  40a7d8:	cmp	w8, #0x0
  40a7dc:	cset	w8, gt
  40a7e0:	tbnz	w8, #0, 40a824 <feof@plt+0x8974>
  40a7e4:	ldur	x1, [x29, #-88]
  40a7e8:	sub	x0, x29, #0xb0
  40a7ec:	bl	4065f0 <feof@plt+0x4740>
  40a7f0:	b	40a7f4 <feof@plt+0x8944>
  40a7f4:	sub	x0, x29, #0x40
  40a7f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a7fc:	add	x1, x1, #0x2af
  40a800:	sub	x2, x29, #0xb0
  40a804:	ldr	x3, [sp, #160]
  40a808:	ldr	x4, [sp, #160]
  40a80c:	bl	407118 <feof@plt+0x5268>
  40a810:	b	40a814 <feof@plt+0x8964>
  40a814:	stur	wzr, [x29, #-4]
  40a818:	mov	w8, #0x1                   	// #1
  40a81c:	stur	w8, [x29, #-124]
  40a820:	b	40b384 <feof@plt+0x94d4>
  40a824:	ldur	w8, [x29, #-8]
  40a828:	add	w8, w8, #0x1
  40a82c:	mov	w0, w8
  40a830:	sxtw	x9, w0
  40a834:	mov	x10, #0x8                   	// #8
  40a838:	mov	w11, #0x8                   	// #8
  40a83c:	smull	x12, w8, w11
  40a840:	umulh	x9, x9, x10
  40a844:	mov	x10, #0xffffffffffffffff    	// #-1
  40a848:	cmp	x9, #0x0
  40a84c:	csel	x0, x10, x12, ne  // ne = any
  40a850:	bl	4019e0 <_Znam@plt>
  40a854:	str	x0, [sp, #128]
  40a858:	b	40a85c <feof@plt+0x89ac>
  40a85c:	ldr	x8, [sp, #128]
  40a860:	ldr	x9, [sp, #176]
  40a864:	str	x8, [x9]
  40a868:	stur	wzr, [x29, #-180]
  40a86c:	ldur	w8, [x29, #-180]
  40a870:	ldur	w9, [x29, #-8]
  40a874:	cmp	w8, w9
  40a878:	b.ge	40a954 <feof@plt+0x8aa4>  // b.tcont
  40a87c:	mov	x8, xzr
  40a880:	mov	x0, x8
  40a884:	ldr	x1, [sp, #184]
  40a888:	bl	401ba0 <strtok@plt>
  40a88c:	stur	x0, [x29, #-88]
  40a890:	ldur	x8, [x29, #-88]
  40a894:	cbnz	x8, 40a8f8 <feof@plt+0x8a48>
  40a898:	sub	x0, x29, #0x40
  40a89c:	bl	406efc <feof@plt+0x504c>
  40a8a0:	str	w0, [sp, #124]
  40a8a4:	b	40a8a8 <feof@plt+0x89f8>
  40a8a8:	ldr	w8, [sp, #124]
  40a8ac:	cbnz	w8, 40a8e0 <feof@plt+0x8a30>
  40a8b0:	sub	x0, x29, #0x40
  40a8b4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a8b8:	add	x1, x1, #0x2c8
  40a8bc:	ldr	x2, [sp, #160]
  40a8c0:	ldr	x3, [sp, #160]
  40a8c4:	ldr	x4, [sp, #160]
  40a8c8:	bl	407118 <feof@plt+0x5268>
  40a8cc:	b	40a8d0 <feof@plt+0x8a20>
  40a8d0:	stur	wzr, [x29, #-4]
  40a8d4:	mov	w8, #0x1                   	// #1
  40a8d8:	stur	w8, [x29, #-124]
  40a8dc:	b	40b384 <feof@plt+0x94d4>
  40a8e0:	sub	x8, x29, #0x40
  40a8e4:	ldr	x0, [x8, #32]
  40a8e8:	ldr	x1, [sp, #184]
  40a8ec:	bl	401ba0 <strtok@plt>
  40a8f0:	stur	x0, [x29, #-88]
  40a8f4:	b	40a890 <feof@plt+0x89e0>
  40a8f8:	ldur	x0, [x29, #-88]
  40a8fc:	bl	401a80 <strlen@plt>
  40a900:	add	x0, x0, #0x1
  40a904:	bl	4019e0 <_Znam@plt>
  40a908:	str	x0, [sp, #112]
  40a90c:	b	40a910 <feof@plt+0x8a60>
  40a910:	ldr	x8, [sp, #112]
  40a914:	stur	x8, [x29, #-192]
  40a918:	ldur	x0, [x29, #-192]
  40a91c:	ldur	x1, [x29, #-88]
  40a920:	bl	401b90 <strcpy@plt>
  40a924:	ldur	x8, [x29, #-192]
  40a928:	ldr	x9, [sp, #176]
  40a92c:	ldr	x10, [x9]
  40a930:	ldursw	x11, [x29, #-180]
  40a934:	mov	x12, #0x8                   	// #8
  40a938:	mul	x11, x12, x11
  40a93c:	add	x10, x10, x11
  40a940:	str	x8, [x10]
  40a944:	ldur	w8, [x29, #-180]
  40a948:	add	w8, w8, #0x1
  40a94c:	stur	w8, [x29, #-180]
  40a950:	b	40a86c <feof@plt+0x89bc>
  40a954:	mov	x8, xzr
  40a958:	mov	x0, x8
  40a95c:	ldr	x1, [sp, #184]
  40a960:	bl	401ba0 <strtok@plt>
  40a964:	stur	x0, [x29, #-88]
  40a968:	ldur	x8, [x29, #-88]
  40a96c:	cbz	x8, 40a9a0 <feof@plt+0x8af0>
  40a970:	sub	x0, x29, #0x40
  40a974:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a978:	add	x1, x1, #0x2f0
  40a97c:	ldr	x2, [sp, #160]
  40a980:	ldr	x3, [sp, #160]
  40a984:	ldr	x4, [sp, #160]
  40a988:	bl	407118 <feof@plt+0x5268>
  40a98c:	b	40a990 <feof@plt+0x8ae0>
  40a990:	stur	wzr, [x29, #-4]
  40a994:	mov	w8, #0x1                   	// #1
  40a998:	stur	w8, [x29, #-124]
  40a99c:	b	40b384 <feof@plt+0x94d4>
  40a9a0:	ldr	x8, [sp, #176]
  40a9a4:	ldr	x9, [x8]
  40a9a8:	ldursw	x10, [x29, #-8]
  40a9ac:	mov	x11, #0x8                   	// #8
  40a9b0:	mul	x10, x11, x10
  40a9b4:	add	x9, x9, x10
  40a9b8:	mov	x10, xzr
  40a9bc:	str	x10, [x9]
  40a9c0:	b	40b1b4 <feof@plt+0x9304>
  40a9c4:	ldur	x1, [x29, #-88]
  40a9c8:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a9cc:	add	x0, x0, #0x31a
  40a9d0:	bl	401d90 <strcmp@plt>
  40a9d4:	cbnz	w0, 40ab08 <feof@plt+0x8c58>
  40a9d8:	mov	x8, xzr
  40a9dc:	mov	x0, x8
  40a9e0:	ldr	x1, [sp, #184]
  40a9e4:	bl	401ba0 <strtok@plt>
  40a9e8:	stur	x0, [x29, #-88]
  40a9ec:	ldur	x8, [x29, #-88]
  40a9f0:	cbnz	x8, 40aa24 <feof@plt+0x8b74>
  40a9f4:	sub	x0, x29, #0x40
  40a9f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40a9fc:	add	x1, x1, #0x324
  40aa00:	ldr	x2, [sp, #160]
  40aa04:	ldr	x3, [sp, #160]
  40aa08:	ldr	x4, [sp, #160]
  40aa0c:	bl	407118 <feof@plt+0x5268>
  40aa10:	b	40aa14 <feof@plt+0x8b64>
  40aa14:	stur	wzr, [x29, #-4]
  40aa18:	mov	w8, #0x1                   	// #1
  40aa1c:	stur	w8, [x29, #-124]
  40aa20:	b	40b384 <feof@plt+0x94d4>
  40aa24:	stur	wzr, [x29, #-196]
  40aa28:	ldur	x8, [x29, #-88]
  40aa2c:	cbz	x8, 40aacc <feof@plt+0x8c1c>
  40aa30:	ldur	x0, [x29, #-88]
  40aa34:	adrp	x1, 429000 <stderr@@GLIBC_2.17+0x70>
  40aa38:	add	x1, x1, #0xa8
  40aa3c:	sub	x2, x29, #0xd8
  40aa40:	sub	x3, x29, #0xd0
  40aa44:	bl	409e40 <feof@plt+0x7f90>
  40aa48:	str	w0, [sp, #108]
  40aa4c:	b	40aa50 <feof@plt+0x8ba0>
  40aa50:	ldr	w8, [sp, #108]
  40aa54:	cbz	w8, 40aab4 <feof@plt+0x8c04>
  40aa58:	ldur	d0, [x29, #-208]
  40aa5c:	ldr	x8, [sp, #192]
  40aa60:	ldr	w9, [x8]
  40aa64:	scvtf	d1, w9
  40aa68:	fmul	d0, d0, d1
  40aa6c:	fmov	d1, #5.000000000000000000e-01
  40aa70:	fadd	d0, d0, d1
  40aa74:	fcvtzs	w9, d0
  40aa78:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  40aa7c:	add	x10, x10, #0xa0
  40aa80:	str	w9, [x10]
  40aa84:	ldur	d0, [x29, #-216]
  40aa88:	ldr	w9, [x8]
  40aa8c:	scvtf	d2, w9
  40aa90:	fmul	d0, d0, d2
  40aa94:	fadd	d0, d0, d1
  40aa98:	fcvtzs	w9, d0
  40aa9c:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  40aaa0:	add	x10, x10, #0xa4
  40aaa4:	str	w9, [x10]
  40aaa8:	mov	w9, #0x1                   	// #1
  40aaac:	stur	w9, [x29, #-196]
  40aab0:	b	40aacc <feof@plt+0x8c1c>
  40aab4:	mov	x8, xzr
  40aab8:	mov	x0, x8
  40aabc:	ldr	x1, [sp, #184]
  40aac0:	bl	401ba0 <strtok@plt>
  40aac4:	stur	x0, [x29, #-88]
  40aac8:	b	40aa28 <feof@plt+0x8b78>
  40aacc:	ldur	w8, [x29, #-196]
  40aad0:	cbnz	w8, 40ab04 <feof@plt+0x8c54>
  40aad4:	sub	x0, x29, #0x40
  40aad8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40aadc:	add	x1, x1, #0x34b
  40aae0:	ldr	x2, [sp, #160]
  40aae4:	ldr	x3, [sp, #160]
  40aae8:	ldr	x4, [sp, #160]
  40aaec:	bl	407118 <feof@plt+0x5268>
  40aaf0:	b	40aaf4 <feof@plt+0x8c44>
  40aaf4:	stur	wzr, [x29, #-4]
  40aaf8:	mov	w8, #0x1                   	// #1
  40aafc:	stur	w8, [x29, #-124]
  40ab00:	b	40b384 <feof@plt+0x94d4>
  40ab04:	b	40b1b4 <feof@plt+0x9304>
  40ab08:	ldur	x1, [x29, #-88]
  40ab0c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ab10:	add	x0, x0, #0x35a
  40ab14:	bl	401d90 <strcmp@plt>
  40ab18:	cbnz	w0, 40ab30 <feof@plt+0x8c80>
  40ab1c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40ab20:	add	x8, x8, #0xc0
  40ab24:	mov	w9, #0x1                   	// #1
  40ab28:	str	w9, [x8]
  40ab2c:	b	40b1b4 <feof@plt+0x9304>
  40ab30:	ldur	x1, [x29, #-88]
  40ab34:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ab38:	add	x0, x0, #0x36e
  40ab3c:	bl	401d90 <strcmp@plt>
  40ab40:	cbnz	w0, 40ab58 <feof@plt+0x8ca8>
  40ab44:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40ab48:	add	x8, x8, #0xbc
  40ab4c:	mov	w9, #0x1                   	// #1
  40ab50:	str	w9, [x8]
  40ab54:	b	40b1b4 <feof@plt+0x9304>
  40ab58:	ldur	x1, [x29, #-88]
  40ab5c:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ab60:	add	x0, x0, #0x3ce
  40ab64:	bl	401d90 <strcmp@plt>
  40ab68:	cbnz	w0, 40ae00 <feof@plt+0x8f50>
  40ab6c:	mov	w8, #0x10                  	// #16
  40ab70:	stur	w8, [x29, #-220]
  40ab74:	ldursw	x9, [x29, #-220]
  40ab78:	mov	x10, #0x4                   	// #4
  40ab7c:	mul	x11, x9, x10
  40ab80:	umulh	x9, x9, x10
  40ab84:	mov	x10, #0xffffffffffffffff    	// #-1
  40ab88:	cmp	x9, #0x0
  40ab8c:	csel	x0, x10, x11, ne  // ne = any
  40ab90:	bl	4019e0 <_Znam@plt>
  40ab94:	str	x0, [sp, #96]
  40ab98:	b	40ab9c <feof@plt+0x8cec>
  40ab9c:	ldr	x8, [sp, #96]
  40aba0:	ldr	x9, [sp, #168]
  40aba4:	str	x8, [x9]
  40aba8:	stur	wzr, [x29, #-224]
  40abac:	mov	x8, xzr
  40abb0:	mov	x0, x8
  40abb4:	ldr	x1, [sp, #184]
  40abb8:	bl	401ba0 <strtok@plt>
  40abbc:	stur	x0, [x29, #-88]
  40abc0:	ldur	x8, [x29, #-88]
  40abc4:	cbnz	x8, 40ac28 <feof@plt+0x8d78>
  40abc8:	sub	x0, x29, #0x40
  40abcc:	bl	406efc <feof@plt+0x504c>
  40abd0:	str	w0, [sp, #92]
  40abd4:	b	40abd8 <feof@plt+0x8d28>
  40abd8:	ldr	w8, [sp, #92]
  40abdc:	cbnz	w8, 40ac10 <feof@plt+0x8d60>
  40abe0:	sub	x0, x29, #0x40
  40abe4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40abe8:	add	x1, x1, #0x37d
  40abec:	ldr	x2, [sp, #160]
  40abf0:	ldr	x3, [sp, #160]
  40abf4:	ldr	x4, [sp, #160]
  40abf8:	bl	407118 <feof@plt+0x5268>
  40abfc:	b	40ac00 <feof@plt+0x8d50>
  40ac00:	stur	wzr, [x29, #-4]
  40ac04:	mov	w8, #0x1                   	// #1
  40ac08:	stur	w8, [x29, #-124]
  40ac0c:	b	40b384 <feof@plt+0x94d4>
  40ac10:	sub	x8, x29, #0x40
  40ac14:	ldr	x0, [x8, #32]
  40ac18:	ldr	x1, [sp, #184]
  40ac1c:	bl	401ba0 <strtok@plt>
  40ac20:	stur	x0, [x29, #-88]
  40ac24:	b	40abc0 <feof@plt+0x8d10>
  40ac28:	ldur	x0, [x29, #-88]
  40ac2c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ac30:	add	x1, x1, #0x3a5
  40ac34:	sub	x2, x29, #0xe4
  40ac38:	sub	x3, x29, #0xe8
  40ac3c:	bl	401ca0 <__isoc99_sscanf@plt>
  40ac40:	cmp	w0, #0x1
  40ac44:	str	w0, [sp, #88]
  40ac48:	b.eq	40ac60 <feof@plt+0x8db0>  // b.none
  40ac4c:	b	40ac50 <feof@plt+0x8da0>
  40ac50:	ldr	w8, [sp, #88]
  40ac54:	cmp	w8, #0x2
  40ac58:	b.eq	40ac68 <feof@plt+0x8db8>  // b.none
  40ac5c:	b	40ac8c <feof@plt+0x8ddc>
  40ac60:	ldur	w8, [x29, #-228]
  40ac64:	stur	w8, [x29, #-232]
  40ac68:	ldur	w8, [x29, #-228]
  40ac6c:	ldur	w9, [x29, #-232]
  40ac70:	cmp	w8, w9
  40ac74:	b.gt	40ac8c <feof@plt+0x8ddc>
  40ac78:	ldur	w8, [x29, #-228]
  40ac7c:	cmp	w8, #0x0
  40ac80:	cset	w8, lt  // lt = tstop
  40ac84:	tbnz	w8, #0, 40ac8c <feof@plt+0x8ddc>
  40ac88:	b	40accc <feof@plt+0x8e1c>
  40ac8c:	ldur	x1, [x29, #-88]
  40ac90:	add	x0, sp, #0xf8
  40ac94:	bl	4065f0 <feof@plt+0x4740>
  40ac98:	b	40ac9c <feof@plt+0x8dec>
  40ac9c:	sub	x0, x29, #0x40
  40aca0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40aca4:	add	x1, x1, #0x3ab
  40aca8:	add	x2, sp, #0xf8
  40acac:	ldr	x3, [sp, #160]
  40acb0:	ldr	x4, [sp, #160]
  40acb4:	bl	407118 <feof@plt+0x5268>
  40acb8:	b	40acbc <feof@plt+0x8e0c>
  40acbc:	stur	wzr, [x29, #-4]
  40acc0:	mov	w8, #0x1                   	// #1
  40acc4:	stur	w8, [x29, #-124]
  40acc8:	b	40b384 <feof@plt+0x94d4>
  40accc:	ldur	w8, [x29, #-224]
  40acd0:	add	w8, w8, #0x2
  40acd4:	ldur	w9, [x29, #-220]
  40acd8:	cmp	w8, w9
  40acdc:	b.le	40ad70 <feof@plt+0x8ec0>
  40ace0:	ldr	x8, [sp, #168]
  40ace4:	ldr	x9, [x8]
  40ace8:	str	x9, [sp, #240]
  40acec:	ldur	w10, [x29, #-220]
  40acf0:	mov	w11, #0x2                   	// #2
  40acf4:	mul	w10, w10, w11
  40acf8:	mov	w0, w10
  40acfc:	sxtw	x9, w0
  40ad00:	mov	x12, #0x4                   	// #4
  40ad04:	mov	w11, #0x4                   	// #4
  40ad08:	smull	x13, w10, w11
  40ad0c:	umulh	x9, x9, x12
  40ad10:	mov	x12, #0xffffffffffffffff    	// #-1
  40ad14:	cmp	x9, #0x0
  40ad18:	csel	x0, x12, x13, ne  // ne = any
  40ad1c:	bl	4019e0 <_Znam@plt>
  40ad20:	str	x0, [sp, #80]
  40ad24:	b	40ad28 <feof@plt+0x8e78>
  40ad28:	ldr	x8, [sp, #80]
  40ad2c:	ldr	x9, [sp, #168]
  40ad30:	str	x8, [x9]
  40ad34:	ldr	x0, [x9]
  40ad38:	ldr	x1, [sp, #240]
  40ad3c:	ldursw	x10, [x29, #-220]
  40ad40:	mov	x11, #0x4                   	// #4
  40ad44:	mul	x2, x10, x11
  40ad48:	bl	401a00 <memcpy@plt>
  40ad4c:	ldur	w12, [x29, #-220]
  40ad50:	mov	w13, #0x2                   	// #2
  40ad54:	mul	w12, w12, w13
  40ad58:	stur	w12, [x29, #-220]
  40ad5c:	ldr	x8, [sp, #240]
  40ad60:	str	x8, [sp, #72]
  40ad64:	cbz	x8, 40ad70 <feof@plt+0x8ec0>
  40ad68:	ldr	x0, [sp, #72]
  40ad6c:	bl	401cf0 <_ZdaPv@plt>
  40ad70:	ldur	w8, [x29, #-228]
  40ad74:	ldr	x9, [sp, #168]
  40ad78:	ldr	x10, [x9]
  40ad7c:	ldursw	x11, [x29, #-224]
  40ad80:	mov	w12, w11
  40ad84:	add	w12, w12, #0x1
  40ad88:	stur	w12, [x29, #-224]
  40ad8c:	str	w8, [x10, x11, lsl #2]
  40ad90:	ldur	w8, [x29, #-228]
  40ad94:	cbnz	w8, 40ad9c <feof@plt+0x8eec>
  40ad98:	b	40adc0 <feof@plt+0x8f10>
  40ad9c:	ldur	w8, [x29, #-232]
  40ada0:	ldr	x9, [sp, #168]
  40ada4:	ldr	x10, [x9]
  40ada8:	ldursw	x11, [x29, #-224]
  40adac:	mov	w12, w11
  40adb0:	add	w12, w12, #0x1
  40adb4:	stur	w12, [x29, #-224]
  40adb8:	str	w8, [x10, x11, lsl #2]
  40adbc:	b	40abac <feof@plt+0x8cfc>
  40adc0:	ldur	w8, [x29, #-224]
  40adc4:	cmp	w8, #0x1
  40adc8:	b.ne	40adfc <feof@plt+0x8f4c>  // b.any
  40adcc:	sub	x0, x29, #0x40
  40add0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40add4:	add	x1, x1, #0x3bf
  40add8:	ldr	x2, [sp, #160]
  40addc:	ldr	x3, [sp, #160]
  40ade0:	ldr	x4, [sp, #160]
  40ade4:	bl	407118 <feof@plt+0x5268>
  40ade8:	b	40adec <feof@plt+0x8f3c>
  40adec:	stur	wzr, [x29, #-4]
  40adf0:	mov	w8, #0x1                   	// #1
  40adf4:	stur	w8, [x29, #-124]
  40adf8:	b	40b384 <feof@plt+0x94d4>
  40adfc:	b	40b1b4 <feof@plt+0x9304>
  40ae00:	ldur	x1, [x29, #-88]
  40ae04:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ae08:	add	x0, x0, #0x3d4
  40ae0c:	bl	401d90 <strcmp@plt>
  40ae10:	cbnz	w0, 40b024 <feof@plt+0x9174>
  40ae14:	mov	w8, #0x5                   	// #5
  40ae18:	str	w8, [sp, #236]
  40ae1c:	ldrsw	x9, [sp, #236]
  40ae20:	mov	x10, #0x8                   	// #8
  40ae24:	mul	x11, x9, x10
  40ae28:	umulh	x9, x9, x10
  40ae2c:	mov	x10, #0xffffffffffffffff    	// #-1
  40ae30:	cmp	x9, #0x0
  40ae34:	csel	x0, x10, x11, ne  // ne = any
  40ae38:	bl	4019e0 <_Znam@plt>
  40ae3c:	str	x0, [sp, #64]
  40ae40:	b	40ae44 <feof@plt+0x8f94>
  40ae44:	ldr	x8, [sp, #64]
  40ae48:	ldr	x9, [sp, #152]
  40ae4c:	str	x8, [x9]
  40ae50:	str	wzr, [sp, #232]
  40ae54:	ldr	w8, [sp, #232]
  40ae58:	ldr	w9, [sp, #236]
  40ae5c:	cmp	w8, w9
  40ae60:	b.ge	40ae94 <feof@plt+0x8fe4>  // b.tcont
  40ae64:	ldr	x8, [sp, #152]
  40ae68:	ldr	x9, [x8]
  40ae6c:	ldrsw	x10, [sp, #232]
  40ae70:	mov	x11, #0x8                   	// #8
  40ae74:	mul	x10, x11, x10
  40ae78:	add	x9, x9, x10
  40ae7c:	mov	x10, xzr
  40ae80:	str	x10, [x9]
  40ae84:	ldr	w8, [sp, #232]
  40ae88:	add	w8, w8, #0x1
  40ae8c:	str	w8, [sp, #232]
  40ae90:	b	40ae54 <feof@plt+0x8fa4>
  40ae94:	str	wzr, [sp, #228]
  40ae98:	mov	x8, xzr
  40ae9c:	mov	x0, x8
  40aea0:	ldr	x1, [sp, #184]
  40aea4:	bl	401ba0 <strtok@plt>
  40aea8:	stur	x0, [x29, #-88]
  40aeac:	ldur	x8, [x29, #-88]
  40aeb0:	cbnz	x8, 40aeb8 <feof@plt+0x9008>
  40aeb4:	b	40b020 <feof@plt+0x9170>
  40aeb8:	ldr	w8, [sp, #228]
  40aebc:	add	w8, w8, #0x1
  40aec0:	ldr	w9, [sp, #236]
  40aec4:	cmp	w8, w9
  40aec8:	b.lt	40afc4 <feof@plt+0x9114>  // b.tstop
  40aecc:	ldr	x8, [sp, #152]
  40aed0:	ldr	x9, [x8]
  40aed4:	str	x9, [sp, #216]
  40aed8:	ldr	w10, [sp, #236]
  40aedc:	mov	w11, #0x2                   	// #2
  40aee0:	mul	w10, w10, w11
  40aee4:	str	w10, [sp, #236]
  40aee8:	ldrsw	x9, [sp, #236]
  40aeec:	mov	x12, #0x8                   	// #8
  40aef0:	mul	x13, x9, x12
  40aef4:	umulh	x9, x9, x12
  40aef8:	mov	x12, #0xffffffffffffffff    	// #-1
  40aefc:	cmp	x9, #0x0
  40af00:	csel	x0, x12, x13, ne  // ne = any
  40af04:	bl	4019e0 <_Znam@plt>
  40af08:	str	x0, [sp, #56]
  40af0c:	b	40af10 <feof@plt+0x9060>
  40af10:	ldr	x8, [sp, #56]
  40af14:	ldr	x9, [sp, #152]
  40af18:	str	x8, [x9]
  40af1c:	str	wzr, [sp, #232]
  40af20:	ldr	w8, [sp, #232]
  40af24:	ldr	w9, [sp, #228]
  40af28:	cmp	w8, w9
  40af2c:	b.ge	40af70 <feof@plt+0x90c0>  // b.tcont
  40af30:	ldr	x8, [sp, #216]
  40af34:	ldrsw	x9, [sp, #232]
  40af38:	mov	x10, #0x8                   	// #8
  40af3c:	mul	x9, x10, x9
  40af40:	add	x8, x8, x9
  40af44:	ldr	x8, [x8]
  40af48:	ldr	x9, [sp, #152]
  40af4c:	ldr	x11, [x9]
  40af50:	ldrsw	x12, [sp, #232]
  40af54:	mul	x10, x10, x12
  40af58:	add	x10, x11, x10
  40af5c:	str	x8, [x10]
  40af60:	ldr	w8, [sp, #232]
  40af64:	add	w8, w8, #0x1
  40af68:	str	w8, [sp, #232]
  40af6c:	b	40af20 <feof@plt+0x9070>
  40af70:	ldr	w8, [sp, #232]
  40af74:	ldr	w9, [sp, #236]
  40af78:	cmp	w8, w9
  40af7c:	b.ge	40afb0 <feof@plt+0x9100>  // b.tcont
  40af80:	ldr	x8, [sp, #152]
  40af84:	ldr	x9, [x8]
  40af88:	ldrsw	x10, [sp, #232]
  40af8c:	mov	x11, #0x8                   	// #8
  40af90:	mul	x10, x11, x10
  40af94:	add	x9, x9, x10
  40af98:	mov	x10, xzr
  40af9c:	str	x10, [x9]
  40afa0:	ldr	w8, [sp, #232]
  40afa4:	add	w8, w8, #0x1
  40afa8:	str	w8, [sp, #232]
  40afac:	b	40af70 <feof@plt+0x90c0>
  40afb0:	ldr	x8, [sp, #216]
  40afb4:	str	x8, [sp, #48]
  40afb8:	cbz	x8, 40afc4 <feof@plt+0x9114>
  40afbc:	ldr	x0, [sp, #48]
  40afc0:	bl	401cf0 <_ZdaPv@plt>
  40afc4:	ldur	x0, [x29, #-88]
  40afc8:	bl	401a80 <strlen@plt>
  40afcc:	add	x0, x0, #0x1
  40afd0:	bl	4019e0 <_Znam@plt>
  40afd4:	str	x0, [sp, #40]
  40afd8:	b	40afdc <feof@plt+0x912c>
  40afdc:	ldr	x8, [sp, #40]
  40afe0:	str	x8, [sp, #208]
  40afe4:	ldr	x0, [sp, #208]
  40afe8:	ldur	x1, [x29, #-88]
  40afec:	bl	401b90 <strcpy@plt>
  40aff0:	ldr	x8, [sp, #208]
  40aff4:	ldr	x9, [sp, #152]
  40aff8:	ldr	x10, [x9]
  40affc:	ldrsw	x11, [sp, #228]
  40b000:	mov	w12, w11
  40b004:	add	w12, w12, #0x1
  40b008:	str	w12, [sp, #228]
  40b00c:	mov	x13, #0x8                   	// #8
  40b010:	mul	x11, x13, x11
  40b014:	add	x10, x10, x11
  40b018:	str	x8, [x10]
  40b01c:	b	40ae98 <feof@plt+0x8fe8>
  40b020:	b	40b1b4 <feof@plt+0x9304>
  40b024:	ldur	x1, [x29, #-88]
  40b028:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b02c:	add	x0, x0, #0x3db
  40b030:	bl	401d90 <strcmp@plt>
  40b034:	cbnz	w0, 40b04c <feof@plt+0x919c>
  40b038:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b03c:	add	x8, x8, #0xb8
  40b040:	mov	w9, #0x1                   	// #1
  40b044:	str	w9, [x8]
  40b048:	b	40b1b4 <feof@plt+0x9304>
  40b04c:	ldur	x1, [x29, #-88]
  40b050:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b054:	add	x0, x0, #0x3e4
  40b058:	bl	401d90 <strcmp@plt>
  40b05c:	cbnz	w0, 40b074 <feof@plt+0x91c4>
  40b060:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b064:	add	x8, x8, #0xc4
  40b068:	mov	w9, #0x1                   	// #1
  40b06c:	str	w9, [x8]
  40b070:	b	40b1b4 <feof@plt+0x9304>
  40b074:	ldur	x1, [x29, #-88]
  40b078:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b07c:	add	x0, x0, #0x3fd
  40b080:	bl	401d90 <strcmp@plt>
  40b084:	cbnz	w0, 40b09c <feof@plt+0x91ec>
  40b088:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b08c:	add	x8, x8, #0xc8
  40b090:	mov	w9, #0x1                   	// #1
  40b094:	str	w9, [x8]
  40b098:	b	40b1b4 <feof@plt+0x9304>
  40b09c:	ldur	x1, [x29, #-88]
  40b0a0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b0a4:	add	x0, x0, #0x405
  40b0a8:	bl	401d90 <strcmp@plt>
  40b0ac:	cbnz	w0, 40b120 <feof@plt+0x9270>
  40b0b0:	mov	x8, xzr
  40b0b4:	mov	x0, x8
  40b0b8:	ldr	x1, [sp, #184]
  40b0bc:	bl	401ba0 <strtok@plt>
  40b0c0:	stur	x0, [x29, #-88]
  40b0c4:	ldur	x8, [x29, #-88]
  40b0c8:	cbnz	x8, 40b0fc <feof@plt+0x924c>
  40b0cc:	sub	x0, x29, #0x40
  40b0d0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b0d4:	add	x1, x1, #0x415
  40b0d8:	ldr	x2, [sp, #160]
  40b0dc:	ldr	x3, [sp, #160]
  40b0e0:	ldr	x4, [sp, #160]
  40b0e4:	bl	407118 <feof@plt+0x5268>
  40b0e8:	b	40b0ec <feof@plt+0x923c>
  40b0ec:	stur	wzr, [x29, #-4]
  40b0f0:	mov	w8, #0x1                   	// #1
  40b0f4:	stur	w8, [x29, #-124]
  40b0f8:	b	40b384 <feof@plt+0x94d4>
  40b0fc:	ldur	x0, [x29, #-88]
  40b100:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40b104:	str	x0, [sp, #32]
  40b108:	b	40b10c <feof@plt+0x925c>
  40b10c:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b110:	add	x8, x8, #0xd0
  40b114:	ldr	x9, [sp, #32]
  40b118:	str	x9, [x8]
  40b11c:	b	40b1b4 <feof@plt+0x9304>
  40b120:	ldur	x1, [x29, #-88]
  40b124:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b128:	add	x0, x0, #0x71
  40b12c:	bl	401d90 <strcmp@plt>
  40b130:	cbnz	w0, 40b138 <feof@plt+0x9288>
  40b134:	b	40b1b8 <feof@plt+0x9308>
  40b138:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b13c:	add	x8, x8, #0xf8
  40b140:	ldr	x8, [x8]
  40b144:	cbz	x8, 40b1b4 <feof@plt+0x9304>
  40b148:	ldur	x8, [x29, #-88]
  40b14c:	str	x8, [sp, #200]
  40b150:	mov	x8, xzr
  40b154:	mov	x0, x8
  40b158:	adrp	x1, 412000 <_ZdlPvm@@Base+0x2c9c>
  40b15c:	add	x1, x1, #0xb9d
  40b160:	bl	401ba0 <strtok@plt>
  40b164:	stur	x0, [x29, #-88]
  40b168:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b16c:	add	x8, x8, #0xf8
  40b170:	ldr	x8, [x8]
  40b174:	ldr	x0, [sp, #200]
  40b178:	ldur	x9, [x29, #-88]
  40b17c:	str	x0, [sp, #24]
  40b180:	mov	x0, x9
  40b184:	str	x8, [sp, #16]
  40b188:	bl	40a0cc <feof@plt+0x821c>
  40b18c:	str	x0, [sp, #8]
  40b190:	b	40b194 <feof@plt+0x92e4>
  40b194:	sub	x8, x29, #0x40
  40b198:	ldr	x2, [x8, #8]
  40b19c:	ldur	w3, [x29, #-48]
  40b1a0:	ldr	x0, [sp, #24]
  40b1a4:	ldr	x1, [sp, #8]
  40b1a8:	ldr	x8, [sp, #16]
  40b1ac:	blr	x8
  40b1b0:	b	40b1b4 <feof@plt+0x9304>
  40b1b4:	b	40a530 <feof@plt+0x8680>
  40b1b8:	ldr	x8, [sp, #192]
  40b1bc:	ldr	w9, [x8]
  40b1c0:	cbnz	w9, 40b1f4 <feof@plt+0x9344>
  40b1c4:	sub	x0, x29, #0x40
  40b1c8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b1cc:	add	x1, x1, #0x442
  40b1d0:	ldr	x2, [sp, #160]
  40b1d4:	ldr	x3, [sp, #160]
  40b1d8:	ldr	x4, [sp, #160]
  40b1dc:	bl	407118 <feof@plt+0x5268>
  40b1e0:	b	40b1e4 <feof@plt+0x9334>
  40b1e4:	stur	wzr, [x29, #-4]
  40b1e8:	mov	w8, #0x1                   	// #1
  40b1ec:	stur	w8, [x29, #-124]
  40b1f0:	b	40b384 <feof@plt+0x94d4>
  40b1f4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b1f8:	add	x8, x8, #0x9c
  40b1fc:	ldr	w9, [x8]
  40b200:	cbnz	w9, 40b234 <feof@plt+0x9384>
  40b204:	sub	x0, x29, #0x40
  40b208:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b20c:	add	x1, x1, #0x458
  40b210:	ldr	x2, [sp, #160]
  40b214:	ldr	x3, [sp, #160]
  40b218:	ldr	x4, [sp, #160]
  40b21c:	bl	407118 <feof@plt+0x5268>
  40b220:	b	40b224 <feof@plt+0x9374>
  40b224:	stur	wzr, [x29, #-4]
  40b228:	mov	w8, #0x1                   	// #1
  40b22c:	stur	w8, [x29, #-124]
  40b230:	b	40b384 <feof@plt+0x94d4>
  40b234:	ldr	x8, [sp, #176]
  40b238:	ldr	x9, [x8]
  40b23c:	cbnz	x9, 40b270 <feof@plt+0x93c0>
  40b240:	sub	x0, x29, #0x40
  40b244:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b248:	add	x1, x1, #0x474
  40b24c:	ldr	x2, [sp, #160]
  40b250:	ldr	x3, [sp, #160]
  40b254:	ldr	x4, [sp, #160]
  40b258:	bl	407118 <feof@plt+0x5268>
  40b25c:	b	40b260 <feof@plt+0x93b0>
  40b260:	stur	wzr, [x29, #-4]
  40b264:	mov	w8, #0x1                   	// #1
  40b268:	stur	w8, [x29, #-124]
  40b26c:	b	40b384 <feof@plt+0x94d4>
  40b270:	ldr	x8, [sp, #168]
  40b274:	ldr	x9, [x8]
  40b278:	cbnz	x9, 40b2ac <feof@plt+0x93fc>
  40b27c:	sub	x0, x29, #0x40
  40b280:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b284:	add	x1, x1, #0x48c
  40b288:	ldr	x2, [sp, #160]
  40b28c:	ldr	x3, [sp, #160]
  40b290:	ldr	x4, [sp, #160]
  40b294:	bl	407118 <feof@plt+0x5268>
  40b298:	b	40b29c <feof@plt+0x93ec>
  40b29c:	stur	wzr, [x29, #-4]
  40b2a0:	mov	w8, #0x1                   	// #1
  40b2a4:	stur	w8, [x29, #-124]
  40b2a8:	b	40b384 <feof@plt+0x94d4>
  40b2ac:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40b2b0:	add	x8, x8, #0x358
  40b2b4:	ldr	w9, [x8]
  40b2b8:	cmp	w9, #0x1
  40b2bc:	b.ge	40b2f0 <feof@plt+0x9440>  // b.tcont
  40b2c0:	sub	x0, x29, #0x40
  40b2c4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b2c8:	add	x1, x1, #0x4a4
  40b2cc:	ldr	x2, [sp, #160]
  40b2d0:	ldr	x3, [sp, #160]
  40b2d4:	ldr	x4, [sp, #160]
  40b2d8:	bl	407118 <feof@plt+0x5268>
  40b2dc:	b	40b2e0 <feof@plt+0x9430>
  40b2e0:	stur	wzr, [x29, #-4]
  40b2e4:	mov	w8, #0x1                   	// #1
  40b2e8:	stur	w8, [x29, #-124]
  40b2ec:	b	40b384 <feof@plt+0x94d4>
  40b2f0:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40b2f4:	add	x8, x8, #0x350
  40b2f8:	ldr	w9, [x8]
  40b2fc:	cmp	w9, #0x1
  40b300:	b.ge	40b334 <feof@plt+0x9484>  // b.tcont
  40b304:	sub	x0, x29, #0x40
  40b308:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b30c:	add	x1, x1, #0x4ba
  40b310:	ldr	x2, [sp, #160]
  40b314:	ldr	x3, [sp, #160]
  40b318:	ldr	x4, [sp, #160]
  40b31c:	bl	407118 <feof@plt+0x5268>
  40b320:	b	40b324 <feof@plt+0x9474>
  40b324:	stur	wzr, [x29, #-4]
  40b328:	mov	w8, #0x1                   	// #1
  40b32c:	stur	w8, [x29, #-124]
  40b330:	b	40b384 <feof@plt+0x94d4>
  40b334:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40b338:	add	x8, x8, #0x354
  40b33c:	ldr	w9, [x8]
  40b340:	cmp	w9, #0x1
  40b344:	b.ge	40b378 <feof@plt+0x94c8>  // b.tcont
  40b348:	sub	x0, x29, #0x40
  40b34c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b350:	add	x1, x1, #0x4ca
  40b354:	ldr	x2, [sp, #160]
  40b358:	ldr	x3, [sp, #160]
  40b35c:	ldr	x4, [sp, #160]
  40b360:	bl	407118 <feof@plt+0x5268>
  40b364:	b	40b368 <feof@plt+0x94b8>
  40b368:	stur	wzr, [x29, #-4]
  40b36c:	mov	w8, #0x1                   	// #1
  40b370:	stur	w8, [x29, #-124]
  40b374:	b	40b384 <feof@plt+0x94d4>
  40b378:	mov	w8, #0x1                   	// #1
  40b37c:	stur	w8, [x29, #-4]
  40b380:	stur	w8, [x29, #-124]
  40b384:	sub	x0, x29, #0x40
  40b388:	adrp	x8, 406000 <feof@plt+0x4150>
  40b38c:	add	x8, x8, #0xe98
  40b390:	blr	x8
  40b394:	ldur	w0, [x29, #-4]
  40b398:	add	sp, sp, #0x1f0
  40b39c:	ldr	x28, [sp, #16]
  40b3a0:	ldp	x29, x30, [sp], #32
  40b3a4:	ret
  40b3a8:	ldur	x0, [x29, #-72]
  40b3ac:	bl	401e60 <_Unwind_Resume@plt>
  40b3b0:	sub	sp, sp, #0x30
  40b3b4:	str	x0, [sp, #40]
  40b3b8:	str	x1, [sp, #32]
  40b3bc:	str	x2, [sp, #24]
  40b3c0:	str	x3, [sp, #16]
  40b3c4:	str	w4, [sp, #12]
  40b3c8:	add	sp, sp, #0x30
  40b3cc:	ret
  40b3d0:	sub	sp, sp, #0x10
  40b3d4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b3d8:	add	x8, x8, #0xf8
  40b3dc:	str	x0, [sp, #8]
  40b3e0:	ldr	x9, [x8]
  40b3e4:	str	x9, [sp]
  40b3e8:	ldr	x9, [sp, #8]
  40b3ec:	str	x9, [x8]
  40b3f0:	ldr	x0, [sp]
  40b3f4:	add	sp, sp, #0x10
  40b3f8:	ret
  40b3fc:	sub	sp, sp, #0x10
  40b400:	str	w0, [sp, #12]
  40b404:	ldr	w8, [sp, #12]
  40b408:	cmp	w8, #0x0
  40b40c:	cset	w8, lt  // lt = tstop
  40b410:	mov	w9, #0x0                   	// #0
  40b414:	str	w9, [sp, #8]
  40b418:	tbnz	w8, #0, 40b43c <feof@plt+0x958c>
  40b41c:	ldrsw	x8, [sp, #12]
  40b420:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b424:	add	x9, x9, #0xe68
  40b428:	add	x8, x9, x8
  40b42c:	ldrb	w10, [x8]
  40b430:	cmp	w10, #0x0
  40b434:	cset	w10, ne  // ne = any
  40b438:	str	w10, [sp, #8]
  40b43c:	ldr	w8, [sp, #8]
  40b440:	and	w0, w8, #0x1
  40b444:	add	sp, sp, #0x10
  40b448:	ret
  40b44c:	sub	sp, sp, #0x10
  40b450:	str	x0, [sp, #8]
  40b454:	strb	w1, [sp, #7]
  40b458:	ldr	x8, [sp, #8]
  40b45c:	ldrb	w9, [sp, #7]
  40b460:	mov	w10, w9
  40b464:	ldrb	w0, [x8, x10]
  40b468:	add	sp, sp, #0x10
  40b46c:	ret
  40b470:	sub	sp, sp, #0x10
  40b474:	str	x0, [sp, #8]
  40b478:	ldr	x8, [sp, #8]
  40b47c:	ldr	w0, [x8]
  40b480:	add	sp, sp, #0x10
  40b484:	ret
  40b488:	sub	sp, sp, #0x10
  40b48c:	str	x0, [sp, #8]
  40b490:	ldr	x8, [sp, #8]
  40b494:	ldr	w0, [x8, #4]
  40b498:	add	sp, sp, #0x10
  40b49c:	ret
  40b4a0:	sub	sp, sp, #0x40
  40b4a4:	stp	x29, x30, [sp, #48]
  40b4a8:	add	x29, sp, #0x30
  40b4ac:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b4b0:	add	x8, x8, #0x9c
  40b4b4:	stur	x0, [x29, #-16]
  40b4b8:	stur	w1, [x29, #-20]
  40b4bc:	str	w2, [sp, #24]
  40b4c0:	ldur	x9, [x29, #-16]
  40b4c4:	ldr	w10, [x9, #56]
  40b4c8:	str	x8, [sp, #16]
  40b4cc:	str	x9, [sp, #8]
  40b4d0:	cbz	w10, 40b4f8 <feof@plt+0x9648>
  40b4d4:	ldur	w0, [x29, #-20]
  40b4d8:	ldr	w1, [sp, #24]
  40b4dc:	ldr	x8, [sp, #16]
  40b4e0:	ldr	w2, [x8]
  40b4e4:	ldr	x9, [sp, #8]
  40b4e8:	ldr	w3, [x9, #56]
  40b4ec:	bl	40a1a8 <feof@plt+0x82f8>
  40b4f0:	stur	w0, [x29, #-4]
  40b4f4:	b	40b538 <feof@plt+0x9688>
  40b4f8:	ldr	w8, [sp, #24]
  40b4fc:	ldr	x9, [sp, #16]
  40b500:	ldr	w10, [x9]
  40b504:	cmp	w8, w10
  40b508:	b.ne	40b518 <feof@plt+0x9668>  // b.any
  40b50c:	ldur	w8, [x29, #-20]
  40b510:	str	w8, [sp, #4]
  40b514:	b	40b530 <feof@plt+0x9680>
  40b518:	ldur	w0, [x29, #-20]
  40b51c:	ldr	w1, [sp, #24]
  40b520:	ldr	x8, [sp, #16]
  40b524:	ldr	w2, [x8]
  40b528:	bl	40a2e8 <feof@plt+0x8438>
  40b52c:	str	w0, [sp, #4]
  40b530:	ldr	w8, [sp, #4]
  40b534:	stur	w8, [x29, #-4]
  40b538:	ldur	w0, [x29, #-4]
  40b53c:	ldp	x29, x30, [sp, #48]
  40b540:	add	sp, sp, #0x40
  40b544:	ret
  40b548:	sub	sp, sp, #0x30
  40b54c:	stp	x29, x30, [sp, #32]
  40b550:	add	x29, sp, #0x20
  40b554:	mov	w8, #0x1f7                 	// #503
  40b558:	stur	x0, [x29, #-8]
  40b55c:	str	x1, [sp, #16]
  40b560:	ldur	x0, [x29, #-8]
  40b564:	str	w8, [sp, #8]
  40b568:	bl	40b470 <feof@plt+0x95c0>
  40b56c:	ldr	x9, [sp, #16]
  40b570:	str	w0, [sp, #4]
  40b574:	mov	x0, x9
  40b578:	bl	40b470 <feof@plt+0x95c0>
  40b57c:	ldr	w8, [sp, #4]
  40b580:	add	w10, w0, w8, lsl #10
  40b584:	ldr	w11, [sp, #8]
  40b588:	sdiv	w12, w10, w11
  40b58c:	mul	w12, w12, w11
  40b590:	subs	w10, w10, w12
  40b594:	str	w10, [sp, #12]
  40b598:	ldr	w10, [sp, #12]
  40b59c:	cmp	w10, #0x0
  40b5a0:	cset	w10, ge  // ge = tcont
  40b5a4:	tbnz	w10, #0, 40b5bc <feof@plt+0x970c>
  40b5a8:	ldr	w8, [sp, #12]
  40b5ac:	mov	w9, wzr
  40b5b0:	subs	w8, w9, w8
  40b5b4:	str	w8, [sp]
  40b5b8:	b	40b5c4 <feof@plt+0x9714>
  40b5bc:	ldr	w8, [sp, #12]
  40b5c0:	str	w8, [sp]
  40b5c4:	ldr	w8, [sp]
  40b5c8:	mov	w0, w8
  40b5cc:	ldp	x29, x30, [sp, #32]
  40b5d0:	add	sp, sp, #0x30
  40b5d4:	ret
  40b5d8:	sub	sp, sp, #0x20
  40b5dc:	stp	x29, x30, [sp, #16]
  40b5e0:	add	x29, sp, #0x10
  40b5e4:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40b5e8:	add	x8, x8, #0x88
  40b5ec:	str	x0, [sp, #8]
  40b5f0:	ldr	x1, [sp, #8]
  40b5f4:	mov	x0, x8
  40b5f8:	bl	40fab8 <_ZdlPvm@@Base+0x754>
  40b5fc:	ldp	x29, x30, [sp, #16]
  40b600:	add	sp, sp, #0x20
  40b604:	ret
  40b608:	sub	sp, sp, #0x60
  40b60c:	stp	x29, x30, [sp, #80]
  40b610:	add	x29, sp, #0x50
  40b614:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40b618:	add	x8, x8, #0x2a8
  40b61c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b620:	add	x9, x9, #0x529
  40b624:	adrp	x10, 429000 <stderr@@GLIBC_2.17+0x70>
  40b628:	add	x10, x10, #0x88
  40b62c:	stur	x0, [x29, #-8]
  40b630:	stur	x1, [x29, #-16]
  40b634:	ldur	x0, [x29, #-8]
  40b638:	str	x8, [sp, #40]
  40b63c:	str	x9, [sp, #32]
  40b640:	str	x10, [sp, #24]
  40b644:	bl	401a80 <strlen@plt>
  40b648:	ldr	x8, [sp, #40]
  40b64c:	ldr	x9, [x8]
  40b650:	str	x0, [sp, #16]
  40b654:	mov	x0, x9
  40b658:	bl	401a80 <strlen@plt>
  40b65c:	ldr	x8, [sp, #16]
  40b660:	add	x9, x8, x0
  40b664:	add	x0, x9, #0x5
  40b668:	bl	4019e0 <_Znam@plt>
  40b66c:	stur	x0, [x29, #-24]
  40b670:	ldur	x0, [x29, #-24]
  40b674:	ldr	x8, [sp, #40]
  40b678:	ldr	x2, [x8]
  40b67c:	ldur	x3, [x29, #-8]
  40b680:	ldr	x1, [sp, #32]
  40b684:	bl	401bb0 <sprintf@plt>
  40b688:	ldur	x1, [x29, #-24]
  40b68c:	ldur	x2, [x29, #-16]
  40b690:	ldr	x8, [sp, #24]
  40b694:	mov	x0, x8
  40b698:	bl	40fc58 <_ZdlPvm@@Base+0x8f4>
  40b69c:	stur	x0, [x29, #-32]
  40b6a0:	ldur	x8, [x29, #-24]
  40b6a4:	str	x8, [sp, #8]
  40b6a8:	cbz	x8, 40b6b4 <feof@plt+0x9804>
  40b6ac:	ldr	x0, [sp, #8]
  40b6b0:	bl	401cf0 <_ZdaPv@plt>
  40b6b4:	ldur	x0, [x29, #-32]
  40b6b8:	ldp	x29, x30, [sp, #80]
  40b6bc:	add	sp, sp, #0x60
  40b6c0:	ret
  40b6c4:	sub	sp, sp, #0xe0
  40b6c8:	stp	x29, x30, [sp, #208]
  40b6cc:	add	x29, sp, #0xd0
  40b6d0:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40b6d4:	add	x8, x8, #0xf90
  40b6d8:	stur	w0, [x29, #-8]
  40b6dc:	stur	x1, [x29, #-16]
  40b6e0:	stur	x2, [x29, #-24]
  40b6e4:	stur	x3, [x29, #-32]
  40b6e8:	stur	x4, [x29, #-40]
  40b6ec:	stur	w5, [x29, #-44]
  40b6f0:	stur	w6, [x29, #-48]
  40b6f4:	stur	x7, [x29, #-56]
  40b6f8:	ldur	x9, [x29, #-56]
  40b6fc:	ldr	w10, [x9, #4]
  40b700:	stur	w10, [x29, #-60]
  40b704:	ldur	x9, [x29, #-24]
  40b708:	ldrb	w10, [x9]
  40b70c:	cmp	w10, #0x3a
  40b710:	str	x8, [sp, #40]
  40b714:	b.ne	40b71c <feof@plt+0x986c>  // b.any
  40b718:	stur	wzr, [x29, #-60]
  40b71c:	ldur	w8, [x29, #-8]
  40b720:	cmp	w8, #0x1
  40b724:	b.ge	40b734 <feof@plt+0x9884>  // b.tcont
  40b728:	mov	w8, #0xffffffff            	// #-1
  40b72c:	stur	w8, [x29, #-4]
  40b730:	b	40c87c <feof@plt+0xa9cc>
  40b734:	ldur	x8, [x29, #-56]
  40b738:	mov	x9, xzr
  40b73c:	str	x9, [x8, #16]
  40b740:	ldur	x8, [x29, #-56]
  40b744:	ldr	w10, [x8]
  40b748:	cbz	w10, 40b758 <feof@plt+0x98a8>
  40b74c:	ldur	x8, [x29, #-56]
  40b750:	ldr	w9, [x8, #24]
  40b754:	cbnz	w9, 40b798 <feof@plt+0x98e8>
  40b758:	ldur	x8, [x29, #-56]
  40b75c:	ldr	w9, [x8]
  40b760:	cbnz	w9, 40b770 <feof@plt+0x98c0>
  40b764:	ldur	x8, [x29, #-56]
  40b768:	mov	w9, #0x1                   	// #1
  40b76c:	str	w9, [x8]
  40b770:	ldur	w0, [x29, #-8]
  40b774:	ldur	x1, [x29, #-16]
  40b778:	ldur	x2, [x29, #-24]
  40b77c:	ldur	w3, [x29, #-48]
  40b780:	ldur	x4, [x29, #-56]
  40b784:	bl	40c88c <feof@plt+0xa9dc>
  40b788:	stur	x0, [x29, #-24]
  40b78c:	ldur	x8, [x29, #-56]
  40b790:	mov	w9, #0x1                   	// #1
  40b794:	str	w9, [x8, #24]
  40b798:	ldur	x8, [x29, #-56]
  40b79c:	ldr	x8, [x8, #32]
  40b7a0:	cbz	x8, 40b7b4 <feof@plt+0x9904>
  40b7a4:	ldur	x8, [x29, #-56]
  40b7a8:	ldr	x8, [x8, #32]
  40b7ac:	ldrb	w9, [x8]
  40b7b0:	cbnz	w9, 40bb64 <feof@plt+0x9cb4>
  40b7b4:	ldur	x8, [x29, #-56]
  40b7b8:	ldr	w9, [x8, #52]
  40b7bc:	ldur	x8, [x29, #-56]
  40b7c0:	ldr	w10, [x8]
  40b7c4:	cmp	w9, w10
  40b7c8:	b.le	40b7dc <feof@plt+0x992c>
  40b7cc:	ldur	x8, [x29, #-56]
  40b7d0:	ldr	w9, [x8]
  40b7d4:	ldur	x8, [x29, #-56]
  40b7d8:	str	w9, [x8, #52]
  40b7dc:	ldur	x8, [x29, #-56]
  40b7e0:	ldr	w9, [x8, #48]
  40b7e4:	ldur	x8, [x29, #-56]
  40b7e8:	ldr	w10, [x8]
  40b7ec:	cmp	w9, w10
  40b7f0:	b.le	40b804 <feof@plt+0x9954>
  40b7f4:	ldur	x8, [x29, #-56]
  40b7f8:	ldr	w9, [x8]
  40b7fc:	ldur	x8, [x29, #-56]
  40b800:	str	w9, [x8, #48]
  40b804:	ldur	x8, [x29, #-56]
  40b808:	ldr	w9, [x8, #40]
  40b80c:	cmp	w9, #0x1
  40b810:	b.ne	40b92c <feof@plt+0x9a7c>  // b.any
  40b814:	ldur	x8, [x29, #-56]
  40b818:	ldr	w9, [x8, #48]
  40b81c:	ldur	x8, [x29, #-56]
  40b820:	ldr	w10, [x8, #52]
  40b824:	cmp	w9, w10
  40b828:	b.eq	40b854 <feof@plt+0x99a4>  // b.none
  40b82c:	ldur	x8, [x29, #-56]
  40b830:	ldr	w9, [x8, #52]
  40b834:	ldur	x8, [x29, #-56]
  40b838:	ldr	w10, [x8]
  40b83c:	cmp	w9, w10
  40b840:	b.eq	40b854 <feof@plt+0x99a4>  // b.none
  40b844:	ldur	x0, [x29, #-16]
  40b848:	ldur	x1, [x29, #-56]
  40b84c:	bl	40c99c <feof@plt+0xaaec>
  40b850:	b	40b87c <feof@plt+0x99cc>
  40b854:	ldur	x8, [x29, #-56]
  40b858:	ldr	w9, [x8, #52]
  40b85c:	ldur	x8, [x29, #-56]
  40b860:	ldr	w10, [x8]
  40b864:	cmp	w9, w10
  40b868:	b.eq	40b87c <feof@plt+0x99cc>  // b.none
  40b86c:	ldur	x8, [x29, #-56]
  40b870:	ldr	w9, [x8]
  40b874:	ldur	x8, [x29, #-56]
  40b878:	str	w9, [x8, #48]
  40b87c:	ldur	x8, [x29, #-56]
  40b880:	ldr	w9, [x8]
  40b884:	ldur	w10, [x29, #-8]
  40b888:	mov	w11, #0x0                   	// #0
  40b88c:	cmp	w9, w10
  40b890:	str	w11, [sp, #36]
  40b894:	b.ge	40b8fc <feof@plt+0x9a4c>  // b.tcont
  40b898:	ldur	x8, [x29, #-16]
  40b89c:	ldur	x9, [x29, #-56]
  40b8a0:	ldrsw	x9, [x9]
  40b8a4:	mov	x10, #0x8                   	// #8
  40b8a8:	mul	x9, x10, x9
  40b8ac:	add	x8, x8, x9
  40b8b0:	ldr	x8, [x8]
  40b8b4:	ldrb	w11, [x8]
  40b8b8:	mov	w12, #0x1                   	// #1
  40b8bc:	cmp	w11, #0x2d
  40b8c0:	str	w12, [sp, #32]
  40b8c4:	b.ne	40b8f4 <feof@plt+0x9a44>  // b.any
  40b8c8:	ldur	x8, [x29, #-16]
  40b8cc:	ldur	x9, [x29, #-56]
  40b8d0:	ldrsw	x9, [x9]
  40b8d4:	mov	x10, #0x8                   	// #8
  40b8d8:	mul	x9, x10, x9
  40b8dc:	add	x8, x8, x9
  40b8e0:	ldr	x8, [x8]
  40b8e4:	ldrb	w11, [x8, #1]
  40b8e8:	cmp	w11, #0x0
  40b8ec:	cset	w11, eq  // eq = none
  40b8f0:	str	w11, [sp, #32]
  40b8f4:	ldr	w8, [sp, #32]
  40b8f8:	str	w8, [sp, #36]
  40b8fc:	ldr	w8, [sp, #36]
  40b900:	tbnz	w8, #0, 40b908 <feof@plt+0x9a58>
  40b904:	b	40b91c <feof@plt+0x9a6c>
  40b908:	ldur	x8, [x29, #-56]
  40b90c:	ldr	w9, [x8]
  40b910:	add	w9, w9, #0x1
  40b914:	str	w9, [x8]
  40b918:	b	40b87c <feof@plt+0x99cc>
  40b91c:	ldur	x8, [x29, #-56]
  40b920:	ldr	w9, [x8]
  40b924:	ldur	x8, [x29, #-56]
  40b928:	str	w9, [x8, #52]
  40b92c:	ldur	x8, [x29, #-56]
  40b930:	ldr	w9, [x8]
  40b934:	ldur	w10, [x29, #-8]
  40b938:	cmp	w9, w10
  40b93c:	b.eq	40b9fc <feof@plt+0x9b4c>  // b.none
  40b940:	ldur	x8, [x29, #-16]
  40b944:	ldur	x9, [x29, #-56]
  40b948:	ldrsw	x9, [x9]
  40b94c:	mov	x10, #0x8                   	// #8
  40b950:	mul	x9, x10, x9
  40b954:	add	x8, x8, x9
  40b958:	ldr	x0, [x8]
  40b95c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40b960:	add	x1, x1, #0xdc
  40b964:	bl	401d90 <strcmp@plt>
  40b968:	cbnz	w0, 40b9fc <feof@plt+0x9b4c>
  40b96c:	ldur	x8, [x29, #-56]
  40b970:	ldr	w9, [x8]
  40b974:	add	w9, w9, #0x1
  40b978:	str	w9, [x8]
  40b97c:	ldur	x8, [x29, #-56]
  40b980:	ldr	w9, [x8, #48]
  40b984:	ldur	x8, [x29, #-56]
  40b988:	ldr	w10, [x8, #52]
  40b98c:	cmp	w9, w10
  40b990:	b.eq	40b9bc <feof@plt+0x9b0c>  // b.none
  40b994:	ldur	x8, [x29, #-56]
  40b998:	ldr	w9, [x8, #52]
  40b99c:	ldur	x8, [x29, #-56]
  40b9a0:	ldr	w10, [x8]
  40b9a4:	cmp	w9, w10
  40b9a8:	b.eq	40b9bc <feof@plt+0x9b0c>  // b.none
  40b9ac:	ldur	x0, [x29, #-16]
  40b9b0:	ldur	x1, [x29, #-56]
  40b9b4:	bl	40c99c <feof@plt+0xaaec>
  40b9b8:	b	40b9e4 <feof@plt+0x9b34>
  40b9bc:	ldur	x8, [x29, #-56]
  40b9c0:	ldr	w9, [x8, #48]
  40b9c4:	ldur	x8, [x29, #-56]
  40b9c8:	ldr	w10, [x8, #52]
  40b9cc:	cmp	w9, w10
  40b9d0:	b.ne	40b9e4 <feof@plt+0x9b34>  // b.any
  40b9d4:	ldur	x8, [x29, #-56]
  40b9d8:	ldr	w9, [x8]
  40b9dc:	ldur	x8, [x29, #-56]
  40b9e0:	str	w9, [x8, #48]
  40b9e4:	ldur	w8, [x29, #-8]
  40b9e8:	ldur	x9, [x29, #-56]
  40b9ec:	str	w8, [x9, #52]
  40b9f0:	ldur	w8, [x29, #-8]
  40b9f4:	ldur	x9, [x29, #-56]
  40b9f8:	str	w8, [x9]
  40b9fc:	ldur	x8, [x29, #-56]
  40ba00:	ldr	w9, [x8]
  40ba04:	ldur	w10, [x29, #-8]
  40ba08:	cmp	w9, w10
  40ba0c:	b.ne	40ba44 <feof@plt+0x9b94>  // b.any
  40ba10:	ldur	x8, [x29, #-56]
  40ba14:	ldr	w9, [x8, #48]
  40ba18:	ldur	x8, [x29, #-56]
  40ba1c:	ldr	w10, [x8, #52]
  40ba20:	cmp	w9, w10
  40ba24:	b.eq	40ba38 <feof@plt+0x9b88>  // b.none
  40ba28:	ldur	x8, [x29, #-56]
  40ba2c:	ldr	w9, [x8, #48]
  40ba30:	ldur	x8, [x29, #-56]
  40ba34:	str	w9, [x8]
  40ba38:	mov	w8, #0xffffffff            	// #-1
  40ba3c:	stur	w8, [x29, #-4]
  40ba40:	b	40c87c <feof@plt+0xa9cc>
  40ba44:	ldur	x8, [x29, #-16]
  40ba48:	ldur	x9, [x29, #-56]
  40ba4c:	ldrsw	x9, [x9]
  40ba50:	mov	x10, #0x8                   	// #8
  40ba54:	mul	x9, x10, x9
  40ba58:	add	x8, x8, x9
  40ba5c:	ldr	x8, [x8]
  40ba60:	ldrb	w11, [x8]
  40ba64:	cmp	w11, #0x2d
  40ba68:	b.ne	40ba90 <feof@plt+0x9be0>  // b.any
  40ba6c:	ldur	x8, [x29, #-16]
  40ba70:	ldur	x9, [x29, #-56]
  40ba74:	ldrsw	x9, [x9]
  40ba78:	mov	x10, #0x8                   	// #8
  40ba7c:	mul	x9, x10, x9
  40ba80:	add	x8, x8, x9
  40ba84:	ldr	x8, [x8]
  40ba88:	ldrb	w11, [x8, #1]
  40ba8c:	cbnz	w11, 40bae4 <feof@plt+0x9c34>
  40ba90:	ldur	x8, [x29, #-56]
  40ba94:	ldr	w9, [x8, #40]
  40ba98:	cbnz	w9, 40baa8 <feof@plt+0x9bf8>
  40ba9c:	mov	w8, #0xffffffff            	// #-1
  40baa0:	stur	w8, [x29, #-4]
  40baa4:	b	40c87c <feof@plt+0xa9cc>
  40baa8:	ldur	x8, [x29, #-16]
  40baac:	ldur	x9, [x29, #-56]
  40bab0:	ldrsw	x10, [x9]
  40bab4:	mov	w11, w10
  40bab8:	mov	w12, #0x1                   	// #1
  40babc:	add	w11, w11, #0x1
  40bac0:	str	w11, [x9]
  40bac4:	mov	x9, #0x8                   	// #8
  40bac8:	mul	x9, x9, x10
  40bacc:	add	x8, x8, x9
  40bad0:	ldr	x8, [x8]
  40bad4:	ldur	x9, [x29, #-56]
  40bad8:	str	x8, [x9, #16]
  40badc:	stur	w12, [x29, #-4]
  40bae0:	b	40c87c <feof@plt+0xa9cc>
  40bae4:	ldur	x8, [x29, #-16]
  40bae8:	ldur	x9, [x29, #-56]
  40baec:	ldrsw	x9, [x9]
  40baf0:	mov	x10, #0x8                   	// #8
  40baf4:	mul	x9, x10, x9
  40baf8:	add	x8, x8, x9
  40bafc:	ldr	x8, [x8]
  40bb00:	add	x8, x8, #0x1
  40bb04:	ldur	x9, [x29, #-32]
  40bb08:	mov	w11, #0x0                   	// #0
  40bb0c:	str	x8, [sp, #24]
  40bb10:	str	w11, [sp, #20]
  40bb14:	cbz	x9, 40bb44 <feof@plt+0x9c94>
  40bb18:	ldur	x8, [x29, #-16]
  40bb1c:	ldur	x9, [x29, #-56]
  40bb20:	ldrsw	x9, [x9]
  40bb24:	mov	x10, #0x8                   	// #8
  40bb28:	mul	x9, x10, x9
  40bb2c:	add	x8, x8, x9
  40bb30:	ldr	x8, [x8]
  40bb34:	ldrb	w11, [x8, #1]
  40bb38:	cmp	w11, #0x2d
  40bb3c:	cset	w11, eq  // eq = none
  40bb40:	str	w11, [sp, #20]
  40bb44:	ldr	w8, [sp, #20]
  40bb48:	and	w8, w8, #0x1
  40bb4c:	mov	w0, w8
  40bb50:	sxtw	x9, w0
  40bb54:	ldr	x10, [sp, #24]
  40bb58:	add	x9, x10, x9
  40bb5c:	ldur	x11, [x29, #-56]
  40bb60:	str	x9, [x11, #32]
  40bb64:	ldur	x8, [x29, #-32]
  40bb68:	cbz	x8, 40c1a8 <feof@plt+0xa2f8>
  40bb6c:	ldur	x8, [x29, #-16]
  40bb70:	ldur	x9, [x29, #-56]
  40bb74:	ldrsw	x9, [x9]
  40bb78:	mov	x10, #0x8                   	// #8
  40bb7c:	mul	x9, x10, x9
  40bb80:	add	x8, x8, x9
  40bb84:	ldr	x8, [x8]
  40bb88:	ldrb	w11, [x8, #1]
  40bb8c:	cmp	w11, #0x2d
  40bb90:	b.eq	40bbec <feof@plt+0x9d3c>  // b.none
  40bb94:	ldur	w8, [x29, #-44]
  40bb98:	cbz	w8, 40c1a8 <feof@plt+0xa2f8>
  40bb9c:	ldur	x8, [x29, #-16]
  40bba0:	ldur	x9, [x29, #-56]
  40bba4:	ldrsw	x9, [x9]
  40bba8:	mov	x10, #0x8                   	// #8
  40bbac:	mul	x9, x10, x9
  40bbb0:	add	x8, x8, x9
  40bbb4:	ldr	x8, [x8]
  40bbb8:	ldrb	w11, [x8, #2]
  40bbbc:	cbnz	w11, 40bbec <feof@plt+0x9d3c>
  40bbc0:	ldur	x0, [x29, #-24]
  40bbc4:	ldur	x8, [x29, #-16]
  40bbc8:	ldur	x9, [x29, #-56]
  40bbcc:	ldrsw	x9, [x9]
  40bbd0:	mov	x10, #0x8                   	// #8
  40bbd4:	mul	x9, x10, x9
  40bbd8:	add	x8, x8, x9
  40bbdc:	ldr	x8, [x8]
  40bbe0:	ldrb	w1, [x8, #1]
  40bbe4:	bl	401b30 <strchr@plt>
  40bbe8:	cbnz	x0, 40c1a8 <feof@plt+0xa2f8>
  40bbec:	mov	x8, xzr
  40bbf0:	stur	x8, [x29, #-88]
  40bbf4:	stur	wzr, [x29, #-92]
  40bbf8:	stur	wzr, [x29, #-96]
  40bbfc:	mov	w9, #0xffffffff            	// #-1
  40bc00:	stur	w9, [x29, #-100]
  40bc04:	ldur	x8, [x29, #-56]
  40bc08:	ldr	x8, [x8, #32]
  40bc0c:	stur	x8, [x29, #-72]
  40bc10:	ldur	x8, [x29, #-72]
  40bc14:	ldrb	w9, [x8]
  40bc18:	mov	w10, #0x0                   	// #0
  40bc1c:	str	w10, [sp, #16]
  40bc20:	cbz	w9, 40bc38 <feof@plt+0x9d88>
  40bc24:	ldur	x8, [x29, #-72]
  40bc28:	ldrb	w9, [x8]
  40bc2c:	cmp	w9, #0x3d
  40bc30:	cset	w9, ne  // ne = any
  40bc34:	str	w9, [sp, #16]
  40bc38:	ldr	w8, [sp, #16]
  40bc3c:	tbnz	w8, #0, 40bc44 <feof@plt+0x9d94>
  40bc40:	b	40bc54 <feof@plt+0x9da4>
  40bc44:	ldur	x8, [x29, #-72]
  40bc48:	add	x8, x8, #0x1
  40bc4c:	stur	x8, [x29, #-72]
  40bc50:	b	40bc10 <feof@plt+0x9d60>
  40bc54:	ldur	x8, [x29, #-32]
  40bc58:	stur	x8, [x29, #-80]
  40bc5c:	str	wzr, [sp, #104]
  40bc60:	ldur	x8, [x29, #-80]
  40bc64:	ldr	x8, [x8]
  40bc68:	cbz	x8, 40bd6c <feof@plt+0x9ebc>
  40bc6c:	ldur	x8, [x29, #-80]
  40bc70:	ldr	x0, [x8]
  40bc74:	ldur	x8, [x29, #-56]
  40bc78:	ldr	x1, [x8, #32]
  40bc7c:	ldur	x8, [x29, #-72]
  40bc80:	ldur	x9, [x29, #-56]
  40bc84:	ldr	x9, [x9, #32]
  40bc88:	subs	x2, x8, x9
  40bc8c:	bl	401c60 <strncmp@plt>
  40bc90:	cbnz	w0, 40bd50 <feof@plt+0x9ea0>
  40bc94:	ldur	x8, [x29, #-72]
  40bc98:	ldur	x9, [x29, #-56]
  40bc9c:	ldr	x9, [x9, #32]
  40bca0:	subs	x8, x8, x9
  40bca4:	ldur	x9, [x29, #-80]
  40bca8:	ldr	x0, [x9]
  40bcac:	str	w8, [sp, #12]
  40bcb0:	bl	401a80 <strlen@plt>
  40bcb4:	ldr	w8, [sp, #12]
  40bcb8:	cmp	w8, w0
  40bcbc:	b.ne	40bcdc <feof@plt+0x9e2c>  // b.any
  40bcc0:	ldur	x8, [x29, #-80]
  40bcc4:	stur	x8, [x29, #-88]
  40bcc8:	ldr	w9, [sp, #104]
  40bccc:	stur	w9, [x29, #-100]
  40bcd0:	mov	w9, #0x1                   	// #1
  40bcd4:	stur	w9, [x29, #-92]
  40bcd8:	b	40bd6c <feof@plt+0x9ebc>
  40bcdc:	ldur	x8, [x29, #-88]
  40bce0:	cbnz	x8, 40bcf8 <feof@plt+0x9e48>
  40bce4:	ldur	x8, [x29, #-80]
  40bce8:	stur	x8, [x29, #-88]
  40bcec:	ldr	w9, [sp, #104]
  40bcf0:	stur	w9, [x29, #-100]
  40bcf4:	b	40bd50 <feof@plt+0x9ea0>
  40bcf8:	ldur	w8, [x29, #-44]
  40bcfc:	cbnz	w8, 40bd48 <feof@plt+0x9e98>
  40bd00:	ldur	x8, [x29, #-88]
  40bd04:	ldr	w9, [x8, #8]
  40bd08:	ldur	x8, [x29, #-80]
  40bd0c:	ldr	w10, [x8, #8]
  40bd10:	cmp	w9, w10
  40bd14:	b.ne	40bd48 <feof@plt+0x9e98>  // b.any
  40bd18:	ldur	x8, [x29, #-88]
  40bd1c:	ldr	x8, [x8, #16]
  40bd20:	ldur	x9, [x29, #-80]
  40bd24:	ldr	x9, [x9, #16]
  40bd28:	cmp	x8, x9
  40bd2c:	b.ne	40bd48 <feof@plt+0x9e98>  // b.any
  40bd30:	ldur	x8, [x29, #-88]
  40bd34:	ldr	w9, [x8, #24]
  40bd38:	ldur	x8, [x29, #-80]
  40bd3c:	ldr	w10, [x8, #24]
  40bd40:	cmp	w9, w10
  40bd44:	b.eq	40bd50 <feof@plt+0x9ea0>  // b.none
  40bd48:	mov	w8, #0x1                   	// #1
  40bd4c:	stur	w8, [x29, #-96]
  40bd50:	ldur	x8, [x29, #-80]
  40bd54:	add	x8, x8, #0x20
  40bd58:	stur	x8, [x29, #-80]
  40bd5c:	ldr	w9, [sp, #104]
  40bd60:	add	w9, w9, #0x1
  40bd64:	str	w9, [sp, #104]
  40bd68:	b	40bc60 <feof@plt+0x9db0>
  40bd6c:	ldur	w8, [x29, #-96]
  40bd70:	cbz	w8, 40bdfc <feof@plt+0x9f4c>
  40bd74:	ldur	w8, [x29, #-92]
  40bd78:	cbnz	w8, 40bdfc <feof@plt+0x9f4c>
  40bd7c:	ldur	w8, [x29, #-60]
  40bd80:	cbz	w8, 40bdbc <feof@plt+0x9f0c>
  40bd84:	ldr	x8, [sp, #40]
  40bd88:	ldr	x0, [x8]
  40bd8c:	ldur	x9, [x29, #-16]
  40bd90:	ldr	x2, [x9]
  40bd94:	ldur	x9, [x29, #-16]
  40bd98:	ldur	x10, [x29, #-56]
  40bd9c:	ldrsw	x10, [x10]
  40bda0:	mov	x11, #0x8                   	// #8
  40bda4:	mul	x10, x11, x10
  40bda8:	add	x9, x9, x10
  40bdac:	ldr	x3, [x9]
  40bdb0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40bdb4:	add	x1, x1, #0x532
  40bdb8:	bl	401a90 <fprintf@plt>
  40bdbc:	ldur	x8, [x29, #-56]
  40bdc0:	ldr	x0, [x8, #32]
  40bdc4:	bl	401a80 <strlen@plt>
  40bdc8:	ldur	x8, [x29, #-56]
  40bdcc:	ldr	x9, [x8, #32]
  40bdd0:	add	x9, x9, x0
  40bdd4:	str	x9, [x8, #32]
  40bdd8:	ldur	x8, [x29, #-56]
  40bddc:	ldr	w10, [x8]
  40bde0:	add	w10, w10, #0x1
  40bde4:	str	w10, [x8]
  40bde8:	ldur	x8, [x29, #-56]
  40bdec:	str	wzr, [x8, #8]
  40bdf0:	mov	w10, #0x3f                  	// #63
  40bdf4:	stur	w10, [x29, #-4]
  40bdf8:	b	40c87c <feof@plt+0xa9cc>
  40bdfc:	ldur	x8, [x29, #-88]
  40be00:	cbz	x8, 40c090 <feof@plt+0xa1e0>
  40be04:	ldur	w8, [x29, #-100]
  40be08:	str	w8, [sp, #104]
  40be0c:	ldur	x9, [x29, #-56]
  40be10:	ldr	w8, [x9]
  40be14:	add	w8, w8, #0x1
  40be18:	str	w8, [x9]
  40be1c:	ldur	x9, [x29, #-72]
  40be20:	ldrb	w8, [x9]
  40be24:	cbz	w8, 40bf38 <feof@plt+0xa088>
  40be28:	ldur	x8, [x29, #-88]
  40be2c:	ldr	w9, [x8, #8]
  40be30:	cbz	w9, 40be48 <feof@plt+0x9f98>
  40be34:	ldur	x8, [x29, #-72]
  40be38:	add	x8, x8, #0x1
  40be3c:	ldur	x9, [x29, #-56]
  40be40:	str	x8, [x9, #16]
  40be44:	b	40bf34 <feof@plt+0xa084>
  40be48:	ldur	w8, [x29, #-60]
  40be4c:	cbz	w8, 40befc <feof@plt+0xa04c>
  40be50:	ldur	x8, [x29, #-16]
  40be54:	ldur	x9, [x29, #-56]
  40be58:	ldr	w10, [x9]
  40be5c:	subs	w10, w10, #0x1
  40be60:	mov	w0, w10
  40be64:	sxtw	x9, w0
  40be68:	mov	x11, #0x8                   	// #8
  40be6c:	mul	x9, x11, x9
  40be70:	add	x8, x8, x9
  40be74:	ldr	x8, [x8]
  40be78:	ldrb	w10, [x8, #1]
  40be7c:	cmp	w10, #0x2d
  40be80:	b.ne	40beac <feof@plt+0x9ffc>  // b.any
  40be84:	ldr	x8, [sp, #40]
  40be88:	ldr	x0, [x8]
  40be8c:	ldur	x9, [x29, #-16]
  40be90:	ldr	x2, [x9]
  40be94:	ldur	x9, [x29, #-88]
  40be98:	ldr	x3, [x9]
  40be9c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40bea0:	add	x1, x1, #0x550
  40bea4:	bl	401a90 <fprintf@plt>
  40bea8:	b	40befc <feof@plt+0xa04c>
  40beac:	ldr	x8, [sp, #40]
  40beb0:	ldr	x0, [x8]
  40beb4:	ldur	x9, [x29, #-16]
  40beb8:	ldr	x2, [x9]
  40bebc:	ldur	x9, [x29, #-16]
  40bec0:	ldur	x10, [x29, #-56]
  40bec4:	ldr	w11, [x10]
  40bec8:	subs	w11, w11, #0x1
  40becc:	mov	w1, w11
  40bed0:	sxtw	x10, w1
  40bed4:	mov	x12, #0x8                   	// #8
  40bed8:	mul	x10, x12, x10
  40bedc:	add	x9, x9, x10
  40bee0:	ldr	x9, [x9]
  40bee4:	ldrb	w3, [x9]
  40bee8:	ldur	x9, [x29, #-88]
  40beec:	ldr	x4, [x9]
  40bef0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40bef4:	add	x1, x1, #0x57d
  40bef8:	bl	401a90 <fprintf@plt>
  40befc:	ldur	x8, [x29, #-56]
  40bf00:	ldr	x0, [x8, #32]
  40bf04:	bl	401a80 <strlen@plt>
  40bf08:	ldur	x8, [x29, #-56]
  40bf0c:	ldr	x9, [x8, #32]
  40bf10:	add	x9, x9, x0
  40bf14:	str	x9, [x8, #32]
  40bf18:	ldur	x8, [x29, #-88]
  40bf1c:	ldr	w10, [x8, #24]
  40bf20:	ldur	x8, [x29, #-56]
  40bf24:	str	w10, [x8, #8]
  40bf28:	mov	w10, #0x3f                  	// #63
  40bf2c:	stur	w10, [x29, #-4]
  40bf30:	b	40c87c <feof@plt+0xa9cc>
  40bf34:	b	40c028 <feof@plt+0xa178>
  40bf38:	ldur	x8, [x29, #-88]
  40bf3c:	ldr	w9, [x8, #8]
  40bf40:	cmp	w9, #0x1
  40bf44:	b.ne	40c028 <feof@plt+0xa178>  // b.any
  40bf48:	ldur	x8, [x29, #-56]
  40bf4c:	ldr	w9, [x8]
  40bf50:	ldur	w10, [x29, #-8]
  40bf54:	cmp	w9, w10
  40bf58:	b.ge	40bf90 <feof@plt+0xa0e0>  // b.tcont
  40bf5c:	ldur	x8, [x29, #-16]
  40bf60:	ldur	x9, [x29, #-56]
  40bf64:	ldrsw	x10, [x9]
  40bf68:	mov	w11, w10
  40bf6c:	add	w11, w11, #0x1
  40bf70:	str	w11, [x9]
  40bf74:	mov	x9, #0x8                   	// #8
  40bf78:	mul	x9, x9, x10
  40bf7c:	add	x8, x8, x9
  40bf80:	ldr	x8, [x8]
  40bf84:	ldur	x9, [x29, #-56]
  40bf88:	str	x8, [x9, #16]
  40bf8c:	b	40c028 <feof@plt+0xa178>
  40bf90:	ldur	w8, [x29, #-60]
  40bf94:	cbz	w8, 40bfdc <feof@plt+0xa12c>
  40bf98:	ldr	x8, [sp, #40]
  40bf9c:	ldr	x0, [x8]
  40bfa0:	ldur	x9, [x29, #-16]
  40bfa4:	ldr	x2, [x9]
  40bfa8:	ldur	x9, [x29, #-16]
  40bfac:	ldur	x10, [x29, #-56]
  40bfb0:	ldr	w11, [x10]
  40bfb4:	subs	w11, w11, #0x1
  40bfb8:	mov	w1, w11
  40bfbc:	sxtw	x10, w1
  40bfc0:	mov	x12, #0x8                   	// #8
  40bfc4:	mul	x10, x12, x10
  40bfc8:	add	x9, x9, x10
  40bfcc:	ldr	x3, [x9]
  40bfd0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40bfd4:	add	x1, x1, #0x5aa
  40bfd8:	bl	401a90 <fprintf@plt>
  40bfdc:	ldur	x8, [x29, #-56]
  40bfe0:	ldr	x0, [x8, #32]
  40bfe4:	bl	401a80 <strlen@plt>
  40bfe8:	ldur	x8, [x29, #-56]
  40bfec:	ldr	x9, [x8, #32]
  40bff0:	add	x9, x9, x0
  40bff4:	str	x9, [x8, #32]
  40bff8:	ldur	x8, [x29, #-88]
  40bffc:	ldr	w10, [x8, #24]
  40c000:	ldur	x8, [x29, #-56]
  40c004:	str	w10, [x8, #8]
  40c008:	ldur	x8, [x29, #-24]
  40c00c:	ldrb	w10, [x8]
  40c010:	mov	w11, #0x3a                  	// #58
  40c014:	mov	w12, #0x3f                  	// #63
  40c018:	cmp	w10, #0x3a
  40c01c:	csel	w10, w11, w12, eq  // eq = none
  40c020:	stur	w10, [x29, #-4]
  40c024:	b	40c87c <feof@plt+0xa9cc>
  40c028:	ldur	x8, [x29, #-56]
  40c02c:	ldr	x0, [x8, #32]
  40c030:	bl	401a80 <strlen@plt>
  40c034:	ldur	x8, [x29, #-56]
  40c038:	ldr	x9, [x8, #32]
  40c03c:	add	x9, x9, x0
  40c040:	str	x9, [x8, #32]
  40c044:	ldur	x8, [x29, #-40]
  40c048:	cbz	x8, 40c058 <feof@plt+0xa1a8>
  40c04c:	ldr	w8, [sp, #104]
  40c050:	ldur	x9, [x29, #-40]
  40c054:	str	w8, [x9]
  40c058:	ldur	x8, [x29, #-88]
  40c05c:	ldr	x8, [x8, #16]
  40c060:	cbz	x8, 40c080 <feof@plt+0xa1d0>
  40c064:	ldur	x8, [x29, #-88]
  40c068:	ldr	w9, [x8, #24]
  40c06c:	ldur	x8, [x29, #-88]
  40c070:	ldr	x8, [x8, #16]
  40c074:	str	w9, [x8]
  40c078:	stur	wzr, [x29, #-4]
  40c07c:	b	40c87c <feof@plt+0xa9cc>
  40c080:	ldur	x8, [x29, #-88]
  40c084:	ldr	w9, [x8, #24]
  40c088:	stur	w9, [x29, #-4]
  40c08c:	b	40c87c <feof@plt+0xa9cc>
  40c090:	ldur	w8, [x29, #-44]
  40c094:	cbz	w8, 40c0d8 <feof@plt+0xa228>
  40c098:	ldur	x8, [x29, #-16]
  40c09c:	ldur	x9, [x29, #-56]
  40c0a0:	ldrsw	x9, [x9]
  40c0a4:	mov	x10, #0x8                   	// #8
  40c0a8:	mul	x9, x10, x9
  40c0ac:	add	x8, x8, x9
  40c0b0:	ldr	x8, [x8]
  40c0b4:	ldrb	w11, [x8, #1]
  40c0b8:	cmp	w11, #0x2d
  40c0bc:	b.eq	40c0d8 <feof@plt+0xa228>  // b.none
  40c0c0:	ldur	x0, [x29, #-24]
  40c0c4:	ldur	x8, [x29, #-56]
  40c0c8:	ldr	x8, [x8, #32]
  40c0cc:	ldrb	w1, [x8]
  40c0d0:	bl	401b30 <strchr@plt>
  40c0d4:	cbnz	x0, 40c1a8 <feof@plt+0xa2f8>
  40c0d8:	ldur	w8, [x29, #-60]
  40c0dc:	cbz	w8, 40c174 <feof@plt+0xa2c4>
  40c0e0:	ldur	x8, [x29, #-16]
  40c0e4:	ldur	x9, [x29, #-56]
  40c0e8:	ldrsw	x9, [x9]
  40c0ec:	mov	x10, #0x8                   	// #8
  40c0f0:	mul	x9, x10, x9
  40c0f4:	add	x8, x8, x9
  40c0f8:	ldr	x8, [x8]
  40c0fc:	ldrb	w11, [x8, #1]
  40c100:	cmp	w11, #0x2d
  40c104:	b.ne	40c130 <feof@plt+0xa280>  // b.any
  40c108:	ldr	x8, [sp, #40]
  40c10c:	ldr	x0, [x8]
  40c110:	ldur	x9, [x29, #-16]
  40c114:	ldr	x2, [x9]
  40c118:	ldur	x9, [x29, #-56]
  40c11c:	ldr	x3, [x9, #32]
  40c120:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c124:	add	x1, x1, #0x5d0
  40c128:	bl	401a90 <fprintf@plt>
  40c12c:	b	40c174 <feof@plt+0xa2c4>
  40c130:	ldr	x8, [sp, #40]
  40c134:	ldr	x0, [x8]
  40c138:	ldur	x9, [x29, #-16]
  40c13c:	ldr	x2, [x9]
  40c140:	ldur	x9, [x29, #-16]
  40c144:	ldur	x10, [x29, #-56]
  40c148:	ldrsw	x10, [x10]
  40c14c:	mov	x11, #0x8                   	// #8
  40c150:	mul	x10, x11, x10
  40c154:	add	x9, x9, x10
  40c158:	ldr	x9, [x9]
  40c15c:	ldrb	w3, [x9]
  40c160:	ldur	x9, [x29, #-56]
  40c164:	ldr	x4, [x9, #32]
  40c168:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c16c:	add	x1, x1, #0x5f0
  40c170:	bl	401a90 <fprintf@plt>
  40c174:	ldur	x8, [x29, #-56]
  40c178:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  40c17c:	add	x9, x9, #0xb9e
  40c180:	str	x9, [x8, #32]
  40c184:	ldur	x8, [x29, #-56]
  40c188:	ldr	w10, [x8]
  40c18c:	add	w10, w10, #0x1
  40c190:	str	w10, [x8]
  40c194:	ldur	x8, [x29, #-56]
  40c198:	str	wzr, [x8, #8]
  40c19c:	mov	w10, #0x3f                  	// #63
  40c1a0:	stur	w10, [x29, #-4]
  40c1a4:	b	40c87c <feof@plt+0xa9cc>
  40c1a8:	ldur	x8, [x29, #-56]
  40c1ac:	ldr	x9, [x8, #32]
  40c1b0:	add	x10, x9, #0x1
  40c1b4:	str	x10, [x8, #32]
  40c1b8:	ldrb	w11, [x9]
  40c1bc:	strb	w11, [sp, #103]
  40c1c0:	ldur	x0, [x29, #-24]
  40c1c4:	ldrb	w1, [sp, #103]
  40c1c8:	bl	401b30 <strchr@plt>
  40c1cc:	str	x0, [sp, #88]
  40c1d0:	ldur	x8, [x29, #-56]
  40c1d4:	ldr	x8, [x8, #32]
  40c1d8:	ldrb	w11, [x8]
  40c1dc:	cbnz	w11, 40c1f0 <feof@plt+0xa340>
  40c1e0:	ldur	x8, [x29, #-56]
  40c1e4:	ldr	w9, [x8]
  40c1e8:	add	w9, w9, #0x1
  40c1ec:	str	w9, [x8]
  40c1f0:	ldr	x8, [sp, #88]
  40c1f4:	cbz	x8, 40c204 <feof@plt+0xa354>
  40c1f8:	ldrb	w8, [sp, #103]
  40c1fc:	cmp	w8, #0x3a
  40c200:	b.ne	40c274 <feof@plt+0xa3c4>  // b.any
  40c204:	ldur	w8, [x29, #-60]
  40c208:	cbz	w8, 40c25c <feof@plt+0xa3ac>
  40c20c:	ldur	x8, [x29, #-56]
  40c210:	ldr	w9, [x8, #44]
  40c214:	cbz	w9, 40c23c <feof@plt+0xa38c>
  40c218:	ldr	x8, [sp, #40]
  40c21c:	ldr	x0, [x8]
  40c220:	ldur	x9, [x29, #-16]
  40c224:	ldr	x2, [x9]
  40c228:	ldrb	w3, [sp, #103]
  40c22c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c230:	add	x1, x1, #0x610
  40c234:	bl	401a90 <fprintf@plt>
  40c238:	b	40c25c <feof@plt+0xa3ac>
  40c23c:	ldr	x8, [sp, #40]
  40c240:	ldr	x0, [x8]
  40c244:	ldur	x9, [x29, #-16]
  40c248:	ldr	x2, [x9]
  40c24c:	ldrb	w3, [sp, #103]
  40c250:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c254:	add	x1, x1, #0x62a
  40c258:	bl	401a90 <fprintf@plt>
  40c25c:	ldrb	w8, [sp, #103]
  40c260:	ldur	x9, [x29, #-56]
  40c264:	str	w8, [x9, #8]
  40c268:	mov	w8, #0x3f                  	// #63
  40c26c:	stur	w8, [x29, #-4]
  40c270:	b	40c87c <feof@plt+0xa9cc>
  40c274:	ldr	x8, [sp, #88]
  40c278:	ldrb	w9, [x8]
  40c27c:	cmp	w9, #0x57
  40c280:	b.ne	40c724 <feof@plt+0xa874>  // b.any
  40c284:	ldr	x8, [sp, #88]
  40c288:	ldrb	w9, [x8, #1]
  40c28c:	cmp	w9, #0x3b
  40c290:	b.ne	40c724 <feof@plt+0xa874>  // b.any
  40c294:	mov	x8, xzr
  40c298:	str	x8, [sp, #64]
  40c29c:	str	wzr, [sp, #60]
  40c2a0:	str	wzr, [sp, #56]
  40c2a4:	str	wzr, [sp, #52]
  40c2a8:	ldur	x8, [x29, #-56]
  40c2ac:	ldr	x8, [x8, #32]
  40c2b0:	ldrb	w9, [x8]
  40c2b4:	cbz	w9, 40c2dc <feof@plt+0xa42c>
  40c2b8:	ldur	x8, [x29, #-56]
  40c2bc:	ldr	x8, [x8, #32]
  40c2c0:	ldur	x9, [x29, #-56]
  40c2c4:	str	x8, [x9, #16]
  40c2c8:	ldur	x8, [x29, #-56]
  40c2cc:	ldr	w10, [x8]
  40c2d0:	add	w10, w10, #0x1
  40c2d4:	str	w10, [x8]
  40c2d8:	b	40c384 <feof@plt+0xa4d4>
  40c2dc:	ldur	x8, [x29, #-56]
  40c2e0:	ldr	w9, [x8]
  40c2e4:	ldur	w10, [x29, #-8]
  40c2e8:	cmp	w9, w10
  40c2ec:	b.ne	40c354 <feof@plt+0xa4a4>  // b.any
  40c2f0:	ldur	w8, [x29, #-60]
  40c2f4:	cbz	w8, 40c318 <feof@plt+0xa468>
  40c2f8:	ldr	x8, [sp, #40]
  40c2fc:	ldr	x0, [x8]
  40c300:	ldur	x9, [x29, #-16]
  40c304:	ldr	x2, [x9]
  40c308:	ldrb	w3, [sp, #103]
  40c30c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c310:	add	x1, x1, #0x644
  40c314:	bl	401a90 <fprintf@plt>
  40c318:	ldrb	w8, [sp, #103]
  40c31c:	ldur	x9, [x29, #-56]
  40c320:	str	w8, [x9, #8]
  40c324:	ldur	x9, [x29, #-24]
  40c328:	ldrb	w8, [x9]
  40c32c:	cmp	w8, #0x3a
  40c330:	b.ne	40c340 <feof@plt+0xa490>  // b.any
  40c334:	mov	w8, #0x3a                  	// #58
  40c338:	strb	w8, [sp, #103]
  40c33c:	b	40c348 <feof@plt+0xa498>
  40c340:	mov	w8, #0x3f                  	// #63
  40c344:	strb	w8, [sp, #103]
  40c348:	ldrb	w8, [sp, #103]
  40c34c:	stur	w8, [x29, #-4]
  40c350:	b	40c87c <feof@plt+0xa9cc>
  40c354:	ldur	x8, [x29, #-16]
  40c358:	ldur	x9, [x29, #-56]
  40c35c:	ldrsw	x10, [x9]
  40c360:	mov	w11, w10
  40c364:	add	w11, w11, #0x1
  40c368:	str	w11, [x9]
  40c36c:	mov	x9, #0x8                   	// #8
  40c370:	mul	x9, x9, x10
  40c374:	add	x8, x8, x9
  40c378:	ldr	x8, [x8]
  40c37c:	ldur	x9, [x29, #-56]
  40c380:	str	x8, [x9, #16]
  40c384:	ldur	x8, [x29, #-56]
  40c388:	ldr	x8, [x8, #16]
  40c38c:	str	x8, [sp, #80]
  40c390:	ldur	x9, [x29, #-56]
  40c394:	str	x8, [x9, #32]
  40c398:	ldr	x8, [sp, #80]
  40c39c:	ldrb	w9, [x8]
  40c3a0:	mov	w10, #0x0                   	// #0
  40c3a4:	str	w10, [sp, #8]
  40c3a8:	cbz	w9, 40c3c0 <feof@plt+0xa510>
  40c3ac:	ldr	x8, [sp, #80]
  40c3b0:	ldrb	w9, [x8]
  40c3b4:	cmp	w9, #0x3d
  40c3b8:	cset	w9, ne  // ne = any
  40c3bc:	str	w9, [sp, #8]
  40c3c0:	ldr	w8, [sp, #8]
  40c3c4:	tbnz	w8, #0, 40c3cc <feof@plt+0xa51c>
  40c3c8:	b	40c3dc <feof@plt+0xa52c>
  40c3cc:	ldr	x8, [sp, #80]
  40c3d0:	add	x8, x8, #0x1
  40c3d4:	str	x8, [sp, #80]
  40c3d8:	b	40c398 <feof@plt+0xa4e8>
  40c3dc:	ldur	x8, [x29, #-32]
  40c3e0:	str	x8, [sp, #72]
  40c3e4:	str	wzr, [sp, #48]
  40c3e8:	ldr	x8, [sp, #72]
  40c3ec:	ldr	x8, [x8]
  40c3f0:	cbz	x8, 40c4a8 <feof@plt+0xa5f8>
  40c3f4:	ldr	x8, [sp, #72]
  40c3f8:	ldr	x0, [x8]
  40c3fc:	ldur	x8, [x29, #-56]
  40c400:	ldr	x1, [x8, #32]
  40c404:	ldr	x8, [sp, #80]
  40c408:	ldur	x9, [x29, #-56]
  40c40c:	ldr	x9, [x9, #32]
  40c410:	subs	x2, x8, x9
  40c414:	bl	401c60 <strncmp@plt>
  40c418:	cbnz	w0, 40c48c <feof@plt+0xa5dc>
  40c41c:	ldr	x8, [sp, #80]
  40c420:	ldur	x9, [x29, #-56]
  40c424:	ldr	x9, [x9, #32]
  40c428:	subs	x8, x8, x9
  40c42c:	and	x8, x8, #0xffffffff
  40c430:	ldr	x9, [sp, #72]
  40c434:	ldr	x0, [x9]
  40c438:	str	x8, [sp]
  40c43c:	bl	401a80 <strlen@plt>
  40c440:	ldr	x8, [sp]
  40c444:	cmp	x8, x0
  40c448:	b.ne	40c468 <feof@plt+0xa5b8>  // b.any
  40c44c:	ldr	x8, [sp, #72]
  40c450:	str	x8, [sp, #64]
  40c454:	ldr	w9, [sp, #48]
  40c458:	str	w9, [sp, #52]
  40c45c:	mov	w9, #0x1                   	// #1
  40c460:	str	w9, [sp, #60]
  40c464:	b	40c4a8 <feof@plt+0xa5f8>
  40c468:	ldr	x8, [sp, #64]
  40c46c:	cbnz	x8, 40c484 <feof@plt+0xa5d4>
  40c470:	ldr	x8, [sp, #72]
  40c474:	str	x8, [sp, #64]
  40c478:	ldr	w9, [sp, #48]
  40c47c:	str	w9, [sp, #52]
  40c480:	b	40c48c <feof@plt+0xa5dc>
  40c484:	mov	w8, #0x1                   	// #1
  40c488:	str	w8, [sp, #56]
  40c48c:	ldr	x8, [sp, #72]
  40c490:	add	x8, x8, #0x20
  40c494:	str	x8, [sp, #72]
  40c498:	ldr	w9, [sp, #48]
  40c49c:	add	w9, w9, #0x1
  40c4a0:	str	w9, [sp, #48]
  40c4a4:	b	40c3e8 <feof@plt+0xa538>
  40c4a8:	ldr	w8, [sp, #56]
  40c4ac:	cbz	w8, 40c530 <feof@plt+0xa680>
  40c4b0:	ldr	w8, [sp, #60]
  40c4b4:	cbnz	w8, 40c530 <feof@plt+0xa680>
  40c4b8:	ldur	w8, [x29, #-60]
  40c4bc:	cbz	w8, 40c4f8 <feof@plt+0xa648>
  40c4c0:	ldr	x8, [sp, #40]
  40c4c4:	ldr	x0, [x8]
  40c4c8:	ldur	x9, [x29, #-16]
  40c4cc:	ldr	x2, [x9]
  40c4d0:	ldur	x9, [x29, #-16]
  40c4d4:	ldur	x10, [x29, #-56]
  40c4d8:	ldrsw	x10, [x10]
  40c4dc:	mov	x11, #0x8                   	// #8
  40c4e0:	mul	x10, x11, x10
  40c4e4:	add	x9, x9, x10
  40c4e8:	ldr	x3, [x9]
  40c4ec:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c4f0:	add	x1, x1, #0x66b
  40c4f4:	bl	401a90 <fprintf@plt>
  40c4f8:	ldur	x8, [x29, #-56]
  40c4fc:	ldr	x0, [x8, #32]
  40c500:	bl	401a80 <strlen@plt>
  40c504:	ldur	x8, [x29, #-56]
  40c508:	ldr	x9, [x8, #32]
  40c50c:	add	x9, x9, x0
  40c510:	str	x9, [x8, #32]
  40c514:	ldur	x8, [x29, #-56]
  40c518:	ldr	w10, [x8]
  40c51c:	add	w10, w10, #0x1
  40c520:	str	w10, [x8]
  40c524:	mov	w10, #0x3f                  	// #63
  40c528:	stur	w10, [x29, #-4]
  40c52c:	b	40c87c <feof@plt+0xa9cc>
  40c530:	ldr	x8, [sp, #64]
  40c534:	cbz	x8, 40c70c <feof@plt+0xa85c>
  40c538:	ldr	w8, [sp, #52]
  40c53c:	str	w8, [sp, #48]
  40c540:	ldr	x9, [sp, #80]
  40c544:	ldrb	w8, [x9]
  40c548:	cbz	w8, 40c5c4 <feof@plt+0xa714>
  40c54c:	ldr	x8, [sp, #64]
  40c550:	ldr	w9, [x8, #8]
  40c554:	cbz	w9, 40c56c <feof@plt+0xa6bc>
  40c558:	ldr	x8, [sp, #80]
  40c55c:	add	x8, x8, #0x1
  40c560:	ldur	x9, [x29, #-56]
  40c564:	str	x8, [x9, #16]
  40c568:	b	40c5c0 <feof@plt+0xa710>
  40c56c:	ldur	w8, [x29, #-60]
  40c570:	cbz	w8, 40c598 <feof@plt+0xa6e8>
  40c574:	ldr	x8, [sp, #40]
  40c578:	ldr	x0, [x8]
  40c57c:	ldur	x9, [x29, #-16]
  40c580:	ldr	x2, [x9]
  40c584:	ldr	x9, [sp, #64]
  40c588:	ldr	x3, [x9]
  40c58c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c590:	add	x1, x1, #0x68c
  40c594:	bl	401a90 <fprintf@plt>
  40c598:	ldur	x8, [x29, #-56]
  40c59c:	ldr	x0, [x8, #32]
  40c5a0:	bl	401a80 <strlen@plt>
  40c5a4:	ldur	x8, [x29, #-56]
  40c5a8:	ldr	x9, [x8, #32]
  40c5ac:	add	x9, x9, x0
  40c5b0:	str	x9, [x8, #32]
  40c5b4:	mov	w10, #0x3f                  	// #63
  40c5b8:	stur	w10, [x29, #-4]
  40c5bc:	b	40c87c <feof@plt+0xa9cc>
  40c5c0:	b	40c6a4 <feof@plt+0xa7f4>
  40c5c4:	ldr	x8, [sp, #64]
  40c5c8:	ldr	w9, [x8, #8]
  40c5cc:	cmp	w9, #0x1
  40c5d0:	b.ne	40c6a4 <feof@plt+0xa7f4>  // b.any
  40c5d4:	ldur	x8, [x29, #-56]
  40c5d8:	ldr	w9, [x8]
  40c5dc:	ldur	w10, [x29, #-8]
  40c5e0:	cmp	w9, w10
  40c5e4:	b.ge	40c61c <feof@plt+0xa76c>  // b.tcont
  40c5e8:	ldur	x8, [x29, #-16]
  40c5ec:	ldur	x9, [x29, #-56]
  40c5f0:	ldrsw	x10, [x9]
  40c5f4:	mov	w11, w10
  40c5f8:	add	w11, w11, #0x1
  40c5fc:	str	w11, [x9]
  40c600:	mov	x9, #0x8                   	// #8
  40c604:	mul	x9, x9, x10
  40c608:	add	x8, x8, x9
  40c60c:	ldr	x8, [x8]
  40c610:	ldur	x9, [x29, #-56]
  40c614:	str	x8, [x9, #16]
  40c618:	b	40c6a4 <feof@plt+0xa7f4>
  40c61c:	ldur	w8, [x29, #-60]
  40c620:	cbz	w8, 40c668 <feof@plt+0xa7b8>
  40c624:	ldr	x8, [sp, #40]
  40c628:	ldr	x0, [x8]
  40c62c:	ldur	x9, [x29, #-16]
  40c630:	ldr	x2, [x9]
  40c634:	ldur	x9, [x29, #-16]
  40c638:	ldur	x10, [x29, #-56]
  40c63c:	ldr	w11, [x10]
  40c640:	subs	w11, w11, #0x1
  40c644:	mov	w1, w11
  40c648:	sxtw	x10, w1
  40c64c:	mov	x12, #0x8                   	// #8
  40c650:	mul	x10, x12, x10
  40c654:	add	x9, x9, x10
  40c658:	ldr	x3, [x9]
  40c65c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c660:	add	x1, x1, #0x5aa
  40c664:	bl	401a90 <fprintf@plt>
  40c668:	ldur	x8, [x29, #-56]
  40c66c:	ldr	x0, [x8, #32]
  40c670:	bl	401a80 <strlen@plt>
  40c674:	ldur	x8, [x29, #-56]
  40c678:	ldr	x9, [x8, #32]
  40c67c:	add	x9, x9, x0
  40c680:	str	x9, [x8, #32]
  40c684:	ldur	x8, [x29, #-24]
  40c688:	ldrb	w10, [x8]
  40c68c:	mov	w11, #0x3a                  	// #58
  40c690:	mov	w12, #0x3f                  	// #63
  40c694:	cmp	w10, #0x3a
  40c698:	csel	w10, w11, w12, eq  // eq = none
  40c69c:	stur	w10, [x29, #-4]
  40c6a0:	b	40c87c <feof@plt+0xa9cc>
  40c6a4:	ldur	x8, [x29, #-56]
  40c6a8:	ldr	x0, [x8, #32]
  40c6ac:	bl	401a80 <strlen@plt>
  40c6b0:	ldur	x8, [x29, #-56]
  40c6b4:	ldr	x9, [x8, #32]
  40c6b8:	add	x9, x9, x0
  40c6bc:	str	x9, [x8, #32]
  40c6c0:	ldur	x8, [x29, #-40]
  40c6c4:	cbz	x8, 40c6d4 <feof@plt+0xa824>
  40c6c8:	ldr	w8, [sp, #48]
  40c6cc:	ldur	x9, [x29, #-40]
  40c6d0:	str	w8, [x9]
  40c6d4:	ldr	x8, [sp, #64]
  40c6d8:	ldr	x8, [x8, #16]
  40c6dc:	cbz	x8, 40c6fc <feof@plt+0xa84c>
  40c6e0:	ldr	x8, [sp, #64]
  40c6e4:	ldr	w9, [x8, #24]
  40c6e8:	ldr	x8, [sp, #64]
  40c6ec:	ldr	x8, [x8, #16]
  40c6f0:	str	w9, [x8]
  40c6f4:	stur	wzr, [x29, #-4]
  40c6f8:	b	40c87c <feof@plt+0xa9cc>
  40c6fc:	ldr	x8, [sp, #64]
  40c700:	ldr	w9, [x8, #24]
  40c704:	stur	w9, [x29, #-4]
  40c708:	b	40c87c <feof@plt+0xa9cc>
  40c70c:	ldur	x8, [x29, #-56]
  40c710:	mov	x9, xzr
  40c714:	str	x9, [x8, #32]
  40c718:	mov	w10, #0x57                  	// #87
  40c71c:	stur	w10, [x29, #-4]
  40c720:	b	40c87c <feof@plt+0xa9cc>
  40c724:	ldr	x8, [sp, #88]
  40c728:	ldrb	w9, [x8, #1]
  40c72c:	cmp	w9, #0x3a
  40c730:	b.ne	40c874 <feof@plt+0xa9c4>  // b.any
  40c734:	ldr	x8, [sp, #88]
  40c738:	ldrb	w9, [x8, #2]
  40c73c:	cmp	w9, #0x3a
  40c740:	b.ne	40c794 <feof@plt+0xa8e4>  // b.any
  40c744:	ldur	x8, [x29, #-56]
  40c748:	ldr	x8, [x8, #32]
  40c74c:	ldrb	w9, [x8]
  40c750:	cbz	w9, 40c778 <feof@plt+0xa8c8>
  40c754:	ldur	x8, [x29, #-56]
  40c758:	ldr	x8, [x8, #32]
  40c75c:	ldur	x9, [x29, #-56]
  40c760:	str	x8, [x9, #16]
  40c764:	ldur	x8, [x29, #-56]
  40c768:	ldr	w10, [x8]
  40c76c:	add	w10, w10, #0x1
  40c770:	str	w10, [x8]
  40c774:	b	40c784 <feof@plt+0xa8d4>
  40c778:	ldur	x8, [x29, #-56]
  40c77c:	mov	x9, xzr
  40c780:	str	x9, [x8, #16]
  40c784:	ldur	x8, [x29, #-56]
  40c788:	mov	x9, xzr
  40c78c:	str	x9, [x8, #32]
  40c790:	b	40c874 <feof@plt+0xa9c4>
  40c794:	ldur	x8, [x29, #-56]
  40c798:	ldr	x8, [x8, #32]
  40c79c:	ldrb	w9, [x8]
  40c7a0:	cbz	w9, 40c7c8 <feof@plt+0xa918>
  40c7a4:	ldur	x8, [x29, #-56]
  40c7a8:	ldr	x8, [x8, #32]
  40c7ac:	ldur	x9, [x29, #-56]
  40c7b0:	str	x8, [x9, #16]
  40c7b4:	ldur	x8, [x29, #-56]
  40c7b8:	ldr	w10, [x8]
  40c7bc:	add	w10, w10, #0x1
  40c7c0:	str	w10, [x8]
  40c7c4:	b	40c868 <feof@plt+0xa9b8>
  40c7c8:	ldur	x8, [x29, #-56]
  40c7cc:	ldr	w9, [x8]
  40c7d0:	ldur	w10, [x29, #-8]
  40c7d4:	cmp	w9, w10
  40c7d8:	b.ne	40c838 <feof@plt+0xa988>  // b.any
  40c7dc:	ldur	w8, [x29, #-60]
  40c7e0:	cbz	w8, 40c804 <feof@plt+0xa954>
  40c7e4:	ldr	x8, [sp, #40]
  40c7e8:	ldr	x0, [x8]
  40c7ec:	ldur	x9, [x29, #-16]
  40c7f0:	ldr	x2, [x9]
  40c7f4:	ldrb	w3, [sp, #103]
  40c7f8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c7fc:	add	x1, x1, #0x644
  40c800:	bl	401a90 <fprintf@plt>
  40c804:	ldrb	w8, [sp, #103]
  40c808:	ldur	x9, [x29, #-56]
  40c80c:	str	w8, [x9, #8]
  40c810:	ldur	x9, [x29, #-24]
  40c814:	ldrb	w8, [x9]
  40c818:	cmp	w8, #0x3a
  40c81c:	b.ne	40c82c <feof@plt+0xa97c>  // b.any
  40c820:	mov	w8, #0x3a                  	// #58
  40c824:	strb	w8, [sp, #103]
  40c828:	b	40c834 <feof@plt+0xa984>
  40c82c:	mov	w8, #0x3f                  	// #63
  40c830:	strb	w8, [sp, #103]
  40c834:	b	40c868 <feof@plt+0xa9b8>
  40c838:	ldur	x8, [x29, #-16]
  40c83c:	ldur	x9, [x29, #-56]
  40c840:	ldrsw	x10, [x9]
  40c844:	mov	w11, w10
  40c848:	add	w11, w11, #0x1
  40c84c:	str	w11, [x9]
  40c850:	mov	x9, #0x8                   	// #8
  40c854:	mul	x9, x9, x10
  40c858:	add	x8, x8, x9
  40c85c:	ldr	x8, [x8]
  40c860:	ldur	x9, [x29, #-56]
  40c864:	str	x8, [x9, #16]
  40c868:	ldur	x8, [x29, #-56]
  40c86c:	mov	x9, xzr
  40c870:	str	x9, [x8, #32]
  40c874:	ldrb	w8, [sp, #103]
  40c878:	stur	w8, [x29, #-4]
  40c87c:	ldur	w0, [x29, #-4]
  40c880:	ldp	x29, x30, [sp, #208]
  40c884:	add	sp, sp, #0xe0
  40c888:	ret
  40c88c:	sub	sp, sp, #0x40
  40c890:	stp	x29, x30, [sp, #48]
  40c894:	add	x29, sp, #0x30
  40c898:	mov	x8, xzr
  40c89c:	stur	w0, [x29, #-4]
  40c8a0:	stur	x1, [x29, #-16]
  40c8a4:	str	x2, [sp, #24]
  40c8a8:	str	w3, [sp, #20]
  40c8ac:	str	x4, [sp, #8]
  40c8b0:	ldr	x9, [sp, #8]
  40c8b4:	ldr	w10, [x9]
  40c8b8:	ldr	x9, [sp, #8]
  40c8bc:	str	w10, [x9, #52]
  40c8c0:	ldr	x9, [sp, #8]
  40c8c4:	str	w10, [x9, #48]
  40c8c8:	ldr	x9, [sp, #8]
  40c8cc:	str	x8, [x9, #32]
  40c8d0:	ldr	w10, [sp, #20]
  40c8d4:	mov	w11, #0x1                   	// #1
  40c8d8:	str	w11, [sp, #4]
  40c8dc:	cbnz	w10, 40c904 <feof@plt+0xaa54>
  40c8e0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40c8e4:	add	x0, x0, #0x6ba
  40c8e8:	bl	401e10 <getenv@plt>
  40c8ec:	cmp	x0, #0x0
  40c8f0:	cset	w8, ne  // ne = any
  40c8f4:	mov	w9, #0x1                   	// #1
  40c8f8:	eor	w8, w8, #0x1
  40c8fc:	eor	w8, w8, w9
  40c900:	str	w8, [sp, #4]
  40c904:	ldr	w8, [sp, #4]
  40c908:	and	w8, w8, #0x1
  40c90c:	ldr	x9, [sp, #8]
  40c910:	str	w8, [x9, #44]
  40c914:	ldr	x9, [sp, #24]
  40c918:	ldrb	w8, [x9]
  40c91c:	cmp	w8, #0x2d
  40c920:	b.ne	40c940 <feof@plt+0xaa90>  // b.any
  40c924:	ldr	x8, [sp, #8]
  40c928:	mov	w9, #0x2                   	// #2
  40c92c:	str	w9, [x8, #40]
  40c930:	ldr	x8, [sp, #24]
  40c934:	add	x8, x8, #0x1
  40c938:	str	x8, [sp, #24]
  40c93c:	b	40c98c <feof@plt+0xaadc>
  40c940:	ldr	x8, [sp, #24]
  40c944:	ldrb	w9, [x8]
  40c948:	cmp	w9, #0x2b
  40c94c:	b.ne	40c968 <feof@plt+0xaab8>  // b.any
  40c950:	ldr	x8, [sp, #8]
  40c954:	str	wzr, [x8, #40]
  40c958:	ldr	x8, [sp, #24]
  40c95c:	add	x8, x8, #0x1
  40c960:	str	x8, [sp, #24]
  40c964:	b	40c98c <feof@plt+0xaadc>
  40c968:	ldr	x8, [sp, #8]
  40c96c:	ldr	w9, [x8, #44]
  40c970:	cbz	w9, 40c980 <feof@plt+0xaad0>
  40c974:	ldr	x8, [sp, #8]
  40c978:	str	wzr, [x8, #40]
  40c97c:	b	40c98c <feof@plt+0xaadc>
  40c980:	ldr	x8, [sp, #8]
  40c984:	mov	w9, #0x1                   	// #1
  40c988:	str	w9, [x8, #40]
  40c98c:	ldr	x0, [sp, #24]
  40c990:	ldp	x29, x30, [sp, #48]
  40c994:	add	sp, sp, #0x40
  40c998:	ret
  40c99c:	sub	sp, sp, #0x40
  40c9a0:	str	x0, [sp, #56]
  40c9a4:	str	x1, [sp, #48]
  40c9a8:	ldr	x8, [sp, #48]
  40c9ac:	ldr	w9, [x8, #48]
  40c9b0:	str	w9, [sp, #44]
  40c9b4:	ldr	x8, [sp, #48]
  40c9b8:	ldr	w9, [x8, #52]
  40c9bc:	str	w9, [sp, #40]
  40c9c0:	ldr	x8, [sp, #48]
  40c9c4:	ldr	w9, [x8]
  40c9c8:	str	w9, [sp, #36]
  40c9cc:	ldr	w8, [sp, #36]
  40c9d0:	ldr	w9, [sp, #40]
  40c9d4:	mov	w10, #0x0                   	// #0
  40c9d8:	cmp	w8, w9
  40c9dc:	str	w10, [sp, #4]
  40c9e0:	b.le	40c9f8 <feof@plt+0xab48>
  40c9e4:	ldr	w8, [sp, #40]
  40c9e8:	ldr	w9, [sp, #44]
  40c9ec:	cmp	w8, w9
  40c9f0:	cset	w8, gt
  40c9f4:	str	w8, [sp, #4]
  40c9f8:	ldr	w8, [sp, #4]
  40c9fc:	tbnz	w8, #0, 40ca04 <feof@plt+0xab54>
  40ca00:	b	40cc0c <feof@plt+0xad5c>
  40ca04:	ldr	w8, [sp, #36]
  40ca08:	ldr	w9, [sp, #40]
  40ca0c:	subs	w8, w8, w9
  40ca10:	ldr	w9, [sp, #40]
  40ca14:	ldr	w10, [sp, #44]
  40ca18:	subs	w9, w9, w10
  40ca1c:	cmp	w8, w9
  40ca20:	b.le	40cb28 <feof@plt+0xac78>
  40ca24:	ldr	w8, [sp, #40]
  40ca28:	ldr	w9, [sp, #44]
  40ca2c:	subs	w8, w8, w9
  40ca30:	str	w8, [sp, #20]
  40ca34:	str	wzr, [sp, #16]
  40ca38:	ldr	w8, [sp, #16]
  40ca3c:	ldr	w9, [sp, #20]
  40ca40:	cmp	w8, w9
  40ca44:	b.ge	40cb14 <feof@plt+0xac64>  // b.tcont
  40ca48:	ldr	x8, [sp, #56]
  40ca4c:	ldr	w9, [sp, #44]
  40ca50:	ldr	w10, [sp, #16]
  40ca54:	add	w9, w9, w10
  40ca58:	mov	w0, w9
  40ca5c:	sxtw	x11, w0
  40ca60:	mov	x12, #0x8                   	// #8
  40ca64:	mul	x11, x12, x11
  40ca68:	add	x8, x8, x11
  40ca6c:	ldr	x8, [x8]
  40ca70:	str	x8, [sp, #24]
  40ca74:	ldr	x8, [sp, #56]
  40ca78:	ldr	w9, [sp, #36]
  40ca7c:	ldr	w10, [sp, #40]
  40ca80:	ldr	w13, [sp, #44]
  40ca84:	subs	w10, w10, w13
  40ca88:	subs	w9, w9, w10
  40ca8c:	ldr	w10, [sp, #16]
  40ca90:	add	w9, w9, w10
  40ca94:	mov	w0, w9
  40ca98:	sxtw	x11, w0
  40ca9c:	mul	x11, x12, x11
  40caa0:	add	x8, x8, x11
  40caa4:	ldr	x8, [x8]
  40caa8:	ldr	x11, [sp, #56]
  40caac:	ldr	w9, [sp, #44]
  40cab0:	ldr	w10, [sp, #16]
  40cab4:	add	w9, w9, w10
  40cab8:	mov	w0, w9
  40cabc:	sxtw	x14, w0
  40cac0:	mul	x14, x12, x14
  40cac4:	add	x11, x11, x14
  40cac8:	str	x8, [x11]
  40cacc:	ldr	x8, [sp, #24]
  40cad0:	ldr	x11, [sp, #56]
  40cad4:	ldr	w9, [sp, #36]
  40cad8:	ldr	w10, [sp, #40]
  40cadc:	ldr	w13, [sp, #44]
  40cae0:	subs	w10, w10, w13
  40cae4:	subs	w9, w9, w10
  40cae8:	ldr	w10, [sp, #16]
  40caec:	add	w9, w9, w10
  40caf0:	mov	w0, w9
  40caf4:	sxtw	x14, w0
  40caf8:	mul	x12, x12, x14
  40cafc:	add	x11, x11, x12
  40cb00:	str	x8, [x11]
  40cb04:	ldr	w8, [sp, #16]
  40cb08:	add	w8, w8, #0x1
  40cb0c:	str	w8, [sp, #16]
  40cb10:	b	40ca38 <feof@plt+0xab88>
  40cb14:	ldr	w8, [sp, #20]
  40cb18:	ldr	w9, [sp, #36]
  40cb1c:	subs	w8, w9, w8
  40cb20:	str	w8, [sp, #36]
  40cb24:	b	40cc08 <feof@plt+0xad58>
  40cb28:	ldr	w8, [sp, #36]
  40cb2c:	ldr	w9, [sp, #40]
  40cb30:	subs	w8, w8, w9
  40cb34:	str	w8, [sp, #12]
  40cb38:	str	wzr, [sp, #8]
  40cb3c:	ldr	w8, [sp, #8]
  40cb40:	ldr	w9, [sp, #12]
  40cb44:	cmp	w8, w9
  40cb48:	b.ge	40cbf8 <feof@plt+0xad48>  // b.tcont
  40cb4c:	ldr	x8, [sp, #56]
  40cb50:	ldr	w9, [sp, #44]
  40cb54:	ldr	w10, [sp, #8]
  40cb58:	add	w9, w9, w10
  40cb5c:	mov	w0, w9
  40cb60:	sxtw	x11, w0
  40cb64:	mov	x12, #0x8                   	// #8
  40cb68:	mul	x11, x12, x11
  40cb6c:	add	x8, x8, x11
  40cb70:	ldr	x8, [x8]
  40cb74:	str	x8, [sp, #24]
  40cb78:	ldr	x8, [sp, #56]
  40cb7c:	ldr	w9, [sp, #40]
  40cb80:	ldr	w10, [sp, #8]
  40cb84:	add	w9, w9, w10
  40cb88:	mov	w0, w9
  40cb8c:	sxtw	x11, w0
  40cb90:	mul	x11, x12, x11
  40cb94:	add	x8, x8, x11
  40cb98:	ldr	x8, [x8]
  40cb9c:	ldr	x11, [sp, #56]
  40cba0:	ldr	w9, [sp, #44]
  40cba4:	ldr	w10, [sp, #8]
  40cba8:	add	w9, w9, w10
  40cbac:	mov	w0, w9
  40cbb0:	sxtw	x13, w0
  40cbb4:	mul	x13, x12, x13
  40cbb8:	add	x11, x11, x13
  40cbbc:	str	x8, [x11]
  40cbc0:	ldr	x8, [sp, #24]
  40cbc4:	ldr	x11, [sp, #56]
  40cbc8:	ldr	w9, [sp, #40]
  40cbcc:	ldr	w10, [sp, #8]
  40cbd0:	add	w9, w9, w10
  40cbd4:	mov	w0, w9
  40cbd8:	sxtw	x13, w0
  40cbdc:	mul	x12, x12, x13
  40cbe0:	add	x11, x11, x12
  40cbe4:	str	x8, [x11]
  40cbe8:	ldr	w8, [sp, #8]
  40cbec:	add	w8, w8, #0x1
  40cbf0:	str	w8, [sp, #8]
  40cbf4:	b	40cb3c <feof@plt+0xac8c>
  40cbf8:	ldr	w8, [sp, #12]
  40cbfc:	ldr	w9, [sp, #44]
  40cc00:	add	w8, w9, w8
  40cc04:	str	w8, [sp, #44]
  40cc08:	b	40c9cc <feof@plt+0xab1c>
  40cc0c:	ldr	x8, [sp, #48]
  40cc10:	ldr	w9, [x8]
  40cc14:	ldr	x8, [sp, #48]
  40cc18:	ldr	w10, [x8, #52]
  40cc1c:	subs	w9, w9, w10
  40cc20:	ldr	x8, [sp, #48]
  40cc24:	ldr	w10, [x8, #48]
  40cc28:	add	w9, w10, w9
  40cc2c:	str	w9, [x8, #48]
  40cc30:	ldr	x8, [sp, #48]
  40cc34:	ldr	w9, [x8]
  40cc38:	ldr	x8, [sp, #48]
  40cc3c:	str	w9, [x8, #52]
  40cc40:	add	sp, sp, #0x40
  40cc44:	ret
  40cc48:	sub	sp, sp, #0x70
  40cc4c:	stp	x29, x30, [sp, #96]
  40cc50:	add	x29, sp, #0x60
  40cc54:	adrp	x8, 427000 <_Znam@GLIBCXX_3.4>
  40cc58:	add	x8, x8, #0x35c
  40cc5c:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  40cc60:	add	x9, x9, #0x100
  40cc64:	adrp	x10, 427000 <_Znam@GLIBCXX_3.4>
  40cc68:	add	x10, x10, #0x360
  40cc6c:	adrp	x11, 42b000 <stderr@@GLIBC_2.17+0x2070>
  40cc70:	add	x11, x11, #0xd0
  40cc74:	adrp	x12, 427000 <_Znam@GLIBCXX_3.4>
  40cc78:	add	x12, x12, #0x364
  40cc7c:	stur	w0, [x29, #-4]
  40cc80:	stur	x1, [x29, #-16]
  40cc84:	stur	x2, [x29, #-24]
  40cc88:	stur	x3, [x29, #-32]
  40cc8c:	stur	x4, [x29, #-40]
  40cc90:	stur	w5, [x29, #-44]
  40cc94:	str	w6, [sp, #48]
  40cc98:	ldr	w13, [x8]
  40cc9c:	str	w13, [x9]
  40cca0:	ldr	w13, [x10]
  40cca4:	str	w13, [x9, #4]
  40cca8:	ldur	w0, [x29, #-4]
  40ccac:	ldur	x1, [x29, #-16]
  40ccb0:	ldur	x2, [x29, #-24]
  40ccb4:	ldur	x3, [x29, #-32]
  40ccb8:	ldur	x4, [x29, #-40]
  40ccbc:	ldur	w5, [x29, #-44]
  40ccc0:	ldr	w6, [sp, #48]
  40ccc4:	mov	x7, x9
  40ccc8:	str	x8, [sp, #32]
  40cccc:	str	x9, [sp, #24]
  40ccd0:	str	x11, [sp, #16]
  40ccd4:	str	x12, [sp, #8]
  40ccd8:	bl	40b6c4 <feof@plt+0x9814>
  40ccdc:	str	w0, [sp, #44]
  40cce0:	ldr	x8, [sp, #24]
  40cce4:	ldr	w13, [x8]
  40cce8:	ldr	x9, [sp, #32]
  40ccec:	str	w13, [x9]
  40ccf0:	ldr	x10, [x8, #16]
  40ccf4:	ldr	x11, [sp, #16]
  40ccf8:	str	x10, [x11]
  40ccfc:	ldr	w13, [x8, #8]
  40cd00:	ldr	x10, [sp, #8]
  40cd04:	str	w13, [x10]
  40cd08:	ldr	w0, [sp, #44]
  40cd0c:	ldp	x29, x30, [sp, #96]
  40cd10:	add	sp, sp, #0x70
  40cd14:	ret
  40cd18:	sub	sp, sp, #0x30
  40cd1c:	stp	x29, x30, [sp, #32]
  40cd20:	add	x29, sp, #0x20
  40cd24:	mov	x8, xzr
  40cd28:	mov	x3, x8
  40cd2c:	mov	w9, wzr
  40cd30:	mov	w6, #0x1                   	// #1
  40cd34:	stur	w0, [x29, #-4]
  40cd38:	str	x1, [sp, #16]
  40cd3c:	str	x2, [sp, #8]
  40cd40:	ldur	w0, [x29, #-4]
  40cd44:	ldr	x1, [sp, #16]
  40cd48:	ldr	x2, [sp, #8]
  40cd4c:	mov	x4, x8
  40cd50:	mov	w5, w9
  40cd54:	bl	40cc48 <feof@plt+0xad98>
  40cd58:	ldp	x29, x30, [sp, #32]
  40cd5c:	add	sp, sp, #0x30
  40cd60:	ret
  40cd64:	sub	sp, sp, #0x40
  40cd68:	stp	x29, x30, [sp, #48]
  40cd6c:	add	x29, sp, #0x30
  40cd70:	mov	w8, wzr
  40cd74:	stur	w0, [x29, #-4]
  40cd78:	stur	x1, [x29, #-16]
  40cd7c:	str	x2, [sp, #24]
  40cd80:	str	x3, [sp, #16]
  40cd84:	str	x4, [sp, #8]
  40cd88:	ldur	w0, [x29, #-4]
  40cd8c:	ldur	x1, [x29, #-16]
  40cd90:	ldr	x2, [sp, #24]
  40cd94:	ldr	x3, [sp, #16]
  40cd98:	ldr	x4, [sp, #8]
  40cd9c:	mov	w5, w8
  40cda0:	mov	w6, w8
  40cda4:	bl	40cc48 <feof@plt+0xad98>
  40cda8:	ldp	x29, x30, [sp, #48]
  40cdac:	add	sp, sp, #0x40
  40cdb0:	ret
  40cdb4:	sub	sp, sp, #0x40
  40cdb8:	stp	x29, x30, [sp, #48]
  40cdbc:	add	x29, sp, #0x30
  40cdc0:	mov	w8, wzr
  40cdc4:	stur	w0, [x29, #-4]
  40cdc8:	stur	x1, [x29, #-16]
  40cdcc:	str	x2, [sp, #24]
  40cdd0:	str	x3, [sp, #16]
  40cdd4:	str	x4, [sp, #8]
  40cdd8:	str	x5, [sp]
  40cddc:	ldur	w0, [x29, #-4]
  40cde0:	ldur	x1, [x29, #-16]
  40cde4:	ldr	x2, [sp, #24]
  40cde8:	ldr	x3, [sp, #16]
  40cdec:	ldr	x4, [sp, #8]
  40cdf0:	ldr	x7, [sp]
  40cdf4:	mov	w5, w8
  40cdf8:	mov	w6, w8
  40cdfc:	bl	40b6c4 <feof@plt+0x9814>
  40ce00:	ldp	x29, x30, [sp, #48]
  40ce04:	add	sp, sp, #0x40
  40ce08:	ret
  40ce0c:	sub	sp, sp, #0x40
  40ce10:	stp	x29, x30, [sp, #48]
  40ce14:	add	x29, sp, #0x30
  40ce18:	mov	w5, #0x1                   	// #1
  40ce1c:	mov	w8, wzr
  40ce20:	stur	w0, [x29, #-4]
  40ce24:	stur	x1, [x29, #-16]
  40ce28:	str	x2, [sp, #24]
  40ce2c:	str	x3, [sp, #16]
  40ce30:	str	x4, [sp, #8]
  40ce34:	ldur	w0, [x29, #-4]
  40ce38:	ldur	x1, [x29, #-16]
  40ce3c:	ldr	x2, [sp, #24]
  40ce40:	ldr	x3, [sp, #16]
  40ce44:	ldr	x4, [sp, #8]
  40ce48:	mov	w6, w8
  40ce4c:	bl	40cc48 <feof@plt+0xad98>
  40ce50:	ldp	x29, x30, [sp, #48]
  40ce54:	add	sp, sp, #0x40
  40ce58:	ret
  40ce5c:	sub	sp, sp, #0x40
  40ce60:	stp	x29, x30, [sp, #48]
  40ce64:	add	x29, sp, #0x30
  40ce68:	mov	w8, #0x1                   	// #1
  40ce6c:	mov	w9, wzr
  40ce70:	stur	w0, [x29, #-4]
  40ce74:	stur	x1, [x29, #-16]
  40ce78:	str	x2, [sp, #24]
  40ce7c:	str	x3, [sp, #16]
  40ce80:	str	x4, [sp, #8]
  40ce84:	str	x5, [sp]
  40ce88:	ldur	w0, [x29, #-4]
  40ce8c:	ldur	x1, [x29, #-16]
  40ce90:	ldr	x2, [sp, #24]
  40ce94:	ldr	x3, [sp, #16]
  40ce98:	ldr	x4, [sp, #8]
  40ce9c:	ldr	x7, [sp]
  40cea0:	mov	w5, w8
  40cea4:	mov	w6, w9
  40cea8:	bl	40b6c4 <feof@plt+0x9814>
  40ceac:	ldp	x29, x30, [sp, #48]
  40ceb0:	add	sp, sp, #0x40
  40ceb4:	ret
  40ceb8:	sub	sp, sp, #0x10
  40cebc:	mov	x8, xzr
  40cec0:	str	x0, [sp, #8]
  40cec4:	ldr	x9, [sp, #8]
  40cec8:	str	x8, [x9]
  40cecc:	str	x8, [x9, #8]
  40ced0:	add	sp, sp, #0x10
  40ced4:	ret
  40ced8:	sub	sp, sp, #0x50
  40cedc:	stp	x29, x30, [sp, #64]
  40cee0:	add	x29, sp, #0x40
  40cee4:	mov	w8, #0x11                  	// #17
  40cee8:	mov	x9, #0x110                 	// #272
  40ceec:	stur	x0, [x29, #-8]
  40cef0:	ldur	x10, [x29, #-8]
  40cef4:	str	w8, [x10, #8]
  40cef8:	mov	x0, x9
  40cefc:	str	x10, [sp, #32]
  40cf00:	bl	4019e0 <_Znam@plt>
  40cf04:	add	x9, x0, #0x110
  40cf08:	mov	x10, x0
  40cf0c:	str	x0, [sp, #24]
  40cf10:	str	x9, [sp, #16]
  40cf14:	str	x10, [sp, #8]
  40cf18:	ldr	x8, [sp, #8]
  40cf1c:	mov	x0, x8
  40cf20:	adrp	x9, 40c000 <feof@plt+0xa150>
  40cf24:	add	x9, x9, #0xeb8
  40cf28:	str	x8, [sp]
  40cf2c:	blr	x9
  40cf30:	b	40cf34 <feof@plt+0xb084>
  40cf34:	ldr	x8, [sp]
  40cf38:	add	x9, x8, #0x10
  40cf3c:	ldr	x10, [sp, #16]
  40cf40:	cmp	x9, x10
  40cf44:	str	x9, [sp, #8]
  40cf48:	b.ne	40cf18 <feof@plt+0xb068>  // b.any
  40cf4c:	ldr	x8, [sp, #24]
  40cf50:	ldr	x9, [sp, #32]
  40cf54:	str	x8, [x9]
  40cf58:	str	wzr, [x9, #12]
  40cf5c:	ldp	x29, x30, [sp, #64]
  40cf60:	add	sp, sp, #0x50
  40cf64:	ret
  40cf68:	stur	x0, [x29, #-16]
  40cf6c:	stur	w1, [x29, #-20]
  40cf70:	ldr	x0, [sp, #24]
  40cf74:	bl	401cf0 <_ZdaPv@plt>
  40cf78:	ldur	x0, [x29, #-16]
  40cf7c:	bl	401e60 <_Unwind_Resume@plt>
  40cf80:	sub	sp, sp, #0x30
  40cf84:	stp	x29, x30, [sp, #32]
  40cf88:	add	x29, sp, #0x20
  40cf8c:	stur	x0, [x29, #-8]
  40cf90:	ldur	x8, [x29, #-8]
  40cf94:	stur	wzr, [x29, #-12]
  40cf98:	str	x8, [sp, #8]
  40cf9c:	ldur	w8, [x29, #-12]
  40cfa0:	ldr	x9, [sp, #8]
  40cfa4:	ldr	w10, [x9, #8]
  40cfa8:	cmp	w8, w10
  40cfac:	b.cs	40cfe4 <feof@plt+0xb134>  // b.hs, b.nlast
  40cfb0:	ldr	x8, [sp, #8]
  40cfb4:	ldr	x9, [x8]
  40cfb8:	ldur	w10, [x29, #-12]
  40cfbc:	mov	w11, w10
  40cfc0:	mov	x12, #0x10                  	// #16
  40cfc4:	mul	x11, x12, x11
  40cfc8:	add	x9, x9, x11
  40cfcc:	ldr	x0, [x9]
  40cfd0:	bl	401b20 <free@plt>
  40cfd4:	ldur	w8, [x29, #-12]
  40cfd8:	add	w8, w8, #0x1
  40cfdc:	stur	w8, [x29, #-12]
  40cfe0:	b	40cf9c <feof@plt+0xb0ec>
  40cfe4:	ldr	x8, [sp, #8]
  40cfe8:	ldr	x9, [x8]
  40cfec:	str	x9, [sp]
  40cff0:	cbz	x9, 40cffc <feof@plt+0xb14c>
  40cff4:	ldr	x0, [sp]
  40cff8:	bl	401cf0 <_ZdaPv@plt>
  40cffc:	ldp	x29, x30, [sp, #32]
  40d000:	add	sp, sp, #0x30
  40d004:	ret
  40d008:	sub	sp, sp, #0xc0
  40d00c:	stp	x29, x30, [sp, #176]
  40d010:	add	x29, sp, #0xb0
  40d014:	mov	w8, #0x1f                  	// #31
  40d018:	adrp	x9, 413000 <_ZdlPvm@@Base+0x3c9c>
  40d01c:	add	x9, x9, #0x6ca
  40d020:	stur	x0, [x29, #-16]
  40d024:	stur	x1, [x29, #-24]
  40d028:	stur	x2, [x29, #-32]
  40d02c:	ldur	x10, [x29, #-16]
  40d030:	ldur	x11, [x29, #-24]
  40d034:	cmp	x11, #0x0
  40d038:	cset	w12, ne  // ne = any
  40d03c:	and	w0, w12, #0x1
  40d040:	mov	w1, w8
  40d044:	mov	x2, x9
  40d048:	str	x10, [sp, #72]
  40d04c:	bl	4069c8 <feof@plt+0x4b18>
  40d050:	ldur	x0, [x29, #-24]
  40d054:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40d058:	stur	x0, [x29, #-40]
  40d05c:	ldur	x9, [x29, #-40]
  40d060:	ldr	x10, [sp, #72]
  40d064:	ldr	w8, [x10, #8]
  40d068:	mov	w11, w8
  40d06c:	udiv	x13, x9, x11
  40d070:	mul	x11, x13, x11
  40d074:	subs	x9, x9, x11
  40d078:	stur	w9, [x29, #-44]
  40d07c:	ldr	x8, [sp, #72]
  40d080:	ldr	x9, [x8]
  40d084:	ldur	w10, [x29, #-44]
  40d088:	mov	w11, w10
  40d08c:	mov	x12, #0x10                  	// #16
  40d090:	mul	x11, x12, x11
  40d094:	add	x9, x9, x11
  40d098:	ldr	x9, [x9]
  40d09c:	cbz	x9, 40d144 <feof@plt+0xb294>
  40d0a0:	ldr	x8, [sp, #72]
  40d0a4:	ldr	x9, [x8]
  40d0a8:	ldur	w10, [x29, #-44]
  40d0ac:	mov	w11, w10
  40d0b0:	mov	x12, #0x10                  	// #16
  40d0b4:	mul	x11, x12, x11
  40d0b8:	add	x9, x9, x11
  40d0bc:	ldr	x0, [x9]
  40d0c0:	ldur	x1, [x29, #-24]
  40d0c4:	bl	401d90 <strcmp@plt>
  40d0c8:	cbnz	w0, 40d110 <feof@plt+0xb260>
  40d0cc:	ldur	x8, [x29, #-32]
  40d0d0:	ldr	x9, [sp, #72]
  40d0d4:	ldr	x10, [x9]
  40d0d8:	ldur	w11, [x29, #-44]
  40d0dc:	mov	w12, w11
  40d0e0:	mov	x13, #0x10                  	// #16
  40d0e4:	mul	x12, x13, x12
  40d0e8:	add	x10, x10, x12
  40d0ec:	str	x8, [x10, #8]
  40d0f0:	ldr	x8, [x9]
  40d0f4:	ldur	w11, [x29, #-44]
  40d0f8:	mov	w10, w11
  40d0fc:	mul	x10, x13, x10
  40d100:	add	x8, x8, x10
  40d104:	ldr	x8, [x8]
  40d108:	stur	x8, [x29, #-8]
  40d10c:	b	40d4c8 <feof@plt+0xb618>
  40d110:	ldur	w8, [x29, #-44]
  40d114:	cbnz	w8, 40d12c <feof@plt+0xb27c>
  40d118:	ldr	x8, [sp, #72]
  40d11c:	ldr	w9, [x8, #8]
  40d120:	subs	w9, w9, #0x1
  40d124:	str	w9, [sp, #68]
  40d128:	b	40d138 <feof@plt+0xb288>
  40d12c:	ldur	w8, [x29, #-44]
  40d130:	subs	w8, w8, #0x1
  40d134:	str	w8, [sp, #68]
  40d138:	ldr	w8, [sp, #68]
  40d13c:	stur	w8, [x29, #-44]
  40d140:	b	40d07c <feof@plt+0xb1cc>
  40d144:	ldur	x8, [x29, #-32]
  40d148:	cbnz	x8, 40d158 <feof@plt+0xb2a8>
  40d14c:	mov	x8, xzr
  40d150:	stur	x8, [x29, #-8]
  40d154:	b	40d4c8 <feof@plt+0xb618>
  40d158:	ldr	x8, [sp, #72]
  40d15c:	ldr	w9, [x8, #12]
  40d160:	mov	w10, #0x4                   	// #4
  40d164:	mul	w9, w9, w10
  40d168:	ldr	w10, [x8, #8]
  40d16c:	mov	w11, #0x1                   	// #1
  40d170:	mul	w10, w10, w11
  40d174:	cmp	w9, w10
  40d178:	b.cc	40d454 <feof@plt+0xb5a4>  // b.lo, b.ul, b.last
  40d17c:	ldr	x8, [sp, #72]
  40d180:	ldr	x9, [x8]
  40d184:	stur	x9, [x29, #-56]
  40d188:	ldr	w10, [x8, #8]
  40d18c:	stur	w10, [x29, #-60]
  40d190:	ldr	w0, [x8, #8]
  40d194:	bl	40f7c8 <_ZdlPvm@@Base+0x464>
  40d198:	ldr	x8, [sp, #72]
  40d19c:	str	w0, [x8, #8]
  40d1a0:	ldr	w10, [x8, #8]
  40d1a4:	mov	w9, w10
  40d1a8:	mov	x11, #0x10                  	// #16
  40d1ac:	mul	x12, x9, x11
  40d1b0:	umulh	x11, x9, x11
  40d1b4:	mov	x13, #0xffffffffffffffff    	// #-1
  40d1b8:	cmp	x11, #0x0
  40d1bc:	csel	x0, x13, x12, ne  // ne = any
  40d1c0:	str	x9, [sp, #56]
  40d1c4:	bl	4019e0 <_Znam@plt>
  40d1c8:	ldr	x8, [sp, #56]
  40d1cc:	str	x0, [sp, #48]
  40d1d0:	cbz	x8, 40d224 <feof@plt+0xb374>
  40d1d4:	mov	x8, #0x10                  	// #16
  40d1d8:	ldr	x9, [sp, #56]
  40d1dc:	mul	x8, x8, x9
  40d1e0:	ldr	x10, [sp, #48]
  40d1e4:	add	x8, x10, x8
  40d1e8:	str	x8, [sp, #40]
  40d1ec:	str	x10, [sp, #32]
  40d1f0:	ldr	x8, [sp, #32]
  40d1f4:	mov	x0, x8
  40d1f8:	adrp	x9, 40c000 <feof@plt+0xa150>
  40d1fc:	add	x9, x9, #0xeb8
  40d200:	str	x8, [sp, #24]
  40d204:	blr	x9
  40d208:	b	40d20c <feof@plt+0xb35c>
  40d20c:	ldr	x8, [sp, #24]
  40d210:	add	x9, x8, #0x10
  40d214:	ldr	x10, [sp, #40]
  40d218:	cmp	x9, x10
  40d21c:	str	x9, [sp, #32]
  40d220:	b.ne	40d1f0 <feof@plt+0xb340>  // b.any
  40d224:	ldr	x8, [sp, #48]
  40d228:	ldr	x9, [sp, #72]
  40d22c:	str	x8, [x9]
  40d230:	stur	wzr, [x29, #-80]
  40d234:	ldur	w8, [x29, #-80]
  40d238:	ldur	w9, [x29, #-60]
  40d23c:	cmp	w8, w9
  40d240:	b.cs	40d3c8 <feof@plt+0xb518>  // b.hs, b.nlast
  40d244:	ldur	x8, [x29, #-56]
  40d248:	ldur	w9, [x29, #-80]
  40d24c:	mov	w10, w9
  40d250:	mov	x11, #0x10                  	// #16
  40d254:	mul	x10, x11, x10
  40d258:	add	x8, x8, x10
  40d25c:	ldr	x8, [x8]
  40d260:	cbz	x8, 40d3b8 <feof@plt+0xb508>
  40d264:	ldur	x8, [x29, #-56]
  40d268:	ldur	w9, [x29, #-80]
  40d26c:	mov	w10, w9
  40d270:	mov	x11, #0x10                  	// #16
  40d274:	mul	x10, x11, x10
  40d278:	add	x8, x8, x10
  40d27c:	ldr	x8, [x8, #8]
  40d280:	cbnz	x8, 40d2bc <feof@plt+0xb40c>
  40d284:	ldur	x8, [x29, #-56]
  40d288:	ldur	w9, [x29, #-80]
  40d28c:	mov	w10, w9
  40d290:	mov	x11, #0x10                  	// #16
  40d294:	mul	x10, x11, x10
  40d298:	add	x8, x8, x10
  40d29c:	ldr	x0, [x8]
  40d2a0:	bl	401b20 <free@plt>
  40d2a4:	b	40d3b8 <feof@plt+0xb508>
  40d2a8:	stur	x0, [x29, #-72]
  40d2ac:	stur	w1, [x29, #-76]
  40d2b0:	ldr	x0, [sp, #48]
  40d2b4:	bl	401cf0 <_ZdaPv@plt>
  40d2b8:	b	40d4d8 <feof@plt+0xb628>
  40d2bc:	ldur	x8, [x29, #-56]
  40d2c0:	ldur	w9, [x29, #-80]
  40d2c4:	mov	w10, w9
  40d2c8:	mov	x11, #0x10                  	// #16
  40d2cc:	mul	x10, x11, x10
  40d2d0:	add	x8, x8, x10
  40d2d4:	ldr	x0, [x8]
  40d2d8:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40d2dc:	ldr	x8, [sp, #72]
  40d2e0:	ldr	w9, [x8, #8]
  40d2e4:	mov	w10, w9
  40d2e8:	udiv	x11, x0, x10
  40d2ec:	mul	x10, x11, x10
  40d2f0:	subs	x10, x0, x10
  40d2f4:	stur	w10, [x29, #-84]
  40d2f8:	ldr	x8, [sp, #72]
  40d2fc:	ldr	x9, [x8]
  40d300:	ldur	w10, [x29, #-84]
  40d304:	mov	w11, w10
  40d308:	mov	x12, #0x10                  	// #16
  40d30c:	mul	x11, x12, x11
  40d310:	add	x9, x9, x11
  40d314:	ldr	x9, [x9]
  40d318:	cbz	x9, 40d350 <feof@plt+0xb4a0>
  40d31c:	ldur	w8, [x29, #-84]
  40d320:	cbnz	w8, 40d338 <feof@plt+0xb488>
  40d324:	ldr	x8, [sp, #72]
  40d328:	ldr	w9, [x8, #8]
  40d32c:	subs	w9, w9, #0x1
  40d330:	str	w9, [sp, #20]
  40d334:	b	40d344 <feof@plt+0xb494>
  40d338:	ldur	w8, [x29, #-84]
  40d33c:	subs	w8, w8, #0x1
  40d340:	str	w8, [sp, #20]
  40d344:	ldr	w8, [sp, #20]
  40d348:	stur	w8, [x29, #-84]
  40d34c:	b	40d2f8 <feof@plt+0xb448>
  40d350:	ldur	x8, [x29, #-56]
  40d354:	ldur	w9, [x29, #-80]
  40d358:	mov	w10, w9
  40d35c:	mov	x11, #0x10                  	// #16
  40d360:	mul	x10, x11, x10
  40d364:	add	x8, x8, x10
  40d368:	ldr	x8, [x8]
  40d36c:	ldr	x10, [sp, #72]
  40d370:	ldr	x12, [x10]
  40d374:	ldur	w9, [x29, #-84]
  40d378:	mov	w13, w9
  40d37c:	mul	x13, x11, x13
  40d380:	add	x12, x12, x13
  40d384:	str	x8, [x12]
  40d388:	ldur	x8, [x29, #-56]
  40d38c:	ldur	w9, [x29, #-80]
  40d390:	mov	w12, w9
  40d394:	mul	x12, x11, x12
  40d398:	add	x8, x8, x12
  40d39c:	ldr	x8, [x8, #8]
  40d3a0:	ldr	x12, [x10]
  40d3a4:	ldur	w9, [x29, #-84]
  40d3a8:	mov	w13, w9
  40d3ac:	mul	x11, x11, x13
  40d3b0:	add	x11, x12, x11
  40d3b4:	str	x8, [x11, #8]
  40d3b8:	ldur	w8, [x29, #-80]
  40d3bc:	add	w8, w8, #0x1
  40d3c0:	stur	w8, [x29, #-80]
  40d3c4:	b	40d234 <feof@plt+0xb384>
  40d3c8:	ldur	x8, [x29, #-40]
  40d3cc:	ldr	x9, [sp, #72]
  40d3d0:	ldr	w10, [x9, #8]
  40d3d4:	mov	w11, w10
  40d3d8:	udiv	x12, x8, x11
  40d3dc:	mul	x11, x12, x11
  40d3e0:	subs	x8, x8, x11
  40d3e4:	stur	w8, [x29, #-44]
  40d3e8:	ldr	x8, [sp, #72]
  40d3ec:	ldr	x9, [x8]
  40d3f0:	ldur	w10, [x29, #-44]
  40d3f4:	mov	w11, w10
  40d3f8:	mov	x12, #0x10                  	// #16
  40d3fc:	mul	x11, x12, x11
  40d400:	add	x9, x9, x11
  40d404:	ldr	x9, [x9]
  40d408:	cbz	x9, 40d440 <feof@plt+0xb590>
  40d40c:	ldur	w8, [x29, #-44]
  40d410:	cbnz	w8, 40d428 <feof@plt+0xb578>
  40d414:	ldr	x8, [sp, #72]
  40d418:	ldr	w9, [x8, #8]
  40d41c:	subs	w9, w9, #0x1
  40d420:	str	w9, [sp, #16]
  40d424:	b	40d434 <feof@plt+0xb584>
  40d428:	ldur	w8, [x29, #-44]
  40d42c:	subs	w8, w8, #0x1
  40d430:	str	w8, [sp, #16]
  40d434:	ldr	w8, [sp, #16]
  40d438:	stur	w8, [x29, #-44]
  40d43c:	b	40d3e8 <feof@plt+0xb538>
  40d440:	ldur	x8, [x29, #-56]
  40d444:	str	x8, [sp, #8]
  40d448:	cbz	x8, 40d454 <feof@plt+0xb5a4>
  40d44c:	ldr	x0, [sp, #8]
  40d450:	bl	401cf0 <_ZdaPv@plt>
  40d454:	ldur	x0, [x29, #-24]
  40d458:	bl	401a80 <strlen@plt>
  40d45c:	add	x0, x0, #0x1
  40d460:	bl	401dd0 <malloc@plt>
  40d464:	str	x0, [sp, #80]
  40d468:	ldr	x0, [sp, #80]
  40d46c:	ldur	x1, [x29, #-24]
  40d470:	bl	401b90 <strcpy@plt>
  40d474:	ldr	x8, [sp, #80]
  40d478:	ldr	x9, [sp, #72]
  40d47c:	ldr	x10, [x9]
  40d480:	ldur	w11, [x29, #-44]
  40d484:	mov	w12, w11
  40d488:	mov	x13, #0x10                  	// #16
  40d48c:	mul	x12, x13, x12
  40d490:	add	x10, x10, x12
  40d494:	str	x8, [x10]
  40d498:	ldur	x8, [x29, #-32]
  40d49c:	ldr	x10, [x9]
  40d4a0:	ldur	w11, [x29, #-44]
  40d4a4:	mov	w12, w11
  40d4a8:	mul	x12, x13, x12
  40d4ac:	add	x10, x10, x12
  40d4b0:	str	x8, [x10, #8]
  40d4b4:	ldr	w11, [x9, #12]
  40d4b8:	add	w11, w11, #0x1
  40d4bc:	str	w11, [x9, #12]
  40d4c0:	ldr	x8, [sp, #80]
  40d4c4:	stur	x8, [x29, #-8]
  40d4c8:	ldur	x0, [x29, #-8]
  40d4cc:	ldp	x29, x30, [sp, #176]
  40d4d0:	add	sp, sp, #0xc0
  40d4d4:	ret
  40d4d8:	ldur	x0, [x29, #-72]
  40d4dc:	bl	401e60 <_Unwind_Resume@plt>
  40d4e0:	sub	sp, sp, #0x40
  40d4e4:	stp	x29, x30, [sp, #48]
  40d4e8:	add	x29, sp, #0x30
  40d4ec:	mov	w8, #0x1f                  	// #31
  40d4f0:	adrp	x2, 413000 <_ZdlPvm@@Base+0x3c9c>
  40d4f4:	add	x2, x2, #0x6ca
  40d4f8:	stur	x0, [x29, #-16]
  40d4fc:	str	x1, [sp, #24]
  40d500:	ldur	x9, [x29, #-16]
  40d504:	ldr	x10, [sp, #24]
  40d508:	cmp	x10, #0x0
  40d50c:	cset	w11, ne  // ne = any
  40d510:	and	w0, w11, #0x1
  40d514:	mov	w1, w8
  40d518:	str	x9, [sp, #8]
  40d51c:	bl	4069c8 <feof@plt+0x4b18>
  40d520:	ldr	x0, [sp, #24]
  40d524:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40d528:	ldr	x9, [sp, #8]
  40d52c:	ldr	w8, [x9, #8]
  40d530:	mov	w10, w8
  40d534:	udiv	x12, x0, x10
  40d538:	mul	x10, x12, x10
  40d53c:	subs	x10, x0, x10
  40d540:	str	w10, [sp, #20]
  40d544:	ldr	x8, [sp, #8]
  40d548:	ldr	x9, [x8]
  40d54c:	ldr	w10, [sp, #20]
  40d550:	mov	w11, w10
  40d554:	mov	x12, #0x10                  	// #16
  40d558:	mul	x11, x12, x11
  40d55c:	add	x9, x9, x11
  40d560:	ldr	x9, [x9]
  40d564:	cbz	x9, 40d5f0 <feof@plt+0xb740>
  40d568:	ldr	x8, [sp, #8]
  40d56c:	ldr	x9, [x8]
  40d570:	ldr	w10, [sp, #20]
  40d574:	mov	w11, w10
  40d578:	mov	x12, #0x10                  	// #16
  40d57c:	mul	x11, x12, x11
  40d580:	add	x9, x9, x11
  40d584:	ldr	x0, [x9]
  40d588:	ldr	x1, [sp, #24]
  40d58c:	bl	401d90 <strcmp@plt>
  40d590:	cbnz	w0, 40d5bc <feof@plt+0xb70c>
  40d594:	ldr	x8, [sp, #8]
  40d598:	ldr	x9, [x8]
  40d59c:	ldr	w10, [sp, #20]
  40d5a0:	mov	w11, w10
  40d5a4:	mov	x12, #0x10                  	// #16
  40d5a8:	mul	x11, x12, x11
  40d5ac:	add	x9, x9, x11
  40d5b0:	ldr	x9, [x9, #8]
  40d5b4:	stur	x9, [x29, #-8]
  40d5b8:	b	40d5f8 <feof@plt+0xb748>
  40d5bc:	ldr	w8, [sp, #20]
  40d5c0:	cbnz	w8, 40d5d8 <feof@plt+0xb728>
  40d5c4:	ldr	x8, [sp, #8]
  40d5c8:	ldr	w9, [x8, #8]
  40d5cc:	subs	w9, w9, #0x1
  40d5d0:	str	w9, [sp, #4]
  40d5d4:	b	40d5e4 <feof@plt+0xb734>
  40d5d8:	ldr	w8, [sp, #20]
  40d5dc:	subs	w8, w8, #0x1
  40d5e0:	str	w8, [sp, #4]
  40d5e4:	ldr	w8, [sp, #4]
  40d5e8:	str	w8, [sp, #20]
  40d5ec:	b	40d544 <feof@plt+0xb694>
  40d5f0:	mov	x8, xzr
  40d5f4:	stur	x8, [x29, #-8]
  40d5f8:	ldur	x0, [x29, #-8]
  40d5fc:	ldp	x29, x30, [sp, #48]
  40d600:	add	sp, sp, #0x40
  40d604:	ret
  40d608:	sub	sp, sp, #0x50
  40d60c:	stp	x29, x30, [sp, #64]
  40d610:	add	x29, sp, #0x40
  40d614:	mov	w8, #0x1f                  	// #31
  40d618:	adrp	x2, 413000 <_ZdlPvm@@Base+0x3c9c>
  40d61c:	add	x2, x2, #0x6ca
  40d620:	stur	x0, [x29, #-16]
  40d624:	stur	x1, [x29, #-24]
  40d628:	ldur	x9, [x29, #-16]
  40d62c:	ldur	x10, [x29, #-24]
  40d630:	ldr	x10, [x10]
  40d634:	str	x10, [sp, #32]
  40d638:	ldr	x10, [sp, #32]
  40d63c:	cmp	x10, #0x0
  40d640:	cset	w11, ne  // ne = any
  40d644:	and	w0, w11, #0x1
  40d648:	mov	w1, w8
  40d64c:	str	x9, [sp, #16]
  40d650:	bl	4069c8 <feof@plt+0x4b18>
  40d654:	ldr	x0, [sp, #32]
  40d658:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40d65c:	ldr	x9, [sp, #16]
  40d660:	ldr	w8, [x9, #8]
  40d664:	mov	w10, w8
  40d668:	udiv	x12, x0, x10
  40d66c:	mul	x10, x12, x10
  40d670:	subs	x10, x0, x10
  40d674:	str	w10, [sp, #28]
  40d678:	ldr	x8, [sp, #16]
  40d67c:	ldr	x9, [x8]
  40d680:	ldr	w10, [sp, #28]
  40d684:	mov	w11, w10
  40d688:	mov	x12, #0x10                  	// #16
  40d68c:	mul	x11, x12, x11
  40d690:	add	x9, x9, x11
  40d694:	ldr	x9, [x9]
  40d698:	cbz	x9, 40d744 <feof@plt+0xb894>
  40d69c:	ldr	x8, [sp, #16]
  40d6a0:	ldr	x9, [x8]
  40d6a4:	ldr	w10, [sp, #28]
  40d6a8:	mov	w11, w10
  40d6ac:	mov	x12, #0x10                  	// #16
  40d6b0:	mul	x11, x12, x11
  40d6b4:	add	x9, x9, x11
  40d6b8:	ldr	x0, [x9]
  40d6bc:	ldr	x1, [sp, #32]
  40d6c0:	bl	401d90 <strcmp@plt>
  40d6c4:	cbnz	w0, 40d710 <feof@plt+0xb860>
  40d6c8:	ldr	x8, [sp, #16]
  40d6cc:	ldr	x9, [x8]
  40d6d0:	ldr	w10, [sp, #28]
  40d6d4:	mov	w11, w10
  40d6d8:	mov	x12, #0x10                  	// #16
  40d6dc:	mul	x11, x12, x11
  40d6e0:	add	x9, x9, x11
  40d6e4:	ldr	x9, [x9]
  40d6e8:	ldur	x11, [x29, #-24]
  40d6ec:	str	x9, [x11]
  40d6f0:	ldr	x9, [x8]
  40d6f4:	ldr	w10, [sp, #28]
  40d6f8:	mov	w11, w10
  40d6fc:	mul	x11, x12, x11
  40d700:	add	x9, x9, x11
  40d704:	ldr	x9, [x9, #8]
  40d708:	stur	x9, [x29, #-8]
  40d70c:	b	40d74c <feof@plt+0xb89c>
  40d710:	ldr	w8, [sp, #28]
  40d714:	cbnz	w8, 40d72c <feof@plt+0xb87c>
  40d718:	ldr	x8, [sp, #16]
  40d71c:	ldr	w9, [x8, #8]
  40d720:	subs	w9, w9, #0x1
  40d724:	str	w9, [sp, #12]
  40d728:	b	40d738 <feof@plt+0xb888>
  40d72c:	ldr	w8, [sp, #28]
  40d730:	subs	w8, w8, #0x1
  40d734:	str	w8, [sp, #12]
  40d738:	ldr	w8, [sp, #12]
  40d73c:	str	w8, [sp, #28]
  40d740:	b	40d678 <feof@plt+0xb7c8>
  40d744:	mov	x8, xzr
  40d748:	stur	x8, [x29, #-8]
  40d74c:	ldur	x0, [x29, #-8]
  40d750:	ldp	x29, x30, [sp, #64]
  40d754:	add	sp, sp, #0x50
  40d758:	ret
  40d75c:	sub	sp, sp, #0x10
  40d760:	str	x0, [sp, #8]
  40d764:	str	x1, [sp]
  40d768:	ldr	x8, [sp, #8]
  40d76c:	ldr	x9, [sp]
  40d770:	str	x9, [x8]
  40d774:	str	wzr, [x8, #8]
  40d778:	add	sp, sp, #0x10
  40d77c:	ret
  40d780:	sub	sp, sp, #0x40
  40d784:	str	x0, [sp, #48]
  40d788:	str	x1, [sp, #40]
  40d78c:	str	x2, [sp, #32]
  40d790:	ldr	x8, [sp, #48]
  40d794:	ldr	x9, [x8]
  40d798:	ldr	w10, [x9, #8]
  40d79c:	str	w10, [sp, #28]
  40d7a0:	ldr	x9, [x8]
  40d7a4:	ldr	x9, [x9]
  40d7a8:	str	x9, [sp, #16]
  40d7ac:	str	x8, [sp, #8]
  40d7b0:	ldr	x8, [sp, #8]
  40d7b4:	ldr	w9, [x8, #8]
  40d7b8:	ldr	w10, [sp, #28]
  40d7bc:	cmp	w9, w10
  40d7c0:	b.cs	40d85c <feof@plt+0xb9ac>  // b.hs, b.nlast
  40d7c4:	ldr	x8, [sp, #16]
  40d7c8:	ldr	x9, [sp, #8]
  40d7cc:	ldr	w10, [x9, #8]
  40d7d0:	mov	w11, w10
  40d7d4:	mov	x12, #0x10                  	// #16
  40d7d8:	mul	x11, x12, x11
  40d7dc:	add	x8, x8, x11
  40d7e0:	ldr	x8, [x8]
  40d7e4:	cbz	x8, 40d848 <feof@plt+0xb998>
  40d7e8:	ldr	x8, [sp, #16]
  40d7ec:	ldr	x9, [sp, #8]
  40d7f0:	ldr	w10, [x9, #8]
  40d7f4:	mov	w11, w10
  40d7f8:	mov	x12, #0x10                  	// #16
  40d7fc:	mul	x11, x12, x11
  40d800:	add	x8, x8, x11
  40d804:	ldr	x8, [x8]
  40d808:	ldr	x11, [sp, #40]
  40d80c:	str	x8, [x11]
  40d810:	ldr	x8, [sp, #16]
  40d814:	ldr	w10, [x9, #8]
  40d818:	mov	w11, w10
  40d81c:	mul	x11, x12, x11
  40d820:	add	x8, x8, x11
  40d824:	ldr	x8, [x8, #8]
  40d828:	ldr	x11, [sp, #32]
  40d82c:	str	x8, [x11]
  40d830:	ldr	w10, [x9, #8]
  40d834:	mov	w13, #0x1                   	// #1
  40d838:	add	w10, w10, #0x1
  40d83c:	str	w10, [x9, #8]
  40d840:	str	w13, [sp, #60]
  40d844:	b	40d860 <feof@plt+0xb9b0>
  40d848:	ldr	x8, [sp, #8]
  40d84c:	ldr	w9, [x8, #8]
  40d850:	add	w9, w9, #0x1
  40d854:	str	w9, [x8, #8]
  40d858:	b	40d7b0 <feof@plt+0xb900>
  40d85c:	str	wzr, [sp, #60]
  40d860:	ldr	w0, [sp, #60]
  40d864:	add	sp, sp, #0x40
  40d868:	ret
  40d86c:	sub	sp, sp, #0x30
  40d870:	stp	x29, x30, [sp, #32]
  40d874:	add	x29, sp, #0x20
  40d878:	stur	x0, [x29, #-8]
  40d87c:	stur	wzr, [x29, #-12]
  40d880:	ldur	w8, [x29, #-12]
  40d884:	mov	w9, w8
  40d888:	cmp	x9, #0x1b0
  40d88c:	b.cs	40d8f8 <feof@plt+0xba48>  // b.hs, b.nlast
  40d890:	mov	x0, #0x8                   	// #8
  40d894:	bl	4019e0 <_Znam@plt>
  40d898:	str	x0, [sp, #8]
  40d89c:	ldur	w8, [x29, #-12]
  40d8a0:	mov	w9, w8
  40d8a4:	mov	x10, #0x10                  	// #16
  40d8a8:	mul	x9, x10, x9
  40d8ac:	adrp	x11, 427000 <_Znam@GLIBCXX_3.4>
  40d8b0:	add	x11, x11, #0x368
  40d8b4:	add	x9, x11, x9
  40d8b8:	ldr	x9, [x9, #8]
  40d8bc:	ldr	x12, [sp, #8]
  40d8c0:	str	x9, [x12]
  40d8c4:	ldur	w8, [x29, #-12]
  40d8c8:	mov	w9, w8
  40d8cc:	mul	x9, x10, x9
  40d8d0:	add	x9, x11, x9
  40d8d4:	ldr	x1, [x9]
  40d8d8:	ldr	x2, [sp, #8]
  40d8dc:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  40d8e0:	add	x0, x0, #0x138
  40d8e4:	bl	40d008 <feof@plt+0xb158>
  40d8e8:	ldur	w8, [x29, #-12]
  40d8ec:	add	w8, w8, #0x1
  40d8f0:	stur	w8, [x29, #-12]
  40d8f4:	b	40d880 <feof@plt+0xb9d0>
  40d8f8:	ldp	x29, x30, [sp, #32]
  40d8fc:	add	sp, sp, #0x30
  40d900:	ret
  40d904:	sub	sp, sp, #0x30
  40d908:	stp	x29, x30, [sp, #32]
  40d90c:	add	x29, sp, #0x20
  40d910:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40d914:	add	x8, x8, #0x138
  40d918:	stur	x0, [x29, #-8]
  40d91c:	ldur	x1, [x29, #-8]
  40d920:	mov	x0, x8
  40d924:	bl	40d4e0 <feof@plt+0xb630>
  40d928:	str	x0, [sp, #16]
  40d92c:	ldr	x8, [sp, #16]
  40d930:	cbz	x8, 40d944 <feof@plt+0xba94>
  40d934:	ldr	x8, [sp, #16]
  40d938:	ldr	x8, [x8]
  40d93c:	str	x8, [sp, #8]
  40d940:	b	40d94c <feof@plt+0xba9c>
  40d944:	mov	x8, xzr
  40d948:	str	x8, [sp, #8]
  40d94c:	ldr	x8, [sp, #8]
  40d950:	mov	x0, x8
  40d954:	ldp	x29, x30, [sp, #32]
  40d958:	add	sp, sp, #0x30
  40d95c:	ret
  40d960:	sub	sp, sp, #0x20
  40d964:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40d968:	add	x8, x8, #0x149
  40d96c:	add	x8, x8, #0x14
  40d970:	str	w0, [sp, #20]
  40d974:	str	x8, [sp, #8]
  40d978:	ldr	w9, [sp, #20]
  40d97c:	cmp	w9, #0x0
  40d980:	cset	w9, lt  // lt = tstop
  40d984:	tbnz	w9, #0, 40d9d4 <feof@plt+0xbb24>
  40d988:	ldr	w8, [sp, #20]
  40d98c:	mov	w9, #0xa                   	// #10
  40d990:	sdiv	w10, w8, w9
  40d994:	mul	w10, w10, w9
  40d998:	subs	w8, w8, w10
  40d99c:	add	w8, w8, #0x30
  40d9a0:	ldr	x11, [sp, #8]
  40d9a4:	mov	x12, #0xffffffffffffffff    	// #-1
  40d9a8:	add	x11, x11, x12
  40d9ac:	str	x11, [sp, #8]
  40d9b0:	strb	w8, [x11]
  40d9b4:	ldr	w8, [sp, #20]
  40d9b8:	sdiv	w8, w8, w9
  40d9bc:	str	w8, [sp, #20]
  40d9c0:	ldr	w8, [sp, #20]
  40d9c4:	cbnz	w8, 40d988 <feof@plt+0xbad8>
  40d9c8:	ldr	x8, [sp, #8]
  40d9cc:	str	x8, [sp, #24]
  40d9d0:	b	40da38 <feof@plt+0xbb88>
  40d9d4:	ldr	w8, [sp, #20]
  40d9d8:	mov	w9, #0xa                   	// #10
  40d9dc:	sdiv	w10, w8, w9
  40d9e0:	mul	w10, w10, w9
  40d9e4:	subs	w8, w8, w10
  40d9e8:	mov	w10, #0x30                  	// #48
  40d9ec:	subs	w8, w10, w8
  40d9f0:	ldr	x11, [sp, #8]
  40d9f4:	mov	x12, #0xffffffffffffffff    	// #-1
  40d9f8:	add	x11, x11, x12
  40d9fc:	str	x11, [sp, #8]
  40da00:	strb	w8, [x11]
  40da04:	ldr	w8, [sp, #20]
  40da08:	sdiv	w8, w8, w9
  40da0c:	str	w8, [sp, #20]
  40da10:	ldr	w8, [sp, #20]
  40da14:	cbnz	w8, 40d9d4 <feof@plt+0xbb24>
  40da18:	ldr	x8, [sp, #8]
  40da1c:	mov	x9, #0xffffffffffffffff    	// #-1
  40da20:	add	x8, x8, x9
  40da24:	str	x8, [sp, #8]
  40da28:	mov	w10, #0x2d                  	// #45
  40da2c:	strb	w10, [x8]
  40da30:	ldr	x8, [sp, #8]
  40da34:	str	x8, [sp, #24]
  40da38:	ldr	x0, [sp, #24]
  40da3c:	add	sp, sp, #0x20
  40da40:	ret
  40da44:	sub	sp, sp, #0x10
  40da48:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40da4c:	add	x8, x8, #0x15e
  40da50:	add	x8, x8, #0x14
  40da54:	str	w0, [sp, #12]
  40da58:	str	x8, [sp]
  40da5c:	ldr	w8, [sp, #12]
  40da60:	mov	w9, #0xa                   	// #10
  40da64:	udiv	w10, w8, w9
  40da68:	mul	w10, w10, w9
  40da6c:	subs	w8, w8, w10
  40da70:	add	w8, w8, #0x30
  40da74:	ldr	x11, [sp]
  40da78:	mov	x12, #0xffffffffffffffff    	// #-1
  40da7c:	add	x11, x11, x12
  40da80:	str	x11, [sp]
  40da84:	strb	w8, [x11]
  40da88:	ldr	w8, [sp, #12]
  40da8c:	udiv	w8, w8, w9
  40da90:	str	w8, [sp, #12]
  40da94:	ldr	w8, [sp, #12]
  40da98:	cbnz	w8, 40da5c <feof@plt+0xbbac>
  40da9c:	ldr	x0, [sp]
  40daa0:	add	sp, sp, #0x10
  40daa4:	ret
  40daa8:	sub	sp, sp, #0x10
  40daac:	mov	x8, xzr
  40dab0:	str	x0, [sp, #8]
  40dab4:	ldr	x9, [sp, #8]
  40dab8:	str	x8, [x9]
  40dabc:	str	x8, [x9, #8]
  40dac0:	add	sp, sp, #0x10
  40dac4:	ret
  40dac8:	sub	sp, sp, #0x50
  40dacc:	stp	x29, x30, [sp, #64]
  40dad0:	add	x29, sp, #0x40
  40dad4:	mov	w8, #0x11                  	// #17
  40dad8:	mov	x9, #0x110                 	// #272
  40dadc:	stur	x0, [x29, #-8]
  40dae0:	ldur	x10, [x29, #-8]
  40dae4:	str	w8, [x10, #8]
  40dae8:	mov	x0, x9
  40daec:	str	x10, [sp, #32]
  40daf0:	bl	4019e0 <_Znam@plt>
  40daf4:	add	x9, x0, #0x110
  40daf8:	mov	x10, x0
  40dafc:	str	x0, [sp, #24]
  40db00:	str	x9, [sp, #16]
  40db04:	str	x10, [sp, #8]
  40db08:	ldr	x8, [sp, #8]
  40db0c:	mov	x0, x8
  40db10:	adrp	x9, 40d000 <feof@plt+0xb150>
  40db14:	add	x9, x9, #0xaa8
  40db18:	str	x8, [sp]
  40db1c:	blr	x9
  40db20:	b	40db24 <feof@plt+0xbc74>
  40db24:	ldr	x8, [sp]
  40db28:	add	x9, x8, #0x10
  40db2c:	ldr	x10, [sp, #16]
  40db30:	cmp	x9, x10
  40db34:	str	x9, [sp, #8]
  40db38:	b.ne	40db08 <feof@plt+0xbc58>  // b.any
  40db3c:	ldr	x8, [sp, #24]
  40db40:	ldr	x9, [sp, #32]
  40db44:	str	x8, [x9]
  40db48:	str	wzr, [x9, #12]
  40db4c:	ldp	x29, x30, [sp, #64]
  40db50:	add	sp, sp, #0x50
  40db54:	ret
  40db58:	stur	x0, [x29, #-16]
  40db5c:	stur	w1, [x29, #-20]
  40db60:	ldr	x0, [sp, #24]
  40db64:	bl	401cf0 <_ZdaPv@plt>
  40db68:	ldur	x0, [x29, #-16]
  40db6c:	bl	401e60 <_Unwind_Resume@plt>
  40db70:	sub	sp, sp, #0x30
  40db74:	stp	x29, x30, [sp, #32]
  40db78:	add	x29, sp, #0x20
  40db7c:	stur	x0, [x29, #-8]
  40db80:	ldur	x8, [x29, #-8]
  40db84:	stur	wzr, [x29, #-12]
  40db88:	str	x8, [sp, #8]
  40db8c:	ldur	w8, [x29, #-12]
  40db90:	ldr	x9, [sp, #8]
  40db94:	ldr	w10, [x9, #8]
  40db98:	cmp	w8, w10
  40db9c:	b.cs	40dbd4 <feof@plt+0xbd24>  // b.hs, b.nlast
  40dba0:	ldr	x8, [sp, #8]
  40dba4:	ldr	x9, [x8]
  40dba8:	ldur	w10, [x29, #-12]
  40dbac:	mov	w11, w10
  40dbb0:	mov	x12, #0x10                  	// #16
  40dbb4:	mul	x11, x12, x11
  40dbb8:	add	x9, x9, x11
  40dbbc:	ldr	x0, [x9]
  40dbc0:	bl	401b20 <free@plt>
  40dbc4:	ldur	w8, [x29, #-12]
  40dbc8:	add	w8, w8, #0x1
  40dbcc:	stur	w8, [x29, #-12]
  40dbd0:	b	40db8c <feof@plt+0xbcdc>
  40dbd4:	ldr	x8, [sp, #8]
  40dbd8:	ldr	x9, [x8]
  40dbdc:	str	x9, [sp]
  40dbe0:	cbz	x9, 40dbec <feof@plt+0xbd3c>
  40dbe4:	ldr	x0, [sp]
  40dbe8:	bl	401cf0 <_ZdaPv@plt>
  40dbec:	ldp	x29, x30, [sp, #32]
  40dbf0:	add	sp, sp, #0x30
  40dbf4:	ret
  40dbf8:	sub	sp, sp, #0xc0
  40dbfc:	stp	x29, x30, [sp, #176]
  40dc00:	add	x29, sp, #0xb0
  40dc04:	mov	w8, #0x28                  	// #40
  40dc08:	adrp	x9, 414000 <_ZdlPvm@@Base+0x4c9c>
  40dc0c:	add	x9, x9, #0x337
  40dc10:	stur	x0, [x29, #-16]
  40dc14:	stur	x1, [x29, #-24]
  40dc18:	stur	x2, [x29, #-32]
  40dc1c:	ldur	x10, [x29, #-16]
  40dc20:	ldur	x11, [x29, #-24]
  40dc24:	cmp	x11, #0x0
  40dc28:	cset	w12, ne  // ne = any
  40dc2c:	and	w0, w12, #0x1
  40dc30:	mov	w1, w8
  40dc34:	mov	x2, x9
  40dc38:	str	x10, [sp, #72]
  40dc3c:	bl	4069c8 <feof@plt+0x4b18>
  40dc40:	ldur	x0, [x29, #-24]
  40dc44:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40dc48:	stur	x0, [x29, #-40]
  40dc4c:	ldur	x9, [x29, #-40]
  40dc50:	ldr	x10, [sp, #72]
  40dc54:	ldr	w8, [x10, #8]
  40dc58:	mov	w11, w8
  40dc5c:	udiv	x13, x9, x11
  40dc60:	mul	x11, x13, x11
  40dc64:	subs	x9, x9, x11
  40dc68:	stur	w9, [x29, #-44]
  40dc6c:	ldr	x8, [sp, #72]
  40dc70:	ldr	x9, [x8]
  40dc74:	ldur	w10, [x29, #-44]
  40dc78:	mov	w11, w10
  40dc7c:	mov	x12, #0x10                  	// #16
  40dc80:	mul	x11, x12, x11
  40dc84:	add	x9, x9, x11
  40dc88:	ldr	x9, [x9]
  40dc8c:	cbz	x9, 40dd34 <feof@plt+0xbe84>
  40dc90:	ldr	x8, [sp, #72]
  40dc94:	ldr	x9, [x8]
  40dc98:	ldur	w10, [x29, #-44]
  40dc9c:	mov	w11, w10
  40dca0:	mov	x12, #0x10                  	// #16
  40dca4:	mul	x11, x12, x11
  40dca8:	add	x9, x9, x11
  40dcac:	ldr	x0, [x9]
  40dcb0:	ldur	x1, [x29, #-24]
  40dcb4:	bl	401d90 <strcmp@plt>
  40dcb8:	cbnz	w0, 40dd00 <feof@plt+0xbe50>
  40dcbc:	ldur	x8, [x29, #-32]
  40dcc0:	ldr	x9, [sp, #72]
  40dcc4:	ldr	x10, [x9]
  40dcc8:	ldur	w11, [x29, #-44]
  40dccc:	mov	w12, w11
  40dcd0:	mov	x13, #0x10                  	// #16
  40dcd4:	mul	x12, x13, x12
  40dcd8:	add	x10, x10, x12
  40dcdc:	str	x8, [x10, #8]
  40dce0:	ldr	x8, [x9]
  40dce4:	ldur	w11, [x29, #-44]
  40dce8:	mov	w10, w11
  40dcec:	mul	x10, x13, x10
  40dcf0:	add	x8, x8, x10
  40dcf4:	ldr	x8, [x8]
  40dcf8:	stur	x8, [x29, #-8]
  40dcfc:	b	40e0b8 <feof@plt+0xc208>
  40dd00:	ldur	w8, [x29, #-44]
  40dd04:	cbnz	w8, 40dd1c <feof@plt+0xbe6c>
  40dd08:	ldr	x8, [sp, #72]
  40dd0c:	ldr	w9, [x8, #8]
  40dd10:	subs	w9, w9, #0x1
  40dd14:	str	w9, [sp, #68]
  40dd18:	b	40dd28 <feof@plt+0xbe78>
  40dd1c:	ldur	w8, [x29, #-44]
  40dd20:	subs	w8, w8, #0x1
  40dd24:	str	w8, [sp, #68]
  40dd28:	ldr	w8, [sp, #68]
  40dd2c:	stur	w8, [x29, #-44]
  40dd30:	b	40dc6c <feof@plt+0xbdbc>
  40dd34:	ldur	x8, [x29, #-32]
  40dd38:	cbnz	x8, 40dd48 <feof@plt+0xbe98>
  40dd3c:	mov	x8, xzr
  40dd40:	stur	x8, [x29, #-8]
  40dd44:	b	40e0b8 <feof@plt+0xc208>
  40dd48:	ldr	x8, [sp, #72]
  40dd4c:	ldr	w9, [x8, #12]
  40dd50:	mov	w10, #0x4                   	// #4
  40dd54:	mul	w9, w9, w10
  40dd58:	ldr	w10, [x8, #8]
  40dd5c:	mov	w11, #0x1                   	// #1
  40dd60:	mul	w10, w10, w11
  40dd64:	cmp	w9, w10
  40dd68:	b.cc	40e044 <feof@plt+0xc194>  // b.lo, b.ul, b.last
  40dd6c:	ldr	x8, [sp, #72]
  40dd70:	ldr	x9, [x8]
  40dd74:	stur	x9, [x29, #-56]
  40dd78:	ldr	w10, [x8, #8]
  40dd7c:	stur	w10, [x29, #-60]
  40dd80:	ldr	w0, [x8, #8]
  40dd84:	bl	40f7c8 <_ZdlPvm@@Base+0x464>
  40dd88:	ldr	x8, [sp, #72]
  40dd8c:	str	w0, [x8, #8]
  40dd90:	ldr	w10, [x8, #8]
  40dd94:	mov	w9, w10
  40dd98:	mov	x11, #0x10                  	// #16
  40dd9c:	mul	x12, x9, x11
  40dda0:	umulh	x11, x9, x11
  40dda4:	mov	x13, #0xffffffffffffffff    	// #-1
  40dda8:	cmp	x11, #0x0
  40ddac:	csel	x0, x13, x12, ne  // ne = any
  40ddb0:	str	x9, [sp, #56]
  40ddb4:	bl	4019e0 <_Znam@plt>
  40ddb8:	ldr	x8, [sp, #56]
  40ddbc:	str	x0, [sp, #48]
  40ddc0:	cbz	x8, 40de14 <feof@plt+0xbf64>
  40ddc4:	mov	x8, #0x10                  	// #16
  40ddc8:	ldr	x9, [sp, #56]
  40ddcc:	mul	x8, x8, x9
  40ddd0:	ldr	x10, [sp, #48]
  40ddd4:	add	x8, x10, x8
  40ddd8:	str	x8, [sp, #40]
  40dddc:	str	x10, [sp, #32]
  40dde0:	ldr	x8, [sp, #32]
  40dde4:	mov	x0, x8
  40dde8:	adrp	x9, 40d000 <feof@plt+0xb150>
  40ddec:	add	x9, x9, #0xaa8
  40ddf0:	str	x8, [sp, #24]
  40ddf4:	blr	x9
  40ddf8:	b	40ddfc <feof@plt+0xbf4c>
  40ddfc:	ldr	x8, [sp, #24]
  40de00:	add	x9, x8, #0x10
  40de04:	ldr	x10, [sp, #40]
  40de08:	cmp	x9, x10
  40de0c:	str	x9, [sp, #32]
  40de10:	b.ne	40dde0 <feof@plt+0xbf30>  // b.any
  40de14:	ldr	x8, [sp, #48]
  40de18:	ldr	x9, [sp, #72]
  40de1c:	str	x8, [x9]
  40de20:	stur	wzr, [x29, #-80]
  40de24:	ldur	w8, [x29, #-80]
  40de28:	ldur	w9, [x29, #-60]
  40de2c:	cmp	w8, w9
  40de30:	b.cs	40dfb8 <feof@plt+0xc108>  // b.hs, b.nlast
  40de34:	ldur	x8, [x29, #-56]
  40de38:	ldur	w9, [x29, #-80]
  40de3c:	mov	w10, w9
  40de40:	mov	x11, #0x10                  	// #16
  40de44:	mul	x10, x11, x10
  40de48:	add	x8, x8, x10
  40de4c:	ldr	x8, [x8]
  40de50:	cbz	x8, 40dfa8 <feof@plt+0xc0f8>
  40de54:	ldur	x8, [x29, #-56]
  40de58:	ldur	w9, [x29, #-80]
  40de5c:	mov	w10, w9
  40de60:	mov	x11, #0x10                  	// #16
  40de64:	mul	x10, x11, x10
  40de68:	add	x8, x8, x10
  40de6c:	ldr	x8, [x8, #8]
  40de70:	cbnz	x8, 40deac <feof@plt+0xbffc>
  40de74:	ldur	x8, [x29, #-56]
  40de78:	ldur	w9, [x29, #-80]
  40de7c:	mov	w10, w9
  40de80:	mov	x11, #0x10                  	// #16
  40de84:	mul	x10, x11, x10
  40de88:	add	x8, x8, x10
  40de8c:	ldr	x0, [x8]
  40de90:	bl	401b20 <free@plt>
  40de94:	b	40dfa8 <feof@plt+0xc0f8>
  40de98:	stur	x0, [x29, #-72]
  40de9c:	stur	w1, [x29, #-76]
  40dea0:	ldr	x0, [sp, #48]
  40dea4:	bl	401cf0 <_ZdaPv@plt>
  40dea8:	b	40e0c8 <feof@plt+0xc218>
  40deac:	ldur	x8, [x29, #-56]
  40deb0:	ldur	w9, [x29, #-80]
  40deb4:	mov	w10, w9
  40deb8:	mov	x11, #0x10                  	// #16
  40debc:	mul	x10, x11, x10
  40dec0:	add	x8, x8, x10
  40dec4:	ldr	x0, [x8]
  40dec8:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40decc:	ldr	x8, [sp, #72]
  40ded0:	ldr	w9, [x8, #8]
  40ded4:	mov	w10, w9
  40ded8:	udiv	x11, x0, x10
  40dedc:	mul	x10, x11, x10
  40dee0:	subs	x10, x0, x10
  40dee4:	stur	w10, [x29, #-84]
  40dee8:	ldr	x8, [sp, #72]
  40deec:	ldr	x9, [x8]
  40def0:	ldur	w10, [x29, #-84]
  40def4:	mov	w11, w10
  40def8:	mov	x12, #0x10                  	// #16
  40defc:	mul	x11, x12, x11
  40df00:	add	x9, x9, x11
  40df04:	ldr	x9, [x9]
  40df08:	cbz	x9, 40df40 <feof@plt+0xc090>
  40df0c:	ldur	w8, [x29, #-84]
  40df10:	cbnz	w8, 40df28 <feof@plt+0xc078>
  40df14:	ldr	x8, [sp, #72]
  40df18:	ldr	w9, [x8, #8]
  40df1c:	subs	w9, w9, #0x1
  40df20:	str	w9, [sp, #20]
  40df24:	b	40df34 <feof@plt+0xc084>
  40df28:	ldur	w8, [x29, #-84]
  40df2c:	subs	w8, w8, #0x1
  40df30:	str	w8, [sp, #20]
  40df34:	ldr	w8, [sp, #20]
  40df38:	stur	w8, [x29, #-84]
  40df3c:	b	40dee8 <feof@plt+0xc038>
  40df40:	ldur	x8, [x29, #-56]
  40df44:	ldur	w9, [x29, #-80]
  40df48:	mov	w10, w9
  40df4c:	mov	x11, #0x10                  	// #16
  40df50:	mul	x10, x11, x10
  40df54:	add	x8, x8, x10
  40df58:	ldr	x8, [x8]
  40df5c:	ldr	x10, [sp, #72]
  40df60:	ldr	x12, [x10]
  40df64:	ldur	w9, [x29, #-84]
  40df68:	mov	w13, w9
  40df6c:	mul	x13, x11, x13
  40df70:	add	x12, x12, x13
  40df74:	str	x8, [x12]
  40df78:	ldur	x8, [x29, #-56]
  40df7c:	ldur	w9, [x29, #-80]
  40df80:	mov	w12, w9
  40df84:	mul	x12, x11, x12
  40df88:	add	x8, x8, x12
  40df8c:	ldr	x8, [x8, #8]
  40df90:	ldr	x12, [x10]
  40df94:	ldur	w9, [x29, #-84]
  40df98:	mov	w13, w9
  40df9c:	mul	x11, x11, x13
  40dfa0:	add	x11, x12, x11
  40dfa4:	str	x8, [x11, #8]
  40dfa8:	ldur	w8, [x29, #-80]
  40dfac:	add	w8, w8, #0x1
  40dfb0:	stur	w8, [x29, #-80]
  40dfb4:	b	40de24 <feof@plt+0xbf74>
  40dfb8:	ldur	x8, [x29, #-40]
  40dfbc:	ldr	x9, [sp, #72]
  40dfc0:	ldr	w10, [x9, #8]
  40dfc4:	mov	w11, w10
  40dfc8:	udiv	x12, x8, x11
  40dfcc:	mul	x11, x12, x11
  40dfd0:	subs	x8, x8, x11
  40dfd4:	stur	w8, [x29, #-44]
  40dfd8:	ldr	x8, [sp, #72]
  40dfdc:	ldr	x9, [x8]
  40dfe0:	ldur	w10, [x29, #-44]
  40dfe4:	mov	w11, w10
  40dfe8:	mov	x12, #0x10                  	// #16
  40dfec:	mul	x11, x12, x11
  40dff0:	add	x9, x9, x11
  40dff4:	ldr	x9, [x9]
  40dff8:	cbz	x9, 40e030 <feof@plt+0xc180>
  40dffc:	ldur	w8, [x29, #-44]
  40e000:	cbnz	w8, 40e018 <feof@plt+0xc168>
  40e004:	ldr	x8, [sp, #72]
  40e008:	ldr	w9, [x8, #8]
  40e00c:	subs	w9, w9, #0x1
  40e010:	str	w9, [sp, #16]
  40e014:	b	40e024 <feof@plt+0xc174>
  40e018:	ldur	w8, [x29, #-44]
  40e01c:	subs	w8, w8, #0x1
  40e020:	str	w8, [sp, #16]
  40e024:	ldr	w8, [sp, #16]
  40e028:	stur	w8, [x29, #-44]
  40e02c:	b	40dfd8 <feof@plt+0xc128>
  40e030:	ldur	x8, [x29, #-56]
  40e034:	str	x8, [sp, #8]
  40e038:	cbz	x8, 40e044 <feof@plt+0xc194>
  40e03c:	ldr	x0, [sp, #8]
  40e040:	bl	401cf0 <_ZdaPv@plt>
  40e044:	ldur	x0, [x29, #-24]
  40e048:	bl	401a80 <strlen@plt>
  40e04c:	add	x0, x0, #0x1
  40e050:	bl	401dd0 <malloc@plt>
  40e054:	str	x0, [sp, #80]
  40e058:	ldr	x0, [sp, #80]
  40e05c:	ldur	x1, [x29, #-24]
  40e060:	bl	401b90 <strcpy@plt>
  40e064:	ldr	x8, [sp, #80]
  40e068:	ldr	x9, [sp, #72]
  40e06c:	ldr	x10, [x9]
  40e070:	ldur	w11, [x29, #-44]
  40e074:	mov	w12, w11
  40e078:	mov	x13, #0x10                  	// #16
  40e07c:	mul	x12, x13, x12
  40e080:	add	x10, x10, x12
  40e084:	str	x8, [x10]
  40e088:	ldur	x8, [x29, #-32]
  40e08c:	ldr	x10, [x9]
  40e090:	ldur	w11, [x29, #-44]
  40e094:	mov	w12, w11
  40e098:	mul	x12, x13, x12
  40e09c:	add	x10, x10, x12
  40e0a0:	str	x8, [x10, #8]
  40e0a4:	ldr	w11, [x9, #12]
  40e0a8:	add	w11, w11, #0x1
  40e0ac:	str	w11, [x9, #12]
  40e0b0:	ldr	x8, [sp, #80]
  40e0b4:	stur	x8, [x29, #-8]
  40e0b8:	ldur	x0, [x29, #-8]
  40e0bc:	ldp	x29, x30, [sp, #176]
  40e0c0:	add	sp, sp, #0xc0
  40e0c4:	ret
  40e0c8:	ldur	x0, [x29, #-72]
  40e0cc:	bl	401e60 <_Unwind_Resume@plt>
  40e0d0:	sub	sp, sp, #0x40
  40e0d4:	stp	x29, x30, [sp, #48]
  40e0d8:	add	x29, sp, #0x30
  40e0dc:	mov	w8, #0x28                  	// #40
  40e0e0:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  40e0e4:	add	x2, x2, #0x337
  40e0e8:	stur	x0, [x29, #-16]
  40e0ec:	str	x1, [sp, #24]
  40e0f0:	ldur	x9, [x29, #-16]
  40e0f4:	ldr	x10, [sp, #24]
  40e0f8:	cmp	x10, #0x0
  40e0fc:	cset	w11, ne  // ne = any
  40e100:	and	w0, w11, #0x1
  40e104:	mov	w1, w8
  40e108:	str	x9, [sp, #8]
  40e10c:	bl	4069c8 <feof@plt+0x4b18>
  40e110:	ldr	x0, [sp, #24]
  40e114:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40e118:	ldr	x9, [sp, #8]
  40e11c:	ldr	w8, [x9, #8]
  40e120:	mov	w10, w8
  40e124:	udiv	x12, x0, x10
  40e128:	mul	x10, x12, x10
  40e12c:	subs	x10, x0, x10
  40e130:	str	w10, [sp, #20]
  40e134:	ldr	x8, [sp, #8]
  40e138:	ldr	x9, [x8]
  40e13c:	ldr	w10, [sp, #20]
  40e140:	mov	w11, w10
  40e144:	mov	x12, #0x10                  	// #16
  40e148:	mul	x11, x12, x11
  40e14c:	add	x9, x9, x11
  40e150:	ldr	x9, [x9]
  40e154:	cbz	x9, 40e1e0 <feof@plt+0xc330>
  40e158:	ldr	x8, [sp, #8]
  40e15c:	ldr	x9, [x8]
  40e160:	ldr	w10, [sp, #20]
  40e164:	mov	w11, w10
  40e168:	mov	x12, #0x10                  	// #16
  40e16c:	mul	x11, x12, x11
  40e170:	add	x9, x9, x11
  40e174:	ldr	x0, [x9]
  40e178:	ldr	x1, [sp, #24]
  40e17c:	bl	401d90 <strcmp@plt>
  40e180:	cbnz	w0, 40e1ac <feof@plt+0xc2fc>
  40e184:	ldr	x8, [sp, #8]
  40e188:	ldr	x9, [x8]
  40e18c:	ldr	w10, [sp, #20]
  40e190:	mov	w11, w10
  40e194:	mov	x12, #0x10                  	// #16
  40e198:	mul	x11, x12, x11
  40e19c:	add	x9, x9, x11
  40e1a0:	ldr	x9, [x9, #8]
  40e1a4:	stur	x9, [x29, #-8]
  40e1a8:	b	40e1e8 <feof@plt+0xc338>
  40e1ac:	ldr	w8, [sp, #20]
  40e1b0:	cbnz	w8, 40e1c8 <feof@plt+0xc318>
  40e1b4:	ldr	x8, [sp, #8]
  40e1b8:	ldr	w9, [x8, #8]
  40e1bc:	subs	w9, w9, #0x1
  40e1c0:	str	w9, [sp, #4]
  40e1c4:	b	40e1d4 <feof@plt+0xc324>
  40e1c8:	ldr	w8, [sp, #20]
  40e1cc:	subs	w8, w8, #0x1
  40e1d0:	str	w8, [sp, #4]
  40e1d4:	ldr	w8, [sp, #4]
  40e1d8:	str	w8, [sp, #20]
  40e1dc:	b	40e134 <feof@plt+0xc284>
  40e1e0:	mov	x8, xzr
  40e1e4:	stur	x8, [x29, #-8]
  40e1e8:	ldur	x0, [x29, #-8]
  40e1ec:	ldp	x29, x30, [sp, #48]
  40e1f0:	add	sp, sp, #0x40
  40e1f4:	ret
  40e1f8:	sub	sp, sp, #0x50
  40e1fc:	stp	x29, x30, [sp, #64]
  40e200:	add	x29, sp, #0x40
  40e204:	mov	w8, #0x28                  	// #40
  40e208:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  40e20c:	add	x2, x2, #0x337
  40e210:	stur	x0, [x29, #-16]
  40e214:	stur	x1, [x29, #-24]
  40e218:	ldur	x9, [x29, #-16]
  40e21c:	ldur	x10, [x29, #-24]
  40e220:	ldr	x10, [x10]
  40e224:	str	x10, [sp, #32]
  40e228:	ldr	x10, [sp, #32]
  40e22c:	cmp	x10, #0x0
  40e230:	cset	w11, ne  // ne = any
  40e234:	and	w0, w11, #0x1
  40e238:	mov	w1, w8
  40e23c:	str	x9, [sp, #16]
  40e240:	bl	4069c8 <feof@plt+0x4b18>
  40e244:	ldr	x0, [sp, #32]
  40e248:	bl	40f718 <_ZdlPvm@@Base+0x3b4>
  40e24c:	ldr	x9, [sp, #16]
  40e250:	ldr	w8, [x9, #8]
  40e254:	mov	w10, w8
  40e258:	udiv	x12, x0, x10
  40e25c:	mul	x10, x12, x10
  40e260:	subs	x10, x0, x10
  40e264:	str	w10, [sp, #28]
  40e268:	ldr	x8, [sp, #16]
  40e26c:	ldr	x9, [x8]
  40e270:	ldr	w10, [sp, #28]
  40e274:	mov	w11, w10
  40e278:	mov	x12, #0x10                  	// #16
  40e27c:	mul	x11, x12, x11
  40e280:	add	x9, x9, x11
  40e284:	ldr	x9, [x9]
  40e288:	cbz	x9, 40e334 <feof@plt+0xc484>
  40e28c:	ldr	x8, [sp, #16]
  40e290:	ldr	x9, [x8]
  40e294:	ldr	w10, [sp, #28]
  40e298:	mov	w11, w10
  40e29c:	mov	x12, #0x10                  	// #16
  40e2a0:	mul	x11, x12, x11
  40e2a4:	add	x9, x9, x11
  40e2a8:	ldr	x0, [x9]
  40e2ac:	ldr	x1, [sp, #32]
  40e2b0:	bl	401d90 <strcmp@plt>
  40e2b4:	cbnz	w0, 40e300 <feof@plt+0xc450>
  40e2b8:	ldr	x8, [sp, #16]
  40e2bc:	ldr	x9, [x8]
  40e2c0:	ldr	w10, [sp, #28]
  40e2c4:	mov	w11, w10
  40e2c8:	mov	x12, #0x10                  	// #16
  40e2cc:	mul	x11, x12, x11
  40e2d0:	add	x9, x9, x11
  40e2d4:	ldr	x9, [x9]
  40e2d8:	ldur	x11, [x29, #-24]
  40e2dc:	str	x9, [x11]
  40e2e0:	ldr	x9, [x8]
  40e2e4:	ldr	w10, [sp, #28]
  40e2e8:	mov	w11, w10
  40e2ec:	mul	x11, x12, x11
  40e2f0:	add	x9, x9, x11
  40e2f4:	ldr	x9, [x9, #8]
  40e2f8:	stur	x9, [x29, #-8]
  40e2fc:	b	40e33c <feof@plt+0xc48c>
  40e300:	ldr	w8, [sp, #28]
  40e304:	cbnz	w8, 40e31c <feof@plt+0xc46c>
  40e308:	ldr	x8, [sp, #16]
  40e30c:	ldr	w9, [x8, #8]
  40e310:	subs	w9, w9, #0x1
  40e314:	str	w9, [sp, #12]
  40e318:	b	40e328 <feof@plt+0xc478>
  40e31c:	ldr	w8, [sp, #28]
  40e320:	subs	w8, w8, #0x1
  40e324:	str	w8, [sp, #12]
  40e328:	ldr	w8, [sp, #12]
  40e32c:	str	w8, [sp, #28]
  40e330:	b	40e268 <feof@plt+0xc3b8>
  40e334:	mov	x8, xzr
  40e338:	stur	x8, [x29, #-8]
  40e33c:	ldur	x0, [x29, #-8]
  40e340:	ldp	x29, x30, [sp, #64]
  40e344:	add	sp, sp, #0x50
  40e348:	ret
  40e34c:	sub	sp, sp, #0x10
  40e350:	str	x0, [sp, #8]
  40e354:	str	x1, [sp]
  40e358:	ldr	x8, [sp, #8]
  40e35c:	ldr	x9, [sp]
  40e360:	str	x9, [x8]
  40e364:	str	wzr, [x8, #8]
  40e368:	add	sp, sp, #0x10
  40e36c:	ret
  40e370:	sub	sp, sp, #0x40
  40e374:	str	x0, [sp, #48]
  40e378:	str	x1, [sp, #40]
  40e37c:	str	x2, [sp, #32]
  40e380:	ldr	x8, [sp, #48]
  40e384:	ldr	x9, [x8]
  40e388:	ldr	w10, [x9, #8]
  40e38c:	str	w10, [sp, #28]
  40e390:	ldr	x9, [x8]
  40e394:	ldr	x9, [x9]
  40e398:	str	x9, [sp, #16]
  40e39c:	str	x8, [sp, #8]
  40e3a0:	ldr	x8, [sp, #8]
  40e3a4:	ldr	w9, [x8, #8]
  40e3a8:	ldr	w10, [sp, #28]
  40e3ac:	cmp	w9, w10
  40e3b0:	b.cs	40e44c <feof@plt+0xc59c>  // b.hs, b.nlast
  40e3b4:	ldr	x8, [sp, #16]
  40e3b8:	ldr	x9, [sp, #8]
  40e3bc:	ldr	w10, [x9, #8]
  40e3c0:	mov	w11, w10
  40e3c4:	mov	x12, #0x10                  	// #16
  40e3c8:	mul	x11, x12, x11
  40e3cc:	add	x8, x8, x11
  40e3d0:	ldr	x8, [x8]
  40e3d4:	cbz	x8, 40e438 <feof@plt+0xc588>
  40e3d8:	ldr	x8, [sp, #16]
  40e3dc:	ldr	x9, [sp, #8]
  40e3e0:	ldr	w10, [x9, #8]
  40e3e4:	mov	w11, w10
  40e3e8:	mov	x12, #0x10                  	// #16
  40e3ec:	mul	x11, x12, x11
  40e3f0:	add	x8, x8, x11
  40e3f4:	ldr	x8, [x8]
  40e3f8:	ldr	x11, [sp, #40]
  40e3fc:	str	x8, [x11]
  40e400:	ldr	x8, [sp, #16]
  40e404:	ldr	w10, [x9, #8]
  40e408:	mov	w11, w10
  40e40c:	mul	x11, x12, x11
  40e410:	add	x8, x8, x11
  40e414:	ldr	x8, [x8, #8]
  40e418:	ldr	x11, [sp, #32]
  40e41c:	str	x8, [x11]
  40e420:	ldr	w10, [x9, #8]
  40e424:	mov	w13, #0x1                   	// #1
  40e428:	add	w10, w10, #0x1
  40e42c:	str	w10, [x9, #8]
  40e430:	str	w13, [sp, #60]
  40e434:	b	40e450 <feof@plt+0xc5a0>
  40e438:	ldr	x8, [sp, #8]
  40e43c:	ldr	w9, [x8, #8]
  40e440:	add	w9, w9, #0x1
  40e444:	str	w9, [x8, #8]
  40e448:	b	40e3a0 <feof@plt+0xc4f0>
  40e44c:	str	wzr, [sp, #60]
  40e450:	ldr	w0, [sp, #60]
  40e454:	add	sp, sp, #0x40
  40e458:	ret
  40e45c:	sub	sp, sp, #0x10
  40e460:	mov	w8, #0xffffffff            	// #-1
  40e464:	mov	x9, xzr
  40e468:	str	x0, [sp, #8]
  40e46c:	ldr	x10, [sp, #8]
  40e470:	str	w8, [x10]
  40e474:	str	x9, [x10, #8]
  40e478:	add	sp, sp, #0x10
  40e47c:	ret
  40e480:	sub	sp, sp, #0x50
  40e484:	stp	x29, x30, [sp, #64]
  40e488:	add	x29, sp, #0x40
  40e48c:	mov	w8, #0x11                  	// #17
  40e490:	mov	x9, #0x110                 	// #272
  40e494:	stur	x0, [x29, #-8]
  40e498:	ldur	x10, [x29, #-8]
  40e49c:	str	w8, [x10, #8]
  40e4a0:	mov	x0, x9
  40e4a4:	str	x10, [sp, #32]
  40e4a8:	bl	4019e0 <_Znam@plt>
  40e4ac:	add	x9, x0, #0x110
  40e4b0:	mov	x10, x0
  40e4b4:	str	x0, [sp, #24]
  40e4b8:	str	x9, [sp, #16]
  40e4bc:	str	x10, [sp, #8]
  40e4c0:	ldr	x8, [sp, #8]
  40e4c4:	mov	x0, x8
  40e4c8:	adrp	x9, 40e000 <feof@plt+0xc150>
  40e4cc:	add	x9, x9, #0x45c
  40e4d0:	str	x8, [sp]
  40e4d4:	blr	x9
  40e4d8:	b	40e4dc <feof@plt+0xc62c>
  40e4dc:	ldr	x8, [sp]
  40e4e0:	add	x9, x8, #0x10
  40e4e4:	ldr	x10, [sp, #16]
  40e4e8:	cmp	x9, x10
  40e4ec:	str	x9, [sp, #8]
  40e4f0:	b.ne	40e4c0 <feof@plt+0xc610>  // b.any
  40e4f4:	ldr	x8, [sp, #24]
  40e4f8:	ldr	x9, [sp, #32]
  40e4fc:	str	x8, [x9]
  40e500:	str	wzr, [x9, #12]
  40e504:	ldp	x29, x30, [sp, #64]
  40e508:	add	sp, sp, #0x50
  40e50c:	ret
  40e510:	stur	x0, [x29, #-16]
  40e514:	stur	w1, [x29, #-20]
  40e518:	ldr	x0, [sp, #24]
  40e51c:	bl	401cf0 <_ZdaPv@plt>
  40e520:	ldur	x0, [x29, #-16]
  40e524:	bl	401e60 <_Unwind_Resume@plt>
  40e528:	sub	sp, sp, #0x40
  40e52c:	stp	x29, x30, [sp, #48]
  40e530:	add	x29, sp, #0x30
  40e534:	stur	x0, [x29, #-8]
  40e538:	ldur	x8, [x29, #-8]
  40e53c:	stur	wzr, [x29, #-12]
  40e540:	str	x8, [sp, #24]
  40e544:	ldur	w8, [x29, #-12]
  40e548:	ldr	x9, [sp, #24]
  40e54c:	ldr	w10, [x9, #8]
  40e550:	cmp	w8, w10
  40e554:	b.cs	40e598 <feof@plt+0xc6e8>  // b.hs, b.nlast
  40e558:	ldr	x8, [sp, #24]
  40e55c:	ldr	x9, [x8]
  40e560:	ldur	w10, [x29, #-12]
  40e564:	mov	w11, w10
  40e568:	mov	x12, #0x10                  	// #16
  40e56c:	mul	x11, x12, x11
  40e570:	add	x9, x9, x11
  40e574:	ldr	x9, [x9, #8]
  40e578:	str	x9, [sp, #16]
  40e57c:	cbz	x9, 40e588 <feof@plt+0xc6d8>
  40e580:	ldr	x0, [sp, #16]
  40e584:	bl	401cf0 <_ZdaPv@plt>
  40e588:	ldur	w8, [x29, #-12]
  40e58c:	add	w8, w8, #0x1
  40e590:	stur	w8, [x29, #-12]
  40e594:	b	40e544 <feof@plt+0xc694>
  40e598:	ldr	x8, [sp, #24]
  40e59c:	ldr	x9, [x8]
  40e5a0:	str	x9, [sp, #8]
  40e5a4:	cbz	x9, 40e5b0 <feof@plt+0xc700>
  40e5a8:	ldr	x0, [sp, #8]
  40e5ac:	bl	401cf0 <_ZdaPv@plt>
  40e5b0:	ldp	x29, x30, [sp, #48]
  40e5b4:	add	sp, sp, #0x40
  40e5b8:	ret
  40e5bc:	sub	sp, sp, #0xb0
  40e5c0:	stp	x29, x30, [sp, #160]
  40e5c4:	add	x29, sp, #0xa0
  40e5c8:	mov	w8, #0x2c                  	// #44
  40e5cc:	adrp	x9, 414000 <_ZdlPvm@@Base+0x4c9c>
  40e5d0:	add	x9, x9, #0x337
  40e5d4:	stur	x0, [x29, #-8]
  40e5d8:	stur	w1, [x29, #-12]
  40e5dc:	stur	x2, [x29, #-24]
  40e5e0:	ldur	x10, [x29, #-8]
  40e5e4:	ldur	w11, [x29, #-12]
  40e5e8:	cmp	w11, #0x0
  40e5ec:	cset	w11, ge  // ge = tcont
  40e5f0:	and	w0, w11, #0x1
  40e5f4:	mov	w1, w8
  40e5f8:	mov	x2, x9
  40e5fc:	str	x10, [sp, #80]
  40e600:	bl	4069c8 <feof@plt+0x4b18>
  40e604:	ldur	w8, [x29, #-12]
  40e608:	stur	w8, [x29, #-28]
  40e60c:	ldur	w8, [x29, #-28]
  40e610:	ldr	x9, [sp, #80]
  40e614:	ldr	w11, [x9, #8]
  40e618:	udiv	w12, w8, w11
  40e61c:	mul	w11, w12, w11
  40e620:	subs	w8, w8, w11
  40e624:	stur	w8, [x29, #-32]
  40e628:	ldr	x8, [sp, #80]
  40e62c:	ldr	x9, [x8]
  40e630:	ldur	w10, [x29, #-32]
  40e634:	mov	w11, w10
  40e638:	mov	x12, #0x10                  	// #16
  40e63c:	mul	x11, x12, x11
  40e640:	ldr	w10, [x9, x11]
  40e644:	cmp	w10, #0x0
  40e648:	cset	w10, lt  // lt = tstop
  40e64c:	tbnz	w10, #0, 40e704 <feof@plt+0xc854>
  40e650:	ldr	x8, [sp, #80]
  40e654:	ldr	x9, [x8]
  40e658:	ldur	w10, [x29, #-32]
  40e65c:	mov	w11, w10
  40e660:	mov	x12, #0x10                  	// #16
  40e664:	mul	x11, x12, x11
  40e668:	ldr	w10, [x9, x11]
  40e66c:	ldur	w13, [x29, #-12]
  40e670:	cmp	w10, w13
  40e674:	b.ne	40e6d0 <feof@plt+0xc820>  // b.any
  40e678:	ldr	x8, [sp, #80]
  40e67c:	ldr	x9, [x8]
  40e680:	ldur	w10, [x29, #-32]
  40e684:	mov	w11, w10
  40e688:	mov	x12, #0x10                  	// #16
  40e68c:	mul	x11, x12, x11
  40e690:	add	x9, x9, x11
  40e694:	ldr	x9, [x9, #8]
  40e698:	str	x9, [sp, #72]
  40e69c:	cbz	x9, 40e6a8 <feof@plt+0xc7f8>
  40e6a0:	ldr	x0, [sp, #72]
  40e6a4:	bl	401cf0 <_ZdaPv@plt>
  40e6a8:	ldur	x8, [x29, #-24]
  40e6ac:	ldr	x9, [sp, #80]
  40e6b0:	ldr	x10, [x9]
  40e6b4:	ldur	w11, [x29, #-32]
  40e6b8:	mov	w12, w11
  40e6bc:	mov	x13, #0x10                  	// #16
  40e6c0:	mul	x12, x13, x12
  40e6c4:	add	x10, x10, x12
  40e6c8:	str	x8, [x10, #8]
  40e6cc:	b	40ea24 <feof@plt+0xcb74>
  40e6d0:	ldur	w8, [x29, #-32]
  40e6d4:	cbnz	w8, 40e6ec <feof@plt+0xc83c>
  40e6d8:	ldr	x8, [sp, #80]
  40e6dc:	ldr	w9, [x8, #8]
  40e6e0:	subs	w9, w9, #0x1
  40e6e4:	str	w9, [sp, #68]
  40e6e8:	b	40e6f8 <feof@plt+0xc848>
  40e6ec:	ldur	w8, [x29, #-32]
  40e6f0:	subs	w8, w8, #0x1
  40e6f4:	str	w8, [sp, #68]
  40e6f8:	ldr	w8, [sp, #68]
  40e6fc:	stur	w8, [x29, #-32]
  40e700:	b	40e628 <feof@plt+0xc778>
  40e704:	ldur	x8, [x29, #-24]
  40e708:	cbnz	x8, 40e710 <feof@plt+0xc860>
  40e70c:	b	40ea24 <feof@plt+0xcb74>
  40e710:	ldr	x8, [sp, #80]
  40e714:	ldr	w9, [x8, #12]
  40e718:	mov	w10, #0x3                   	// #3
  40e71c:	mul	w9, w9, w10
  40e720:	ldr	w10, [x8, #8]
  40e724:	mov	w11, #0x2                   	// #2
  40e728:	mul	w10, w10, w11
  40e72c:	cmp	w9, w10
  40e730:	b.cc	40e9dc <feof@plt+0xcb2c>  // b.lo, b.ul, b.last
  40e734:	ldr	x8, [sp, #80]
  40e738:	ldr	x9, [x8]
  40e73c:	stur	x9, [x29, #-40]
  40e740:	ldr	w10, [x8, #8]
  40e744:	stur	w10, [x29, #-44]
  40e748:	ldr	w0, [x8, #8]
  40e74c:	bl	40f7c8 <_ZdlPvm@@Base+0x464>
  40e750:	ldr	x8, [sp, #80]
  40e754:	str	w0, [x8, #8]
  40e758:	ldr	w10, [x8, #8]
  40e75c:	mov	w9, w10
  40e760:	mov	x11, #0x10                  	// #16
  40e764:	mul	x12, x9, x11
  40e768:	umulh	x11, x9, x11
  40e76c:	mov	x13, #0xffffffffffffffff    	// #-1
  40e770:	cmp	x11, #0x0
  40e774:	csel	x0, x13, x12, ne  // ne = any
  40e778:	str	x9, [sp, #56]
  40e77c:	bl	4019e0 <_Znam@plt>
  40e780:	ldr	x8, [sp, #56]
  40e784:	str	x0, [sp, #48]
  40e788:	cbz	x8, 40e7dc <feof@plt+0xc92c>
  40e78c:	mov	x8, #0x10                  	// #16
  40e790:	ldr	x9, [sp, #56]
  40e794:	mul	x8, x8, x9
  40e798:	ldr	x10, [sp, #48]
  40e79c:	add	x8, x10, x8
  40e7a0:	str	x8, [sp, #40]
  40e7a4:	str	x10, [sp, #32]
  40e7a8:	ldr	x8, [sp, #32]
  40e7ac:	mov	x0, x8
  40e7b0:	adrp	x9, 40e000 <feof@plt+0xc150>
  40e7b4:	add	x9, x9, #0x45c
  40e7b8:	str	x8, [sp, #24]
  40e7bc:	blr	x9
  40e7c0:	b	40e7c4 <feof@plt+0xc914>
  40e7c4:	ldr	x8, [sp, #24]
  40e7c8:	add	x9, x8, #0x10
  40e7cc:	ldr	x10, [sp, #40]
  40e7d0:	cmp	x9, x10
  40e7d4:	str	x9, [sp, #32]
  40e7d8:	b.ne	40e7a8 <feof@plt+0xc8f8>  // b.any
  40e7dc:	ldr	x8, [sp, #48]
  40e7e0:	ldr	x9, [sp, #80]
  40e7e4:	str	x8, [x9]
  40e7e8:	stur	wzr, [x29, #-64]
  40e7ec:	ldur	w8, [x29, #-64]
  40e7f0:	ldur	w9, [x29, #-44]
  40e7f4:	cmp	w8, w9
  40e7f8:	b.cs	40e950 <feof@plt+0xcaa0>  // b.hs, b.nlast
  40e7fc:	ldur	x8, [x29, #-40]
  40e800:	ldur	w9, [x29, #-64]
  40e804:	mov	w10, w9
  40e808:	mov	x11, #0x10                  	// #16
  40e80c:	mul	x10, x11, x10
  40e810:	ldr	w9, [x8, x10]
  40e814:	cmp	w9, #0x0
  40e818:	cset	w9, lt  // lt = tstop
  40e81c:	tbnz	w9, #0, 40e940 <feof@plt+0xca90>
  40e820:	ldur	x8, [x29, #-40]
  40e824:	ldur	w9, [x29, #-64]
  40e828:	mov	w10, w9
  40e82c:	mov	x11, #0x10                  	// #16
  40e830:	mul	x10, x11, x10
  40e834:	add	x8, x8, x10
  40e838:	ldr	x8, [x8, #8]
  40e83c:	cbz	x8, 40e940 <feof@plt+0xca90>
  40e840:	ldur	x8, [x29, #-40]
  40e844:	ldur	w9, [x29, #-64]
  40e848:	mov	w10, w9
  40e84c:	mov	x11, #0x10                  	// #16
  40e850:	mul	x10, x11, x10
  40e854:	ldr	w9, [x8, x10]
  40e858:	ldr	x8, [sp, #80]
  40e85c:	ldr	w12, [x8, #8]
  40e860:	udiv	w13, w9, w12
  40e864:	mul	w12, w13, w12
  40e868:	subs	w9, w9, w12
  40e86c:	stur	w9, [x29, #-68]
  40e870:	ldr	x8, [sp, #80]
  40e874:	ldr	x9, [x8]
  40e878:	ldur	w10, [x29, #-68]
  40e87c:	mov	w11, w10
  40e880:	mov	x12, #0x10                  	// #16
  40e884:	mul	x11, x12, x11
  40e888:	ldr	w10, [x9, x11]
  40e88c:	cmp	w10, #0x0
  40e890:	cset	w10, lt  // lt = tstop
  40e894:	tbnz	w10, #0, 40e8e0 <feof@plt+0xca30>
  40e898:	ldur	w8, [x29, #-68]
  40e89c:	cbnz	w8, 40e8b4 <feof@plt+0xca04>
  40e8a0:	ldr	x8, [sp, #80]
  40e8a4:	ldr	w9, [x8, #8]
  40e8a8:	subs	w9, w9, #0x1
  40e8ac:	str	w9, [sp, #20]
  40e8b0:	b	40e8c0 <feof@plt+0xca10>
  40e8b4:	ldur	w8, [x29, #-68]
  40e8b8:	subs	w8, w8, #0x1
  40e8bc:	str	w8, [sp, #20]
  40e8c0:	ldr	w8, [sp, #20]
  40e8c4:	stur	w8, [x29, #-68]
  40e8c8:	b	40e870 <feof@plt+0xc9c0>
  40e8cc:	stur	x0, [x29, #-56]
  40e8d0:	stur	w1, [x29, #-60]
  40e8d4:	ldr	x0, [sp, #48]
  40e8d8:	bl	401cf0 <_ZdaPv@plt>
  40e8dc:	b	40ea30 <feof@plt+0xcb80>
  40e8e0:	ldur	x8, [x29, #-40]
  40e8e4:	ldur	w9, [x29, #-64]
  40e8e8:	mov	w10, w9
  40e8ec:	mov	x11, #0x10                  	// #16
  40e8f0:	mul	x10, x11, x10
  40e8f4:	ldr	w9, [x8, x10]
  40e8f8:	ldr	x8, [sp, #80]
  40e8fc:	ldr	x10, [x8]
  40e900:	ldur	w12, [x29, #-68]
  40e904:	mov	w13, w12
  40e908:	mul	x13, x11, x13
  40e90c:	str	w9, [x10, x13]
  40e910:	ldur	x10, [x29, #-40]
  40e914:	ldur	w9, [x29, #-64]
  40e918:	mov	w13, w9
  40e91c:	mul	x13, x11, x13
  40e920:	add	x10, x10, x13
  40e924:	ldr	x10, [x10, #8]
  40e928:	ldr	x13, [x8]
  40e92c:	ldur	w9, [x29, #-68]
  40e930:	mov	w14, w9
  40e934:	mul	x11, x11, x14
  40e938:	add	x11, x13, x11
  40e93c:	str	x10, [x11, #8]
  40e940:	ldur	w8, [x29, #-64]
  40e944:	add	w8, w8, #0x1
  40e948:	stur	w8, [x29, #-64]
  40e94c:	b	40e7ec <feof@plt+0xc93c>
  40e950:	ldur	w8, [x29, #-28]
  40e954:	ldr	x9, [sp, #80]
  40e958:	ldr	w10, [x9, #8]
  40e95c:	udiv	w11, w8, w10
  40e960:	mul	w10, w11, w10
  40e964:	subs	w8, w8, w10
  40e968:	stur	w8, [x29, #-32]
  40e96c:	ldr	x8, [sp, #80]
  40e970:	ldr	x9, [x8]
  40e974:	ldur	w10, [x29, #-32]
  40e978:	mov	w11, w10
  40e97c:	mov	x12, #0x10                  	// #16
  40e980:	mul	x11, x12, x11
  40e984:	ldr	w10, [x9, x11]
  40e988:	cmp	w10, #0x0
  40e98c:	cset	w10, lt  // lt = tstop
  40e990:	tbnz	w10, #0, 40e9c8 <feof@plt+0xcb18>
  40e994:	ldur	w8, [x29, #-32]
  40e998:	cbnz	w8, 40e9b0 <feof@plt+0xcb00>
  40e99c:	ldr	x8, [sp, #80]
  40e9a0:	ldr	w9, [x8, #8]
  40e9a4:	subs	w9, w9, #0x1
  40e9a8:	str	w9, [sp, #16]
  40e9ac:	b	40e9bc <feof@plt+0xcb0c>
  40e9b0:	ldur	w8, [x29, #-32]
  40e9b4:	subs	w8, w8, #0x1
  40e9b8:	str	w8, [sp, #16]
  40e9bc:	ldr	w8, [sp, #16]
  40e9c0:	stur	w8, [x29, #-32]
  40e9c4:	b	40e96c <feof@plt+0xcabc>
  40e9c8:	ldur	x8, [x29, #-40]
  40e9cc:	str	x8, [sp, #8]
  40e9d0:	cbz	x8, 40e9dc <feof@plt+0xcb2c>
  40e9d4:	ldr	x0, [sp, #8]
  40e9d8:	bl	401cf0 <_ZdaPv@plt>
  40e9dc:	ldur	w8, [x29, #-12]
  40e9e0:	ldr	x9, [sp, #80]
  40e9e4:	ldr	x10, [x9]
  40e9e8:	ldur	w11, [x29, #-32]
  40e9ec:	mov	w12, w11
  40e9f0:	mov	x13, #0x10                  	// #16
  40e9f4:	mul	x12, x13, x12
  40e9f8:	str	w8, [x10, x12]
  40e9fc:	ldur	x10, [x29, #-24]
  40ea00:	ldr	x12, [x9]
  40ea04:	ldur	w8, [x29, #-32]
  40ea08:	mov	w14, w8
  40ea0c:	mul	x13, x13, x14
  40ea10:	add	x12, x12, x13
  40ea14:	str	x10, [x12, #8]
  40ea18:	ldr	w8, [x9, #12]
  40ea1c:	add	w8, w8, #0x1
  40ea20:	str	w8, [x9, #12]
  40ea24:	ldp	x29, x30, [sp, #160]
  40ea28:	add	sp, sp, #0xb0
  40ea2c:	ret
  40ea30:	ldur	x0, [x29, #-56]
  40ea34:	bl	401e60 <_Unwind_Resume@plt>
  40ea38:	sub	sp, sp, #0x40
  40ea3c:	stp	x29, x30, [sp, #48]
  40ea40:	add	x29, sp, #0x30
  40ea44:	mov	w8, #0x2c                  	// #44
  40ea48:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  40ea4c:	add	x2, x2, #0x337
  40ea50:	stur	x0, [x29, #-16]
  40ea54:	stur	w1, [x29, #-20]
  40ea58:	ldur	x9, [x29, #-16]
  40ea5c:	ldur	w10, [x29, #-20]
  40ea60:	cmp	w10, #0x0
  40ea64:	cset	w10, ge  // ge = tcont
  40ea68:	and	w0, w10, #0x1
  40ea6c:	mov	w1, w8
  40ea70:	str	x9, [sp, #16]
  40ea74:	bl	4069c8 <feof@plt+0x4b18>
  40ea78:	ldur	w8, [x29, #-20]
  40ea7c:	ldr	x9, [sp, #16]
  40ea80:	ldr	w10, [x9, #8]
  40ea84:	udiv	w11, w8, w10
  40ea88:	mul	w10, w11, w10
  40ea8c:	subs	w8, w8, w10
  40ea90:	str	w8, [sp, #24]
  40ea94:	ldr	x8, [sp, #16]
  40ea98:	ldr	x9, [x8]
  40ea9c:	ldr	w10, [sp, #24]
  40eaa0:	mov	w11, w10
  40eaa4:	mov	x12, #0x10                  	// #16
  40eaa8:	mul	x11, x12, x11
  40eaac:	ldr	w10, [x9, x11]
  40eab0:	cmp	w10, #0x0
  40eab4:	cset	w10, lt  // lt = tstop
  40eab8:	tbnz	w10, #0, 40eb40 <feof@plt+0xcc90>
  40eabc:	ldr	x8, [sp, #16]
  40eac0:	ldr	x9, [x8]
  40eac4:	ldr	w10, [sp, #24]
  40eac8:	mov	w11, w10
  40eacc:	mov	x12, #0x10                  	// #16
  40ead0:	mul	x11, x12, x11
  40ead4:	ldr	w10, [x9, x11]
  40ead8:	ldur	w13, [x29, #-20]
  40eadc:	cmp	w10, w13
  40eae0:	b.ne	40eb0c <feof@plt+0xcc5c>  // b.any
  40eae4:	ldr	x8, [sp, #16]
  40eae8:	ldr	x9, [x8]
  40eaec:	ldr	w10, [sp, #24]
  40eaf0:	mov	w11, w10
  40eaf4:	mov	x12, #0x10                  	// #16
  40eaf8:	mul	x11, x12, x11
  40eafc:	add	x9, x9, x11
  40eb00:	ldr	x9, [x9, #8]
  40eb04:	stur	x9, [x29, #-8]
  40eb08:	b	40eb48 <feof@plt+0xcc98>
  40eb0c:	ldr	w8, [sp, #24]
  40eb10:	cbnz	w8, 40eb28 <feof@plt+0xcc78>
  40eb14:	ldr	x8, [sp, #16]
  40eb18:	ldr	w9, [x8, #8]
  40eb1c:	subs	w9, w9, #0x1
  40eb20:	str	w9, [sp, #12]
  40eb24:	b	40eb34 <feof@plt+0xcc84>
  40eb28:	ldr	w8, [sp, #24]
  40eb2c:	subs	w8, w8, #0x1
  40eb30:	str	w8, [sp, #12]
  40eb34:	ldr	w8, [sp, #12]
  40eb38:	str	w8, [sp, #24]
  40eb3c:	b	40ea94 <feof@plt+0xcbe4>
  40eb40:	mov	x8, xzr
  40eb44:	stur	x8, [x29, #-8]
  40eb48:	ldur	x0, [x29, #-8]
  40eb4c:	ldp	x29, x30, [sp, #48]
  40eb50:	add	sp, sp, #0x40
  40eb54:	ret
  40eb58:	sub	sp, sp, #0x10
  40eb5c:	str	x0, [sp, #8]
  40eb60:	str	x1, [sp]
  40eb64:	ldr	x8, [sp, #8]
  40eb68:	ldr	x9, [sp]
  40eb6c:	str	x9, [x8]
  40eb70:	str	wzr, [x8, #8]
  40eb74:	add	sp, sp, #0x10
  40eb78:	ret
  40eb7c:	sub	sp, sp, #0x40
  40eb80:	str	x0, [sp, #48]
  40eb84:	str	x1, [sp, #40]
  40eb88:	str	x2, [sp, #32]
  40eb8c:	ldr	x8, [sp, #48]
  40eb90:	ldr	x9, [x8]
  40eb94:	ldr	w10, [x9, #8]
  40eb98:	str	w10, [sp, #28]
  40eb9c:	ldr	x9, [x8]
  40eba0:	ldr	x9, [x9]
  40eba4:	str	x9, [sp, #16]
  40eba8:	str	x8, [sp, #8]
  40ebac:	ldr	x8, [sp, #8]
  40ebb0:	ldr	w9, [x8, #8]
  40ebb4:	ldr	w10, [sp, #28]
  40ebb8:	cmp	w9, w10
  40ebbc:	b.cs	40ec58 <feof@plt+0xcda8>  // b.hs, b.nlast
  40ebc0:	ldr	x8, [sp, #16]
  40ebc4:	ldr	x9, [sp, #8]
  40ebc8:	ldr	w10, [x9, #8]
  40ebcc:	mov	w11, w10
  40ebd0:	mov	x12, #0x10                  	// #16
  40ebd4:	mul	x11, x12, x11
  40ebd8:	ldr	w10, [x8, x11]
  40ebdc:	cmp	w10, #0x0
  40ebe0:	cset	w10, lt  // lt = tstop
  40ebe4:	tbnz	w10, #0, 40ec44 <feof@plt+0xcd94>
  40ebe8:	ldr	x8, [sp, #16]
  40ebec:	ldr	x9, [sp, #8]
  40ebf0:	ldr	w10, [x9, #8]
  40ebf4:	mov	w11, w10
  40ebf8:	mov	x12, #0x10                  	// #16
  40ebfc:	mul	x11, x12, x11
  40ec00:	ldr	w10, [x8, x11]
  40ec04:	ldr	x8, [sp, #40]
  40ec08:	str	w10, [x8]
  40ec0c:	ldr	x8, [sp, #16]
  40ec10:	ldr	w10, [x9, #8]
  40ec14:	mov	w11, w10
  40ec18:	mul	x11, x12, x11
  40ec1c:	add	x8, x8, x11
  40ec20:	ldr	x8, [x8, #8]
  40ec24:	ldr	x11, [sp, #32]
  40ec28:	str	x8, [x11]
  40ec2c:	ldr	w10, [x9, #8]
  40ec30:	mov	w13, #0x1                   	// #1
  40ec34:	add	w10, w10, #0x1
  40ec38:	str	w10, [x9, #8]
  40ec3c:	str	w13, [sp, #60]
  40ec40:	b	40ec5c <feof@plt+0xcdac>
  40ec44:	ldr	x8, [sp, #8]
  40ec48:	ldr	w9, [x8, #8]
  40ec4c:	add	w9, w9, #0x1
  40ec50:	str	w9, [x8, #8]
  40ec54:	b	40ebac <feof@plt+0xccfc>
  40ec58:	str	wzr, [sp, #60]
  40ec5c:	ldr	w0, [sp, #60]
  40ec60:	add	sp, sp, #0x40
  40ec64:	ret
  40ec68:	sub	sp, sp, #0x40
  40ec6c:	stp	x29, x30, [sp, #48]
  40ec70:	add	x29, sp, #0x30
  40ec74:	adrp	x8, 40d000 <feof@plt+0xb150>
  40ec78:	add	x8, x8, #0xac8
  40ec7c:	adrp	x9, 40e000 <feof@plt+0xc150>
  40ec80:	add	x9, x9, #0x480
  40ec84:	stur	x0, [x29, #-8]
  40ec88:	ldur	x10, [x29, #-8]
  40ec8c:	str	wzr, [x10]
  40ec90:	add	x11, x10, #0x8
  40ec94:	mov	x0, x11
  40ec98:	str	x9, [sp, #16]
  40ec9c:	str	x10, [sp, #8]
  40eca0:	str	x11, [sp]
  40eca4:	blr	x8
  40eca8:	ldr	x8, [sp, #8]
  40ecac:	add	x0, x8, #0x818
  40ecb0:	ldr	x9, [sp, #16]
  40ecb4:	blr	x9
  40ecb8:	b	40ecbc <feof@plt+0xce0c>
  40ecbc:	str	wzr, [sp, #24]
  40ecc0:	ldr	w8, [sp, #24]
  40ecc4:	cmp	w8, #0x100
  40ecc8:	b.ge	40ed18 <feof@plt+0xce68>  // b.tcont
  40eccc:	ldr	x8, [sp, #8]
  40ecd0:	add	x9, x8, #0x18
  40ecd4:	ldrsw	x10, [sp, #24]
  40ecd8:	mov	x11, #0x8                   	// #8
  40ecdc:	mul	x10, x11, x10
  40ece0:	add	x9, x9, x10
  40ece4:	mov	x10, xzr
  40ece8:	str	x10, [x9]
  40ecec:	ldr	w8, [sp, #24]
  40ecf0:	add	w8, w8, #0x1
  40ecf4:	str	w8, [sp, #24]
  40ecf8:	b	40ecc0 <feof@plt+0xce10>
  40ecfc:	stur	x0, [x29, #-16]
  40ed00:	stur	w1, [x29, #-20]
  40ed04:	ldr	x0, [sp]
  40ed08:	adrp	x8, 40d000 <feof@plt+0xb150>
  40ed0c:	add	x8, x8, #0xb70
  40ed10:	blr	x8
  40ed14:	b	40ed64 <feof@plt+0xceb4>
  40ed18:	str	wzr, [sp, #24]
  40ed1c:	ldr	w8, [sp, #24]
  40ed20:	cmp	w8, #0x100
  40ed24:	b.ge	40ed58 <feof@plt+0xcea8>  // b.tcont
  40ed28:	ldr	x8, [sp, #8]
  40ed2c:	add	x9, x8, #0x828
  40ed30:	ldrsw	x10, [sp, #24]
  40ed34:	mov	x11, #0x8                   	// #8
  40ed38:	mul	x10, x11, x10
  40ed3c:	add	x9, x9, x10
  40ed40:	mov	x10, xzr
  40ed44:	str	x10, [x9]
  40ed48:	ldr	w8, [sp, #24]
  40ed4c:	add	w8, w8, #0x1
  40ed50:	str	w8, [sp, #24]
  40ed54:	b	40ed1c <feof@plt+0xce6c>
  40ed58:	ldp	x29, x30, [sp, #48]
  40ed5c:	add	sp, sp, #0x40
  40ed60:	ret
  40ed64:	ldur	x0, [x29, #-16]
  40ed68:	bl	401e60 <_Unwind_Resume@plt>
  40ed6c:	sub	sp, sp, #0x30
  40ed70:	stp	x29, x30, [sp, #32]
  40ed74:	add	x29, sp, #0x20
  40ed78:	adrp	x8, 40e000 <feof@plt+0xc150>
  40ed7c:	add	x8, x8, #0x528
  40ed80:	adrp	x9, 40d000 <feof@plt+0xb150>
  40ed84:	add	x9, x9, #0xb70
  40ed88:	stur	x0, [x29, #-8]
  40ed8c:	ldur	x10, [x29, #-8]
  40ed90:	add	x0, x10, #0x818
  40ed94:	str	x9, [sp, #16]
  40ed98:	str	x10, [sp, #8]
  40ed9c:	blr	x8
  40eda0:	ldr	x8, [sp, #8]
  40eda4:	add	x0, x8, #0x8
  40eda8:	ldr	x9, [sp, #16]
  40edac:	blr	x9
  40edb0:	ldp	x29, x30, [sp, #32]
  40edb4:	add	sp, sp, #0x30
  40edb8:	ret
  40edbc:	sub	sp, sp, #0x50
  40edc0:	stp	x29, x30, [sp, #64]
  40edc4:	add	x29, sp, #0x40
  40edc8:	stur	x0, [x29, #-8]
  40edcc:	sturb	w1, [x29, #-9]
  40edd0:	ldur	x8, [x29, #-8]
  40edd4:	add	x9, x8, #0x18
  40edd8:	ldurb	w10, [x29, #-9]
  40eddc:	mov	w11, w10
  40ede0:	mov	x12, #0x8                   	// #8
  40ede4:	mul	x11, x12, x11
  40ede8:	add	x9, x9, x11
  40edec:	ldr	x9, [x9]
  40edf0:	str	x8, [sp, #24]
  40edf4:	cbnz	x9, 40eea0 <feof@plt+0xcff0>
  40edf8:	adrp	x8, 414000 <_ZdlPvm@@Base+0x4c9c>
  40edfc:	add	x8, x8, #0x359
  40ee00:	ldr	w9, [x8]
  40ee04:	sub	x8, x29, #0x14
  40ee08:	stur	w9, [x29, #-20]
  40ee0c:	add	x0, x8, #0x4
  40ee10:	ldurb	w9, [x29, #-9]
  40ee14:	str	x0, [sp, #16]
  40ee18:	mov	w0, w9
  40ee1c:	str	x8, [sp, #8]
  40ee20:	bl	40d960 <feof@plt+0xbab0>
  40ee24:	ldr	x8, [sp, #16]
  40ee28:	str	x0, [sp]
  40ee2c:	mov	x0, x8
  40ee30:	ldr	x1, [sp]
  40ee34:	bl	401b90 <strcpy@plt>
  40ee38:	mov	x8, #0x10                  	// #16
  40ee3c:	mov	x0, x8
  40ee40:	bl	40f260 <_Znwm@@Base>
  40ee44:	str	x0, [sp, #32]
  40ee48:	ldr	x8, [sp, #24]
  40ee4c:	ldr	w9, [x8]
  40ee50:	add	w10, w9, #0x1
  40ee54:	str	w10, [x8]
  40ee58:	ldr	x11, [sp, #32]
  40ee5c:	str	w9, [x11]
  40ee60:	ldr	x11, [sp, #32]
  40ee64:	mov	w9, #0xffffffff            	// #-1
  40ee68:	str	w9, [x11, #4]
  40ee6c:	ldr	x0, [sp, #8]
  40ee70:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40ee74:	ldr	x8, [sp, #32]
  40ee78:	mov	x11, #0x8                   	// #8
  40ee7c:	str	x0, [x8, #8]
  40ee80:	ldr	x8, [sp, #32]
  40ee84:	ldr	x12, [sp, #24]
  40ee88:	add	x13, x12, #0x18
  40ee8c:	ldurb	w9, [x29, #-9]
  40ee90:	mov	w14, w9
  40ee94:	mul	x11, x11, x14
  40ee98:	add	x11, x13, x11
  40ee9c:	str	x8, [x11]
  40eea0:	ldr	x8, [sp, #24]
  40eea4:	add	x9, x8, #0x18
  40eea8:	ldurb	w10, [x29, #-9]
  40eeac:	mov	w11, w10
  40eeb0:	mov	x12, #0x8                   	// #8
  40eeb4:	mul	x11, x12, x11
  40eeb8:	add	x9, x9, x11
  40eebc:	ldr	x0, [x9]
  40eec0:	ldp	x29, x30, [sp, #64]
  40eec4:	add	sp, sp, #0x50
  40eec8:	ret
  40eecc:	sub	sp, sp, #0x20
  40eed0:	stp	x29, x30, [sp, #16]
  40eed4:	add	x29, sp, #0x10
  40eed8:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  40eedc:	add	x8, x8, #0x178
  40eee0:	stur	w0, [x29, #-4]
  40eee4:	ldur	w1, [x29, #-4]
  40eee8:	mov	x0, x8
  40eeec:	bl	40efc8 <feof@plt+0xd118>
  40eef0:	ldp	x29, x30, [sp, #16]
  40eef4:	add	sp, sp, #0x20
  40eef8:	ret
  40eefc:	sub	sp, sp, #0x30
  40ef00:	stp	x29, x30, [sp, #32]
  40ef04:	add	x29, sp, #0x20
  40ef08:	str	x0, [sp, #16]
  40ef0c:	ldr	x8, [sp, #16]
  40ef10:	mov	w9, #0x0                   	// #0
  40ef14:	str	w9, [sp, #12]
  40ef18:	cbz	x8, 40ef44 <feof@plt+0xd094>
  40ef1c:	ldr	x8, [sp, #16]
  40ef20:	ldrb	w9, [x8]
  40ef24:	mov	w10, #0x0                   	// #0
  40ef28:	str	w10, [sp, #12]
  40ef2c:	cbz	w9, 40ef44 <feof@plt+0xd094>
  40ef30:	ldr	x8, [sp, #16]
  40ef34:	ldrb	w9, [x8]
  40ef38:	cmp	w9, #0x20
  40ef3c:	cset	w9, ne  // ne = any
  40ef40:	str	w9, [sp, #12]
  40ef44:	ldr	w8, [sp, #12]
  40ef48:	and	w0, w8, #0x1
  40ef4c:	mov	w1, #0x96                  	// #150
  40ef50:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  40ef54:	add	x2, x2, #0x337
  40ef58:	bl	4069c8 <feof@plt+0x4b18>
  40ef5c:	ldr	x9, [sp, #16]
  40ef60:	ldrb	w8, [x9, #1]
  40ef64:	cbnz	w8, 40ef84 <feof@plt+0xd0d4>
  40ef68:	ldr	x8, [sp, #16]
  40ef6c:	ldrb	w1, [x8]
  40ef70:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  40ef74:	add	x0, x0, #0x178
  40ef78:	bl	40edbc <feof@plt+0xcf0c>
  40ef7c:	stur	x0, [x29, #-8]
  40ef80:	b	40ef98 <feof@plt+0xd0e8>
  40ef84:	ldr	x1, [sp, #16]
  40ef88:	adrp	x0, 429000 <stderr@@GLIBC_2.17+0x70>
  40ef8c:	add	x0, x0, #0x178
  40ef90:	bl	40f11c <feof@plt+0xd26c>
  40ef94:	stur	x0, [x29, #-8]
  40ef98:	ldur	x0, [x29, #-8]
  40ef9c:	ldp	x29, x30, [sp, #32]
  40efa0:	add	sp, sp, #0x30
  40efa4:	ret
  40efa8:	sub	sp, sp, #0x10
  40efac:	str	x0, [sp, #8]
  40efb0:	ldr	x8, [sp, #8]
  40efb4:	str	x8, [sp]
  40efb8:	ldr	x8, [sp]
  40efbc:	ldr	x0, [x8, #8]
  40efc0:	add	sp, sp, #0x10
  40efc4:	ret
  40efc8:	sub	sp, sp, #0x40
  40efcc:	stp	x29, x30, [sp, #48]
  40efd0:	add	x29, sp, #0x30
  40efd4:	stur	x0, [x29, #-16]
  40efd8:	stur	w1, [x29, #-20]
  40efdc:	ldur	x8, [x29, #-16]
  40efe0:	ldur	w9, [x29, #-20]
  40efe4:	cmp	w9, #0x0
  40efe8:	cset	w9, lt  // lt = tstop
  40efec:	str	x8, [sp]
  40eff0:	tbnz	w9, #0, 40f09c <feof@plt+0xd1ec>
  40eff4:	ldur	w8, [x29, #-20]
  40eff8:	cmp	w8, #0x100
  40effc:	b.ge	40f09c <feof@plt+0xd1ec>  // b.tcont
  40f000:	ldr	x8, [sp]
  40f004:	add	x9, x8, #0x828
  40f008:	ldursw	x10, [x29, #-20]
  40f00c:	mov	x11, #0x8                   	// #8
  40f010:	mul	x10, x11, x10
  40f014:	add	x9, x9, x10
  40f018:	ldr	x9, [x9]
  40f01c:	cbnz	x9, 40f078 <feof@plt+0xd1c8>
  40f020:	mov	x0, #0x10                  	// #16
  40f024:	bl	40f260 <_Znwm@@Base>
  40f028:	str	x0, [sp, #16]
  40f02c:	ldr	x8, [sp]
  40f030:	ldr	w9, [x8]
  40f034:	add	w10, w9, #0x1
  40f038:	str	w10, [x8]
  40f03c:	ldr	x11, [sp, #16]
  40f040:	str	w9, [x11]
  40f044:	ldur	w9, [x29, #-20]
  40f048:	ldr	x11, [sp, #16]
  40f04c:	str	w9, [x11, #4]
  40f050:	ldr	x11, [sp, #16]
  40f054:	mov	x12, #0x8                   	// #8
  40f058:	mov	x13, xzr
  40f05c:	str	x13, [x11, #8]
  40f060:	ldr	x11, [sp, #16]
  40f064:	add	x13, x8, #0x828
  40f068:	ldursw	x14, [x29, #-20]
  40f06c:	mul	x12, x12, x14
  40f070:	add	x12, x13, x12
  40f074:	str	x11, [x12]
  40f078:	ldr	x8, [sp]
  40f07c:	add	x9, x8, #0x828
  40f080:	ldursw	x10, [x29, #-20]
  40f084:	mov	x11, #0x8                   	// #8
  40f088:	mul	x10, x11, x10
  40f08c:	add	x9, x9, x10
  40f090:	ldr	x9, [x9]
  40f094:	stur	x9, [x29, #-8]
  40f098:	b	40f10c <feof@plt+0xd25c>
  40f09c:	ldr	x8, [sp]
  40f0a0:	add	x0, x8, #0x818
  40f0a4:	ldur	w1, [x29, #-20]
  40f0a8:	bl	40ea38 <feof@plt+0xcb88>
  40f0ac:	str	x0, [sp, #8]
  40f0b0:	ldr	x8, [sp, #8]
  40f0b4:	cbnz	x8, 40f104 <feof@plt+0xd254>
  40f0b8:	mov	x0, #0x10                  	// #16
  40f0bc:	bl	4019e0 <_Znam@plt>
  40f0c0:	str	x0, [sp, #8]
  40f0c4:	ldr	x8, [sp]
  40f0c8:	ldr	w9, [x8]
  40f0cc:	add	w10, w9, #0x1
  40f0d0:	str	w10, [x8]
  40f0d4:	ldr	x11, [sp, #8]
  40f0d8:	str	w9, [x11]
  40f0dc:	ldur	w9, [x29, #-20]
  40f0e0:	ldr	x11, [sp, #8]
  40f0e4:	str	w9, [x11, #4]
  40f0e8:	ldr	x11, [sp, #8]
  40f0ec:	mov	x12, xzr
  40f0f0:	str	x12, [x11, #8]
  40f0f4:	add	x0, x8, #0x818
  40f0f8:	ldur	w1, [x29, #-20]
  40f0fc:	ldr	x2, [sp, #8]
  40f100:	bl	40e5bc <feof@plt+0xc70c>
  40f104:	ldr	x8, [sp, #8]
  40f108:	stur	x8, [x29, #-8]
  40f10c:	ldur	x0, [x29, #-8]
  40f110:	ldp	x29, x30, [sp, #48]
  40f114:	add	sp, sp, #0x40
  40f118:	ret
  40f11c:	sub	sp, sp, #0x50
  40f120:	stp	x29, x30, [sp, #64]
  40f124:	add	x29, sp, #0x40
  40f128:	stur	x0, [x29, #-16]
  40f12c:	stur	x1, [x29, #-24]
  40f130:	ldur	x8, [x29, #-16]
  40f134:	ldur	x9, [x29, #-24]
  40f138:	ldrb	w10, [x9]
  40f13c:	cmp	w10, #0x63
  40f140:	str	x8, [sp, #8]
  40f144:	b.ne	40f1e4 <feof@plt+0xd334>  // b.any
  40f148:	ldur	x8, [x29, #-24]
  40f14c:	ldrb	w9, [x8, #1]
  40f150:	cmp	w9, #0x68
  40f154:	b.ne	40f1e4 <feof@plt+0xd334>  // b.any
  40f158:	ldur	x8, [x29, #-24]
  40f15c:	ldrb	w9, [x8, #2]
  40f160:	cmp	w9, #0x61
  40f164:	b.ne	40f1e4 <feof@plt+0xd334>  // b.any
  40f168:	ldur	x8, [x29, #-24]
  40f16c:	ldrb	w9, [x8, #3]
  40f170:	cmp	w9, #0x72
  40f174:	b.ne	40f1e4 <feof@plt+0xd334>  // b.any
  40f178:	ldur	x8, [x29, #-24]
  40f17c:	add	x0, x8, #0x4
  40f180:	add	x1, sp, #0x20
  40f184:	mov	w2, #0xa                   	// #10
  40f188:	bl	401b10 <strtol@plt>
  40f18c:	str	x0, [sp, #24]
  40f190:	ldr	x8, [sp, #32]
  40f194:	ldur	x9, [x29, #-24]
  40f198:	add	x9, x9, #0x4
  40f19c:	cmp	x8, x9
  40f1a0:	b.eq	40f1e4 <feof@plt+0xd334>  // b.none
  40f1a4:	ldr	x8, [sp, #32]
  40f1a8:	ldrb	w9, [x8]
  40f1ac:	cbnz	w9, 40f1e4 <feof@plt+0xd334>
  40f1b0:	ldr	x8, [sp, #24]
  40f1b4:	cmp	x8, #0x0
  40f1b8:	cset	w9, lt  // lt = tstop
  40f1bc:	tbnz	w9, #0, 40f1e4 <feof@plt+0xd334>
  40f1c0:	ldr	x8, [sp, #24]
  40f1c4:	cmp	x8, #0x100
  40f1c8:	b.ge	40f1e4 <feof@plt+0xd334>  // b.tcont
  40f1cc:	ldr	x8, [sp, #24]
  40f1d0:	ldr	x0, [sp, #8]
  40f1d4:	mov	w1, w8
  40f1d8:	bl	40edbc <feof@plt+0xcf0c>
  40f1dc:	stur	x0, [x29, #-8]
  40f1e0:	b	40f250 <feof@plt+0xd3a0>
  40f1e4:	ldr	x8, [sp, #8]
  40f1e8:	add	x0, x8, #0x8
  40f1ec:	sub	x1, x29, #0x18
  40f1f0:	bl	40e1f8 <feof@plt+0xc348>
  40f1f4:	str	x0, [sp, #16]
  40f1f8:	ldr	x8, [sp, #16]
  40f1fc:	cbnz	x8, 40f248 <feof@plt+0xd398>
  40f200:	mov	x0, #0x10                  	// #16
  40f204:	bl	4019e0 <_Znam@plt>
  40f208:	str	x0, [sp, #16]
  40f20c:	ldr	x8, [sp, #8]
  40f210:	ldr	w9, [x8]
  40f214:	add	w10, w9, #0x1
  40f218:	str	w10, [x8]
  40f21c:	ldr	x11, [sp, #16]
  40f220:	str	w9, [x11]
  40f224:	ldr	x11, [sp, #16]
  40f228:	mov	w9, #0xffffffff            	// #-1
  40f22c:	str	w9, [x11, #4]
  40f230:	add	x0, x8, #0x8
  40f234:	ldur	x1, [x29, #-24]
  40f238:	ldr	x2, [sp, #16]
  40f23c:	bl	40dbf8 <feof@plt+0xbd48>
  40f240:	ldr	x8, [sp, #16]
  40f244:	str	x0, [x8, #8]
  40f248:	ldr	x8, [sp, #16]
  40f24c:	stur	x8, [x29, #-8]
  40f250:	ldur	x0, [x29, #-8]
  40f254:	ldp	x29, x30, [sp, #64]
  40f258:	add	sp, sp, #0x50
  40f25c:	ret

000000000040f260 <_Znwm@@Base>:
  40f260:	sub	sp, sp, #0x20
  40f264:	stp	x29, x30, [sp, #16]
  40f268:	add	x29, sp, #0x10
  40f26c:	str	x0, [sp, #8]
  40f270:	ldr	x8, [sp, #8]
  40f274:	cbnz	x8, 40f284 <_Znwm@@Base+0x24>
  40f278:	ldr	x8, [sp, #8]
  40f27c:	add	x8, x8, #0x1
  40f280:	str	x8, [sp, #8]
  40f284:	ldr	x8, [sp, #8]
  40f288:	and	x0, x8, #0xffffffff
  40f28c:	bl	401dd0 <malloc@plt>
  40f290:	str	x0, [sp]
  40f294:	ldr	x8, [sp]
  40f298:	cbnz	x8, 40f2dc <_Znwm@@Base+0x7c>
  40f29c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f2a0:	add	x8, x8, #0x588
  40f2a4:	ldr	x8, [x8]
  40f2a8:	cbz	x8, 40f2c8 <_Znwm@@Base+0x68>
  40f2ac:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f2b0:	add	x8, x8, #0x588
  40f2b4:	ldr	x0, [x8]
  40f2b8:	bl	40f2ec <_Znwm@@Base+0x8c>
  40f2bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f2c0:	add	x0, x0, #0x4e7
  40f2c4:	bl	40f2ec <_Znwm@@Base+0x8c>
  40f2c8:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f2cc:	add	x0, x0, #0x35e
  40f2d0:	bl	40f2ec <_Znwm@@Base+0x8c>
  40f2d4:	mov	w0, #0xffffffff            	// #-1
  40f2d8:	bl	401b60 <_exit@plt>
  40f2dc:	ldr	x0, [sp]
  40f2e0:	ldp	x29, x30, [sp, #16]
  40f2e4:	add	sp, sp, #0x20
  40f2e8:	ret
  40f2ec:	sub	sp, sp, #0x30
  40f2f0:	stp	x29, x30, [sp, #32]
  40f2f4:	add	x29, sp, #0x20
  40f2f8:	mov	w8, #0x2                   	// #2
  40f2fc:	stur	x0, [x29, #-8]
  40f300:	ldur	x1, [x29, #-8]
  40f304:	ldur	x0, [x29, #-8]
  40f308:	stur	w8, [x29, #-12]
  40f30c:	str	x1, [sp, #8]
  40f310:	bl	401a80 <strlen@plt>
  40f314:	ldur	w8, [x29, #-12]
  40f318:	str	x0, [sp]
  40f31c:	mov	w0, w8
  40f320:	ldr	x1, [sp, #8]
  40f324:	ldr	x2, [sp]
  40f328:	bl	401dc0 <write@plt>
  40f32c:	ldp	x29, x30, [sp, #32]
  40f330:	add	sp, sp, #0x30
  40f334:	ret

000000000040f338 <_ZdlPv@@Base>:
  40f338:	sub	sp, sp, #0x20
  40f33c:	stp	x29, x30, [sp, #16]
  40f340:	add	x29, sp, #0x10
  40f344:	str	x0, [sp, #8]
  40f348:	ldr	x8, [sp, #8]
  40f34c:	cbz	x8, 40f358 <_ZdlPv@@Base+0x20>
  40f350:	ldr	x0, [sp, #8]
  40f354:	bl	401b20 <free@plt>
  40f358:	ldp	x29, x30, [sp, #16]
  40f35c:	add	sp, sp, #0x20
  40f360:	ret

000000000040f364 <_ZdlPvm@@Base>:
  40f364:	sub	sp, sp, #0x20
  40f368:	stp	x29, x30, [sp, #16]
  40f36c:	add	x29, sp, #0x10
  40f370:	str	x0, [sp, #8]
  40f374:	str	x1, [sp]
  40f378:	ldr	x8, [sp, #8]
  40f37c:	cbz	x8, 40f388 <_ZdlPvm@@Base+0x24>
  40f380:	ldr	x0, [sp, #8]
  40f384:	bl	401b20 <free@plt>
  40f388:	ldp	x29, x30, [sp, #16]
  40f38c:	add	sp, sp, #0x20
  40f390:	ret
  40f394:	sub	sp, sp, #0x40
  40f398:	stp	x29, x30, [sp, #48]
  40f39c:	add	x29, sp, #0x30
  40f3a0:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f3a4:	add	x8, x8, #0x580
  40f3a8:	stur	x0, [x29, #-8]
  40f3ac:	ldr	w9, [x8]
  40f3b0:	cbz	w9, 40f3b8 <_ZdlPvm@@Base+0x54>
  40f3b4:	b	40f52c <_ZdlPvm@@Base+0x1c8>
  40f3b8:	mov	w8, #0x1                   	// #1
  40f3bc:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f3c0:	add	x9, x9, #0x580
  40f3c4:	str	w8, [x9]
  40f3c8:	mov	w0, #0x61                  	// #97
  40f3cc:	mov	w8, wzr
  40f3d0:	mov	w1, w8
  40f3d4:	mov	w2, #0x4a5                 	// #1189
  40f3d8:	mov	w3, #0x349                 	// #841
  40f3dc:	bl	40f538 <_ZdlPvm@@Base+0x1d4>
  40f3e0:	mov	w0, #0x62                  	// #98
  40f3e4:	mov	w1, #0x8                   	// #8
  40f3e8:	mov	w2, #0x586                 	// #1414
  40f3ec:	mov	w3, #0x3e8                 	// #1000
  40f3f0:	bl	40f538 <_ZdlPvm@@Base+0x1d4>
  40f3f4:	mov	w0, #0x63                  	// #99
  40f3f8:	mov	w1, #0x10                  	// #16
  40f3fc:	mov	w2, #0x511                 	// #1297
  40f400:	mov	w3, #0x395                 	// #917
  40f404:	bl	40f538 <_ZdlPvm@@Base+0x1d4>
  40f408:	mov	w0, #0x64                  	// #100
  40f40c:	mov	w1, #0x18                  	// #24
  40f410:	mov	w2, #0x442                 	// #1090
  40f414:	mov	w3, #0x303                 	// #771
  40f418:	bl	40f538 <_ZdlPvm@@Base+0x1d4>
  40f41c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x2c9c>
  40f420:	add	x0, x0, #0x821
  40f424:	mov	w1, #0x20                  	// #32
  40f428:	fmov	d0, #1.100000000000000000e+01
  40f42c:	stur	d0, [x29, #-16]
  40f430:	fmov	d1, #8.500000000000000000e+00
  40f434:	str	d1, [sp, #24]
  40f438:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f43c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f440:	add	x0, x0, #0x36d
  40f444:	mov	w1, #0x21                  	// #33
  40f448:	fmov	d0, #1.400000000000000000e+01
  40f44c:	ldr	d1, [sp, #24]
  40f450:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f454:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f458:	add	x0, x0, #0x373
  40f45c:	mov	w1, #0x22                  	// #34
  40f460:	fmov	d0, #1.700000000000000000e+01
  40f464:	str	d0, [sp, #16]
  40f468:	ldur	d1, [x29, #-16]
  40f46c:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f470:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f474:	add	x0, x0, #0x37b
  40f478:	mov	w1, #0x23                  	// #35
  40f47c:	ldur	d0, [x29, #-16]
  40f480:	ldr	d1, [sp, #16]
  40f484:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f488:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f48c:	add	x0, x0, #0x382
  40f490:	mov	w1, #0x24                  	// #36
  40f494:	ldr	d0, [sp, #24]
  40f498:	fmov	d1, #5.500000000000000000e+00
  40f49c:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f4a0:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f4a4:	add	x0, x0, #0x38c
  40f4a8:	mov	w1, #0x25                  	// #37
  40f4ac:	fmov	d0, #1.000000000000000000e+01
  40f4b0:	fmov	d1, #7.500000000000000000e+00
  40f4b4:	str	d1, [sp, #8]
  40f4b8:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f4bc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f4c0:	add	x0, x0, #0x396
  40f4c4:	mov	w1, #0x26                  	// #38
  40f4c8:	fmov	d0, #9.500000000000000000e+00
  40f4cc:	mov	x9, #0x800000000000        	// #140737488355328
  40f4d0:	movk	x9, #0x4010, lsl #48
  40f4d4:	fmov	d1, x9
  40f4d8:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f4dc:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f4e0:	add	x0, x0, #0x39c
  40f4e4:	mov	w1, #0x27                  	// #39
  40f4e8:	ldr	d0, [sp, #8]
  40f4ec:	fmov	d1, #3.875000000000000000e+00
  40f4f0:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f4f4:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f4f8:	add	x0, x0, #0x3a4
  40f4fc:	mov	w1, #0x28                  	// #40
  40f500:	mov	x9, #0x2a55                	// #10837
  40f504:	movk	x9, #0x4a95, lsl #16
  40f508:	movk	x9, #0x52a5, lsl #32
  40f50c:	movk	x9, #0x4021, lsl #48
  40f510:	fmov	d0, x9
  40f514:	mov	x9, #0x2a55                	// #10837
  40f518:	movk	x9, #0x4a95, lsl #16
  40f51c:	movk	x9, #0x52a5, lsl #32
  40f520:	movk	x9, #0x4011, lsl #48
  40f524:	fmov	d1, x9
  40f528:	bl	40f680 <_ZdlPvm@@Base+0x31c>
  40f52c:	ldp	x29, x30, [sp, #48]
  40f530:	add	sp, sp, #0x40
  40f534:	ret
  40f538:	sub	sp, sp, #0x50
  40f53c:	stp	x29, x30, [sp, #64]
  40f540:	add	x29, sp, #0x40
  40f544:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f548:	add	x8, x8, #0x1a8
  40f54c:	sturb	w0, [x29, #-1]
  40f550:	stur	w1, [x29, #-8]
  40f554:	stur	w2, [x29, #-12]
  40f558:	stur	w3, [x29, #-16]
  40f55c:	ldur	w9, [x29, #-12]
  40f560:	stur	w9, [x29, #-20]
  40f564:	ldur	w9, [x29, #-16]
  40f568:	stur	w9, [x29, #-24]
  40f56c:	stur	wzr, [x29, #-28]
  40f570:	str	x8, [sp, #8]
  40f574:	ldur	w8, [x29, #-28]
  40f578:	cmp	w8, #0x8
  40f57c:	b.ge	40f674 <_ZdlPvm@@Base+0x310>  // b.tcont
  40f580:	mov	x0, #0x3                   	// #3
  40f584:	bl	4019e0 <_Znam@plt>
  40f588:	str	x0, [sp, #24]
  40f58c:	ldurb	w8, [x29, #-1]
  40f590:	ldr	x9, [sp, #24]
  40f594:	strb	w8, [x9]
  40f598:	ldur	w8, [x29, #-28]
  40f59c:	add	w8, w8, #0x30
  40f5a0:	ldr	x9, [sp, #24]
  40f5a4:	strb	w8, [x9, #1]
  40f5a8:	ldr	x9, [sp, #24]
  40f5ac:	mov	w8, #0x0                   	// #0
  40f5b0:	strb	w8, [x9, #2]
  40f5b4:	ldr	x9, [sp, #24]
  40f5b8:	ldur	w8, [x29, #-8]
  40f5bc:	ldur	w10, [x29, #-28]
  40f5c0:	add	w8, w8, w10
  40f5c4:	mov	w0, w8
  40f5c8:	sxtw	x11, w0
  40f5cc:	mov	x12, #0x18                  	// #24
  40f5d0:	mul	x11, x12, x11
  40f5d4:	ldr	x13, [sp, #8]
  40f5d8:	add	x11, x13, x11
  40f5dc:	str	x9, [x11]
  40f5e0:	ldur	w8, [x29, #-20]
  40f5e4:	scvtf	d0, w8
  40f5e8:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  40f5ec:	movk	x9, #0x4039, lsl #48
  40f5f0:	fmov	d1, x9
  40f5f4:	fdiv	d0, d0, d1
  40f5f8:	ldur	w8, [x29, #-8]
  40f5fc:	ldur	w10, [x29, #-28]
  40f600:	add	w8, w8, w10
  40f604:	mov	w0, w8
  40f608:	sxtw	x9, w0
  40f60c:	mul	x9, x12, x9
  40f610:	add	x9, x13, x9
  40f614:	str	d0, [x9, #8]
  40f618:	ldur	w8, [x29, #-24]
  40f61c:	scvtf	d0, w8
  40f620:	fdiv	d0, d0, d1
  40f624:	ldur	w8, [x29, #-8]
  40f628:	ldur	w10, [x29, #-28]
  40f62c:	add	w8, w8, w10
  40f630:	mov	w0, w8
  40f634:	sxtw	x9, w0
  40f638:	mul	x9, x12, x9
  40f63c:	add	x9, x13, x9
  40f640:	str	d0, [x9, #16]
  40f644:	ldur	w8, [x29, #-20]
  40f648:	str	w8, [sp, #20]
  40f64c:	ldur	w8, [x29, #-24]
  40f650:	stur	w8, [x29, #-20]
  40f654:	ldr	w8, [sp, #20]
  40f658:	mov	w10, #0x2                   	// #2
  40f65c:	sdiv	w8, w8, w10
  40f660:	stur	w8, [x29, #-24]
  40f664:	ldur	w8, [x29, #-28]
  40f668:	add	w8, w8, #0x1
  40f66c:	stur	w8, [x29, #-28]
  40f670:	b	40f574 <_ZdlPvm@@Base+0x210>
  40f674:	ldp	x29, x30, [sp, #64]
  40f678:	add	sp, sp, #0x50
  40f67c:	ret
  40f680:	sub	sp, sp, #0x40
  40f684:	stp	x29, x30, [sp, #48]
  40f688:	add	x29, sp, #0x30
  40f68c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  40f690:	add	x8, x8, #0x1a8
  40f694:	stur	x0, [x29, #-8]
  40f698:	stur	w1, [x29, #-12]
  40f69c:	str	d0, [sp, #24]
  40f6a0:	str	d1, [sp, #16]
  40f6a4:	ldur	x0, [x29, #-8]
  40f6a8:	str	x8, [sp]
  40f6ac:	bl	401a80 <strlen@plt>
  40f6b0:	add	x0, x0, #0x1
  40f6b4:	bl	4019e0 <_Znam@plt>
  40f6b8:	str	x0, [sp, #8]
  40f6bc:	ldr	x0, [sp, #8]
  40f6c0:	ldur	x1, [x29, #-8]
  40f6c4:	bl	401b90 <strcpy@plt>
  40f6c8:	ldr	x8, [sp, #8]
  40f6cc:	ldursw	x9, [x29, #-12]
  40f6d0:	mov	x10, #0x18                  	// #24
  40f6d4:	mul	x9, x10, x9
  40f6d8:	ldr	x11, [sp]
  40f6dc:	add	x9, x11, x9
  40f6e0:	str	x8, [x9]
  40f6e4:	ldr	x8, [sp, #24]
  40f6e8:	ldursw	x9, [x29, #-12]
  40f6ec:	mul	x9, x10, x9
  40f6f0:	add	x9, x11, x9
  40f6f4:	str	x8, [x9, #8]
  40f6f8:	ldr	x8, [sp, #16]
  40f6fc:	ldursw	x9, [x29, #-12]
  40f700:	mul	x9, x10, x9
  40f704:	add	x9, x11, x9
  40f708:	str	x8, [x9, #16]
  40f70c:	ldp	x29, x30, [sp, #48]
  40f710:	add	sp, sp, #0x40
  40f714:	ret
  40f718:	sub	sp, sp, #0x30
  40f71c:	stp	x29, x30, [sp, #32]
  40f720:	add	x29, sp, #0x20
  40f724:	mov	w1, #0x1b                  	// #27
  40f728:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f72c:	add	x2, x2, #0x3a7
  40f730:	stur	x0, [x29, #-8]
  40f734:	ldur	x8, [x29, #-8]
  40f738:	cmp	x8, #0x0
  40f73c:	cset	w9, ne  // ne = any
  40f740:	and	w0, w9, #0x1
  40f744:	bl	4069c8 <feof@plt+0x4b18>
  40f748:	str	xzr, [sp, #16]
  40f74c:	ldur	x8, [x29, #-8]
  40f750:	ldrb	w9, [x8]
  40f754:	cbz	w9, 40f7b8 <_ZdlPvm@@Base+0x454>
  40f758:	ldr	x8, [sp, #16]
  40f75c:	lsl	x8, x8, #4
  40f760:	str	x8, [sp, #16]
  40f764:	ldur	x8, [x29, #-8]
  40f768:	add	x9, x8, #0x1
  40f76c:	stur	x9, [x29, #-8]
  40f770:	ldrb	w10, [x8]
  40f774:	mov	w8, w10
  40f778:	ldr	x9, [sp, #16]
  40f77c:	add	x8, x9, x8
  40f780:	str	x8, [sp, #16]
  40f784:	ldr	x8, [sp, #16]
  40f788:	and	x8, x8, #0xf0000000
  40f78c:	str	x8, [sp, #8]
  40f790:	cbz	x8, 40f7b4 <_ZdlPvm@@Base+0x450>
  40f794:	ldr	x8, [sp, #8]
  40f798:	ldr	x9, [sp, #16]
  40f79c:	eor	x8, x9, x8, lsr #24
  40f7a0:	str	x8, [sp, #16]
  40f7a4:	ldr	x8, [sp, #8]
  40f7a8:	ldr	x9, [sp, #16]
  40f7ac:	eor	x8, x9, x8
  40f7b0:	str	x8, [sp, #16]
  40f7b4:	b	40f74c <_ZdlPvm@@Base+0x3e8>
  40f7b8:	ldr	x0, [sp, #16]
  40f7bc:	ldp	x29, x30, [sp, #32]
  40f7c0:	add	sp, sp, #0x30
  40f7c4:	ret
  40f7c8:	sub	sp, sp, #0x30
  40f7cc:	stp	x29, x30, [sp, #32]
  40f7d0:	add	x29, sp, #0x20
  40f7d4:	adrp	x8, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f7d8:	add	x8, x8, #0x3d8
  40f7dc:	adrp	x9, 429000 <stderr@@GLIBC_2.17+0x70>
  40f7e0:	add	x9, x9, #0x60
  40f7e4:	stur	w0, [x29, #-4]
  40f7e8:	str	x8, [sp, #16]
  40f7ec:	str	x9, [sp, #8]
  40f7f0:	ldr	x8, [sp, #16]
  40f7f4:	ldr	w9, [x8]
  40f7f8:	ldur	w10, [x29, #-4]
  40f7fc:	cmp	w9, w10
  40f800:	b.hi	40f838 <_ZdlPvm@@Base+0x4d4>  // b.pmore
  40f804:	ldr	x8, [sp, #16]
  40f808:	ldr	w9, [x8]
  40f80c:	cbnz	w9, 40f828 <_ZdlPvm@@Base+0x4c4>
  40f810:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f814:	add	x0, x0, #0x3c4
  40f818:	ldr	x1, [sp, #8]
  40f81c:	ldr	x2, [sp, #8]
  40f820:	ldr	x3, [sp, #8]
  40f824:	bl	406af0 <feof@plt+0x4c40>
  40f828:	ldr	x8, [sp, #16]
  40f82c:	add	x8, x8, #0x4
  40f830:	str	x8, [sp, #16]
  40f834:	b	40f7f0 <_ZdlPvm@@Base+0x48c>
  40f838:	ldr	x8, [sp, #16]
  40f83c:	ldr	w0, [x8]
  40f840:	ldp	x29, x30, [sp, #32]
  40f844:	add	sp, sp, #0x30
  40f848:	ret
  40f84c:	sub	sp, sp, #0x80
  40f850:	stp	x29, x30, [sp, #112]
  40f854:	add	x29, sp, #0x70
  40f858:	mov	x8, xzr
  40f85c:	adrp	x9, 412000 <_ZdlPvm@@Base+0x2c9c>
  40f860:	add	x9, x9, #0xe1e
  40f864:	stur	x0, [x29, #-8]
  40f868:	stur	x1, [x29, #-16]
  40f86c:	stur	x2, [x29, #-24]
  40f870:	stur	w3, [x29, #-28]
  40f874:	stur	w4, [x29, #-32]
  40f878:	ldur	x10, [x29, #-8]
  40f87c:	stur	x8, [x29, #-40]
  40f880:	ldur	w11, [x29, #-28]
  40f884:	str	x9, [sp, #56]
  40f888:	str	x10, [sp, #48]
  40f88c:	cbz	w11, 40f8a0 <_ZdlPvm@@Base+0x53c>
  40f890:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  40f894:	add	x0, x0, #0x430
  40f898:	bl	401e10 <getenv@plt>
  40f89c:	stur	x0, [x29, #-40]
  40f8a0:	mov	x8, xzr
  40f8a4:	stur	x8, [x29, #-48]
  40f8a8:	ldur	x8, [x29, #-16]
  40f8ac:	cbz	x8, 40f8bc <_ZdlPvm@@Base+0x558>
  40f8b0:	ldur	x0, [x29, #-16]
  40f8b4:	bl	401e10 <getenv@plt>
  40f8b8:	stur	x0, [x29, #-48]
  40f8bc:	ldur	x8, [x29, #-48]
  40f8c0:	cbz	x8, 40f8e4 <_ZdlPvm@@Base+0x580>
  40f8c4:	ldur	x8, [x29, #-48]
  40f8c8:	ldrb	w9, [x8]
  40f8cc:	cbz	w9, 40f8e4 <_ZdlPvm@@Base+0x580>
  40f8d0:	ldur	x0, [x29, #-48]
  40f8d4:	bl	401a80 <strlen@plt>
  40f8d8:	add	x8, x0, #0x1
  40f8dc:	str	x8, [sp, #40]
  40f8e0:	b	40f8ec <_ZdlPvm@@Base+0x588>
  40f8e4:	mov	x8, xzr
  40f8e8:	str	x8, [sp, #40]
  40f8ec:	ldr	x8, [sp, #40]
  40f8f0:	ldur	w9, [x29, #-32]
  40f8f4:	mov	w10, wzr
  40f8f8:	mov	w11, #0x2                   	// #2
  40f8fc:	cmp	w9, #0x0
  40f900:	csel	w9, w11, w10, ne  // ne = any
  40f904:	add	x8, x8, w9, sxtw
  40f908:	ldur	x12, [x29, #-40]
  40f90c:	str	x8, [sp, #32]
  40f910:	cbz	x12, 40f934 <_ZdlPvm@@Base+0x5d0>
  40f914:	ldur	x8, [x29, #-40]
  40f918:	ldrb	w9, [x8]
  40f91c:	cbz	w9, 40f934 <_ZdlPvm@@Base+0x5d0>
  40f920:	ldur	x0, [x29, #-40]
  40f924:	bl	401a80 <strlen@plt>
  40f928:	add	x8, x0, #0x1
  40f92c:	str	x8, [sp, #24]
  40f930:	b	40f93c <_ZdlPvm@@Base+0x5d8>
  40f934:	mov	x8, xzr
  40f938:	str	x8, [sp, #24]
  40f93c:	ldr	x8, [sp, #24]
  40f940:	ldr	x9, [sp, #32]
  40f944:	add	x8, x9, x8
  40f948:	ldur	x10, [x29, #-24]
  40f94c:	str	x8, [sp, #16]
  40f950:	cbz	x10, 40f970 <_ZdlPvm@@Base+0x60c>
  40f954:	ldur	x8, [x29, #-24]
  40f958:	ldrb	w9, [x8]
  40f95c:	cbz	w9, 40f970 <_ZdlPvm@@Base+0x60c>
  40f960:	ldur	x0, [x29, #-24]
  40f964:	bl	401a80 <strlen@plt>
  40f968:	str	x0, [sp, #8]
  40f96c:	b	40f978 <_ZdlPvm@@Base+0x614>
  40f970:	mov	x8, xzr
  40f974:	str	x8, [sp, #8]
  40f978:	ldr	x8, [sp, #8]
  40f97c:	ldr	x9, [sp, #16]
  40f980:	add	x8, x9, x8
  40f984:	add	x0, x8, #0x1
  40f988:	bl	4019e0 <_Znam@plt>
  40f98c:	ldr	x8, [sp, #48]
  40f990:	str	x0, [x8]
  40f994:	ldr	x9, [x8]
  40f998:	mov	w10, #0x0                   	// #0
  40f99c:	strb	w10, [x9]
  40f9a0:	ldur	x9, [x29, #-48]
  40f9a4:	cbz	x9, 40f9d8 <_ZdlPvm@@Base+0x674>
  40f9a8:	ldur	x8, [x29, #-48]
  40f9ac:	ldrb	w9, [x8]
  40f9b0:	cbz	w9, 40f9d8 <_ZdlPvm@@Base+0x674>
  40f9b4:	ldr	x8, [sp, #48]
  40f9b8:	ldr	x0, [x8]
  40f9bc:	ldur	x1, [x29, #-48]
  40f9c0:	bl	401e90 <strcat@plt>
  40f9c4:	ldr	x8, [sp, #48]
  40f9c8:	ldr	x9, [x8]
  40f9cc:	mov	x0, x9
  40f9d0:	ldr	x1, [sp, #56]
  40f9d4:	bl	401e90 <strcat@plt>
  40f9d8:	ldur	w8, [x29, #-32]
  40f9dc:	cbz	w8, 40fa08 <_ZdlPvm@@Base+0x6a4>
  40f9e0:	ldr	x8, [sp, #48]
  40f9e4:	ldr	x0, [x8]
  40f9e8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40f9ec:	add	x1, x1, #0xc97
  40f9f0:	bl	401e90 <strcat@plt>
  40f9f4:	ldr	x8, [sp, #48]
  40f9f8:	ldr	x9, [x8]
  40f9fc:	mov	x0, x9
  40fa00:	ldr	x1, [sp, #56]
  40fa04:	bl	401e90 <strcat@plt>
  40fa08:	ldur	x8, [x29, #-40]
  40fa0c:	cbz	x8, 40fa40 <_ZdlPvm@@Base+0x6dc>
  40fa10:	ldur	x8, [x29, #-40]
  40fa14:	ldrb	w9, [x8]
  40fa18:	cbz	w9, 40fa40 <_ZdlPvm@@Base+0x6dc>
  40fa1c:	ldr	x8, [sp, #48]
  40fa20:	ldr	x0, [x8]
  40fa24:	ldur	x1, [x29, #-40]
  40fa28:	bl	401e90 <strcat@plt>
  40fa2c:	ldr	x8, [sp, #48]
  40fa30:	ldr	x9, [x8]
  40fa34:	mov	x0, x9
  40fa38:	ldr	x1, [sp, #56]
  40fa3c:	bl	401e90 <strcat@plt>
  40fa40:	ldur	x8, [x29, #-24]
  40fa44:	cbz	x8, 40fa64 <_ZdlPvm@@Base+0x700>
  40fa48:	ldur	x8, [x29, #-24]
  40fa4c:	ldrb	w9, [x8]
  40fa50:	cbz	w9, 40fa64 <_ZdlPvm@@Base+0x700>
  40fa54:	ldr	x8, [sp, #48]
  40fa58:	ldr	x0, [x8]
  40fa5c:	ldur	x1, [x29, #-24]
  40fa60:	bl	401e90 <strcat@plt>
  40fa64:	ldr	x8, [sp, #48]
  40fa68:	ldr	x0, [x8]
  40fa6c:	bl	401a80 <strlen@plt>
  40fa70:	ldr	x8, [sp, #48]
  40fa74:	str	w0, [x8, #8]
  40fa78:	ldp	x29, x30, [sp, #112]
  40fa7c:	add	sp, sp, #0x80
  40fa80:	ret
  40fa84:	sub	sp, sp, #0x20
  40fa88:	stp	x29, x30, [sp, #16]
  40fa8c:	add	x29, sp, #0x10
  40fa90:	str	x0, [sp, #8]
  40fa94:	ldr	x8, [sp, #8]
  40fa98:	ldr	x8, [x8]
  40fa9c:	str	x8, [sp]
  40faa0:	cbz	x8, 40faac <_ZdlPvm@@Base+0x748>
  40faa4:	ldr	x0, [sp]
  40faa8:	bl	401cf0 <_ZdaPv@plt>
  40faac:	ldp	x29, x30, [sp, #16]
  40fab0:	add	sp, sp, #0x20
  40fab4:	ret
  40fab8:	sub	sp, sp, #0x50
  40fabc:	stp	x29, x30, [sp, #64]
  40fac0:	add	x29, sp, #0x40
  40fac4:	stur	x0, [x29, #-8]
  40fac8:	stur	x1, [x29, #-16]
  40facc:	ldur	x8, [x29, #-8]
  40fad0:	ldr	x9, [x8]
  40fad4:	stur	x9, [x29, #-24]
  40fad8:	ldur	x0, [x29, #-24]
  40fadc:	str	x8, [sp, #16]
  40fae0:	bl	401a80 <strlen@plt>
  40fae4:	stur	w0, [x29, #-28]
  40fae8:	ldur	x0, [x29, #-16]
  40faec:	bl	401a80 <strlen@plt>
  40faf0:	str	w0, [sp, #32]
  40faf4:	ldur	w10, [x29, #-28]
  40faf8:	add	w10, w10, #0x1
  40fafc:	ldr	w11, [sp, #32]
  40fb00:	add	w10, w10, w11
  40fb04:	add	w10, w10, #0x1
  40fb08:	mov	w8, w10
  40fb0c:	ubfx	x0, x8, #0, #32
  40fb10:	bl	4019e0 <_Znam@plt>
  40fb14:	ldr	x8, [sp, #16]
  40fb18:	str	x0, [x8]
  40fb1c:	ldr	x0, [x8]
  40fb20:	ldur	x1, [x29, #-24]
  40fb24:	ldur	w10, [x29, #-28]
  40fb28:	ldr	w11, [x8, #8]
  40fb2c:	subs	w10, w10, w11
  40fb30:	mov	w9, w10
  40fb34:	ubfx	x2, x9, #0, #32
  40fb38:	bl	401a00 <memcpy@plt>
  40fb3c:	ldr	x8, [sp, #16]
  40fb40:	ldr	x9, [x8]
  40fb44:	str	x9, [sp, #24]
  40fb48:	ldur	w10, [x29, #-28]
  40fb4c:	ldr	w11, [x8, #8]
  40fb50:	subs	w10, w10, w11
  40fb54:	ldr	x9, [sp, #24]
  40fb58:	mov	w12, w10
  40fb5c:	ubfx	x12, x12, #0, #32
  40fb60:	add	x9, x9, x12
  40fb64:	str	x9, [sp, #24]
  40fb68:	ldr	w10, [x8, #8]
  40fb6c:	cbnz	w10, 40fb84 <_ZdlPvm@@Base+0x820>
  40fb70:	ldr	x8, [sp, #24]
  40fb74:	add	x9, x8, #0x1
  40fb78:	str	x9, [sp, #24]
  40fb7c:	mov	w10, #0x3a                  	// #58
  40fb80:	strb	w10, [x8]
  40fb84:	ldr	x0, [sp, #24]
  40fb88:	ldur	x1, [x29, #-16]
  40fb8c:	ldr	w8, [sp, #32]
  40fb90:	mov	w2, w8
  40fb94:	bl	401a00 <memcpy@plt>
  40fb98:	ldr	w8, [sp, #32]
  40fb9c:	mov	w9, w8
  40fba0:	ldr	x10, [sp, #24]
  40fba4:	add	x9, x10, x9
  40fba8:	str	x9, [sp, #24]
  40fbac:	ldr	x9, [sp, #16]
  40fbb0:	ldr	w8, [x9, #8]
  40fbb4:	cmp	w8, #0x0
  40fbb8:	cset	w8, ls  // ls = plast
  40fbbc:	tbnz	w8, #0, 40fc24 <_ZdlPvm@@Base+0x8c0>
  40fbc0:	ldr	x8, [sp, #24]
  40fbc4:	add	x9, x8, #0x1
  40fbc8:	str	x9, [sp, #24]
  40fbcc:	mov	w10, #0x3a                  	// #58
  40fbd0:	strb	w10, [x8]
  40fbd4:	ldr	x0, [sp, #24]
  40fbd8:	ldur	x8, [x29, #-24]
  40fbdc:	ldur	w10, [x29, #-28]
  40fbe0:	mov	w9, w10
  40fbe4:	add	x8, x8, x9
  40fbe8:	ldr	x9, [sp, #16]
  40fbec:	ldr	w10, [x9, #8]
  40fbf0:	mov	w11, w10
  40fbf4:	mov	x12, xzr
  40fbf8:	subs	x11, x12, x11
  40fbfc:	add	x1, x8, x11
  40fc00:	ldr	w10, [x9, #8]
  40fc04:	mov	w2, w10
  40fc08:	bl	401a00 <memcpy@plt>
  40fc0c:	ldr	x8, [sp, #16]
  40fc10:	ldr	w10, [x8, #8]
  40fc14:	mov	w9, w10
  40fc18:	ldr	x11, [sp, #24]
  40fc1c:	add	x9, x11, x9
  40fc20:	str	x9, [sp, #24]
  40fc24:	ldr	x8, [sp, #24]
  40fc28:	add	x9, x8, #0x1
  40fc2c:	str	x9, [sp, #24]
  40fc30:	mov	w10, #0x0                   	// #0
  40fc34:	strb	w10, [x8]
  40fc38:	ldur	x8, [x29, #-24]
  40fc3c:	str	x8, [sp, #8]
  40fc40:	cbz	x8, 40fc4c <_ZdlPvm@@Base+0x8e8>
  40fc44:	ldr	x0, [sp, #8]
  40fc48:	bl	401cf0 <_ZdaPv@plt>
  40fc4c:	ldp	x29, x30, [sp, #64]
  40fc50:	add	sp, sp, #0x50
  40fc54:	ret
  40fc58:	sub	sp, sp, #0x90
  40fc5c:	stp	x29, x30, [sp, #128]
  40fc60:	add	x29, sp, #0x80
  40fc64:	mov	w8, #0x61                  	// #97
  40fc68:	adrp	x9, 414000 <_ZdlPvm@@Base+0x4c9c>
  40fc6c:	add	x9, x9, #0x435
  40fc70:	stur	x0, [x29, #-16]
  40fc74:	stur	x1, [x29, #-24]
  40fc78:	stur	x2, [x29, #-32]
  40fc7c:	ldur	x10, [x29, #-16]
  40fc80:	ldur	x11, [x29, #-24]
  40fc84:	cmp	x11, #0x0
  40fc88:	cset	w12, ne  // ne = any
  40fc8c:	and	w0, w12, #0x1
  40fc90:	mov	w1, w8
  40fc94:	mov	x2, x9
  40fc98:	str	x10, [sp, #24]
  40fc9c:	bl	4069c8 <feof@plt+0x4b18>
  40fca0:	ldur	x9, [x29, #-24]
  40fca4:	ldrb	w8, [x9]
  40fca8:	cmp	w8, #0x2f
  40fcac:	b.eq	40fcc0 <_ZdlPvm@@Base+0x95c>  // b.none
  40fcb0:	ldr	x8, [sp, #24]
  40fcb4:	ldr	x9, [x8]
  40fcb8:	ldrb	w10, [x9]
  40fcbc:	cbnz	w10, 40fd0c <_ZdlPvm@@Base+0x9a8>
  40fcc0:	ldur	x0, [x29, #-24]
  40fcc4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40fcc8:	add	x1, x1, #0xdf7
  40fccc:	bl	401d70 <fopen@plt>
  40fcd0:	stur	x0, [x29, #-40]
  40fcd4:	ldur	x8, [x29, #-40]
  40fcd8:	cbz	x8, 40fd00 <_ZdlPvm@@Base+0x99c>
  40fcdc:	ldur	x8, [x29, #-32]
  40fce0:	cbz	x8, 40fcf4 <_ZdlPvm@@Base+0x990>
  40fce4:	ldur	x0, [x29, #-24]
  40fce8:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40fcec:	ldur	x8, [x29, #-32]
  40fcf0:	str	x0, [x8]
  40fcf4:	ldur	x8, [x29, #-40]
  40fcf8:	stur	x8, [x29, #-8]
  40fcfc:	b	40febc <_ZdlPvm@@Base+0xb58>
  40fd00:	mov	x8, xzr
  40fd04:	stur	x8, [x29, #-8]
  40fd08:	b	40febc <_ZdlPvm@@Base+0xb58>
  40fd0c:	ldur	x0, [x29, #-24]
  40fd10:	bl	401a80 <strlen@plt>
  40fd14:	stur	w0, [x29, #-44]
  40fd18:	ldr	x8, [sp, #24]
  40fd1c:	ldr	x9, [x8]
  40fd20:	stur	x9, [x29, #-56]
  40fd24:	ldur	x0, [x29, #-56]
  40fd28:	mov	w1, #0x3a                  	// #58
  40fd2c:	bl	401b30 <strchr@plt>
  40fd30:	str	x0, [sp, #64]
  40fd34:	ldr	x8, [sp, #64]
  40fd38:	cbnz	x8, 40fd50 <_ZdlPvm@@Base+0x9ec>
  40fd3c:	ldur	x0, [x29, #-56]
  40fd40:	mov	w8, wzr
  40fd44:	mov	w1, w8
  40fd48:	bl	401b30 <strchr@plt>
  40fd4c:	str	x0, [sp, #64]
  40fd50:	ldr	x8, [sp, #64]
  40fd54:	ldur	x9, [x29, #-56]
  40fd58:	mov	w10, #0x0                   	// #0
  40fd5c:	cmp	x8, x9
  40fd60:	str	w10, [sp, #20]
  40fd64:	b.ls	40fd88 <_ZdlPvm@@Base+0xa24>  // b.plast
  40fd68:	ldr	x8, [sp, #64]
  40fd6c:	ldurb	w1, [x8, #-1]
  40fd70:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  40fd74:	add	x0, x0, #0xeee
  40fd78:	bl	401b30 <strchr@plt>
  40fd7c:	cmp	x0, #0x0
  40fd80:	cset	w9, eq  // eq = none
  40fd84:	str	w9, [sp, #20]
  40fd88:	ldr	w8, [sp, #20]
  40fd8c:	and	w8, w8, #0x1
  40fd90:	str	w8, [sp, #60]
  40fd94:	ldr	x9, [sp, #64]
  40fd98:	ldur	x10, [x29, #-56]
  40fd9c:	subs	x9, x9, x10
  40fda0:	ldrsw	x10, [sp, #60]
  40fda4:	add	x9, x9, x10
  40fda8:	ldur	w8, [x29, #-44]
  40fdac:	mov	w10, w8
  40fdb0:	add	x9, x9, x10
  40fdb4:	add	x0, x9, #0x1
  40fdb8:	bl	4019e0 <_Znam@plt>
  40fdbc:	str	x0, [sp, #48]
  40fdc0:	ldr	x0, [sp, #48]
  40fdc4:	ldur	x1, [x29, #-56]
  40fdc8:	ldr	x9, [sp, #64]
  40fdcc:	ldur	x10, [x29, #-56]
  40fdd0:	subs	x2, x9, x10
  40fdd4:	bl	401a00 <memcpy@plt>
  40fdd8:	ldr	w8, [sp, #60]
  40fddc:	cbz	w8, 40fdfc <_ZdlPvm@@Base+0xa98>
  40fde0:	ldr	x8, [sp, #48]
  40fde4:	ldr	x9, [sp, #64]
  40fde8:	ldur	x10, [x29, #-56]
  40fdec:	subs	x9, x9, x10
  40fdf0:	add	x8, x8, x9
  40fdf4:	mov	w11, #0x2f                  	// #47
  40fdf8:	strb	w11, [x8]
  40fdfc:	ldr	x8, [sp, #48]
  40fe00:	ldr	x9, [sp, #64]
  40fe04:	ldur	x10, [x29, #-56]
  40fe08:	subs	x9, x9, x10
  40fe0c:	add	x8, x8, x9
  40fe10:	ldrsw	x9, [sp, #60]
  40fe14:	add	x0, x8, x9
  40fe18:	ldur	x1, [x29, #-24]
  40fe1c:	bl	401b90 <strcpy@plt>
  40fe20:	ldr	x8, [sp, #48]
  40fe24:	mov	x0, x8
  40fe28:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40fe2c:	str	x0, [sp, #40]
  40fe30:	ldr	x8, [sp, #48]
  40fe34:	str	x8, [sp, #8]
  40fe38:	cbz	x8, 40fe44 <_ZdlPvm@@Base+0xae0>
  40fe3c:	ldr	x0, [sp, #8]
  40fe40:	bl	401cf0 <_ZdaPv@plt>
  40fe44:	ldr	x0, [sp, #40]
  40fe48:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40fe4c:	add	x1, x1, #0xdf7
  40fe50:	bl	401d70 <fopen@plt>
  40fe54:	str	x0, [sp, #32]
  40fe58:	ldr	x8, [sp, #32]
  40fe5c:	cbz	x8, 40fe8c <_ZdlPvm@@Base+0xb28>
  40fe60:	ldur	x8, [x29, #-32]
  40fe64:	cbz	x8, 40fe78 <_ZdlPvm@@Base+0xb14>
  40fe68:	ldr	x8, [sp, #40]
  40fe6c:	ldur	x9, [x29, #-32]
  40fe70:	str	x8, [x9]
  40fe74:	b	40fe80 <_ZdlPvm@@Base+0xb1c>
  40fe78:	ldr	x0, [sp, #40]
  40fe7c:	bl	401b20 <free@plt>
  40fe80:	ldr	x8, [sp, #32]
  40fe84:	stur	x8, [x29, #-8]
  40fe88:	b	40febc <_ZdlPvm@@Base+0xb58>
  40fe8c:	ldr	x0, [sp, #40]
  40fe90:	bl	401b20 <free@plt>
  40fe94:	ldr	x8, [sp, #64]
  40fe98:	ldrb	w9, [x8]
  40fe9c:	cbnz	w9, 40fea4 <_ZdlPvm@@Base+0xb40>
  40fea0:	b	40feb4 <_ZdlPvm@@Base+0xb50>
  40fea4:	ldr	x8, [sp, #64]
  40fea8:	add	x8, x8, #0x1
  40feac:	stur	x8, [x29, #-56]
  40feb0:	b	40fd24 <_ZdlPvm@@Base+0x9c0>
  40feb4:	mov	x8, xzr
  40feb8:	stur	x8, [x29, #-8]
  40febc:	ldur	x0, [x29, #-8]
  40fec0:	ldp	x29, x30, [sp, #128]
  40fec4:	add	sp, sp, #0x90
  40fec8:	ret
  40fecc:	sub	sp, sp, #0xb0
  40fed0:	stp	x29, x30, [sp, #160]
  40fed4:	add	x29, sp, #0xa0
  40fed8:	stur	x0, [x29, #-16]
  40fedc:	stur	x1, [x29, #-24]
  40fee0:	stur	x2, [x29, #-32]
  40fee4:	stur	x3, [x29, #-40]
  40fee8:	ldur	x8, [x29, #-16]
  40feec:	ldur	x9, [x29, #-40]
  40fef0:	str	x8, [sp, #32]
  40fef4:	cbnz	x9, 40ff04 <_ZdlPvm@@Base+0xba0>
  40fef8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x3c9c>
  40fefc:	add	x8, x8, #0xdf7
  40ff00:	stur	x8, [x29, #-40]
  40ff04:	ldur	x0, [x29, #-40]
  40ff08:	mov	w1, #0x72                  	// #114
  40ff0c:	bl	401b30 <strchr@plt>
  40ff10:	cmp	x0, #0x0
  40ff14:	cset	w8, ne  // ne = any
  40ff18:	and	w8, w8, #0x1
  40ff1c:	sturb	w8, [x29, #-41]
  40ff20:	ldur	x9, [x29, #-24]
  40ff24:	cbz	x9, 40ff3c <_ZdlPvm@@Base+0xbd8>
  40ff28:	ldur	x0, [x29, #-24]
  40ff2c:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  40ff30:	add	x1, x1, #0x9a4
  40ff34:	bl	401d90 <strcmp@plt>
  40ff38:	cbnz	w0, 40ffa8 <_ZdlPvm@@Base+0xc44>
  40ff3c:	ldur	x8, [x29, #-32]
  40ff40:	cbz	x8, 40ff6c <_ZdlPvm@@Base+0xc08>
  40ff44:	ldurb	w8, [x29, #-41]
  40ff48:	adrp	x9, 414000 <_ZdlPvm@@Base+0x4c9c>
  40ff4c:	add	x9, x9, #0x456
  40ff50:	adrp	x10, 412000 <_ZdlPvm@@Base+0x2c9c>
  40ff54:	add	x10, x10, #0xceb
  40ff58:	tst	w8, #0x1
  40ff5c:	csel	x0, x10, x9, ne  // ne = any
  40ff60:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40ff64:	ldur	x9, [x29, #-32]
  40ff68:	str	x0, [x9]
  40ff6c:	ldurb	w8, [x29, #-41]
  40ff70:	tbnz	w8, #0, 40ff78 <_ZdlPvm@@Base+0xc14>
  40ff74:	b	40ff8c <_ZdlPvm@@Base+0xc28>
  40ff78:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ff7c:	add	x8, x8, #0xf80
  40ff80:	ldr	x8, [x8]
  40ff84:	str	x8, [sp, #24]
  40ff88:	b	40ff9c <_ZdlPvm@@Base+0xc38>
  40ff8c:	adrp	x8, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  40ff90:	add	x8, x8, #0xf88
  40ff94:	ldr	x8, [x8]
  40ff98:	str	x8, [sp, #24]
  40ff9c:	ldr	x8, [sp, #24]
  40ffa0:	stur	x8, [x29, #-8]
  40ffa4:	b	41020c <_ZdlPvm@@Base+0xea8>
  40ffa8:	ldurb	w8, [x29, #-41]
  40ffac:	tbnz	w8, #0, 40ffb4 <_ZdlPvm@@Base+0xc50>
  40ffb0:	b	40ffd4 <_ZdlPvm@@Base+0xc70>
  40ffb4:	ldur	x8, [x29, #-24]
  40ffb8:	ldrb	w9, [x8]
  40ffbc:	cmp	w9, #0x2f
  40ffc0:	b.eq	40ffd4 <_ZdlPvm@@Base+0xc70>  // b.none
  40ffc4:	ldr	x8, [sp, #32]
  40ffc8:	ldr	x9, [x8]
  40ffcc:	ldrb	w10, [x9]
  40ffd0:	cbnz	w10, 41001c <_ZdlPvm@@Base+0xcb8>
  40ffd4:	ldur	x0, [x29, #-24]
  40ffd8:	ldur	x1, [x29, #-40]
  40ffdc:	bl	401d70 <fopen@plt>
  40ffe0:	stur	x0, [x29, #-56]
  40ffe4:	ldur	x8, [x29, #-56]
  40ffe8:	cbz	x8, 410010 <_ZdlPvm@@Base+0xcac>
  40ffec:	ldur	x8, [x29, #-32]
  40fff0:	cbz	x8, 410004 <_ZdlPvm@@Base+0xca0>
  40fff4:	ldur	x0, [x29, #-24]
  40fff8:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  40fffc:	ldur	x8, [x29, #-32]
  410000:	str	x0, [x8]
  410004:	ldur	x8, [x29, #-56]
  410008:	stur	x8, [x29, #-8]
  41000c:	b	41020c <_ZdlPvm@@Base+0xea8>
  410010:	mov	x8, xzr
  410014:	stur	x8, [x29, #-8]
  410018:	b	41020c <_ZdlPvm@@Base+0xea8>
  41001c:	ldur	x0, [x29, #-24]
  410020:	bl	401a80 <strlen@plt>
  410024:	stur	w0, [x29, #-60]
  410028:	ldr	x8, [sp, #32]
  41002c:	ldr	x9, [x8]
  410030:	stur	x9, [x29, #-72]
  410034:	ldur	x0, [x29, #-72]
  410038:	mov	w1, #0x3a                  	// #58
  41003c:	bl	401b30 <strchr@plt>
  410040:	str	x0, [sp, #80]
  410044:	ldr	x8, [sp, #80]
  410048:	cbnz	x8, 410060 <_ZdlPvm@@Base+0xcfc>
  41004c:	ldur	x0, [x29, #-72]
  410050:	mov	w8, wzr
  410054:	mov	w1, w8
  410058:	bl	401b30 <strchr@plt>
  41005c:	str	x0, [sp, #80]
  410060:	ldr	x8, [sp, #80]
  410064:	ldur	x9, [x29, #-72]
  410068:	mov	w10, #0x0                   	// #0
  41006c:	cmp	x8, x9
  410070:	str	w10, [sp, #20]
  410074:	b.ls	410098 <_ZdlPvm@@Base+0xd34>  // b.plast
  410078:	ldr	x8, [sp, #80]
  41007c:	ldurb	w1, [x8, #-1]
  410080:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  410084:	add	x0, x0, #0xeee
  410088:	bl	401b30 <strchr@plt>
  41008c:	cmp	x0, #0x0
  410090:	cset	w9, eq  // eq = none
  410094:	str	w9, [sp, #20]
  410098:	ldr	w8, [sp, #20]
  41009c:	and	w8, w8, #0x1
  4100a0:	str	w8, [sp, #76]
  4100a4:	ldr	x9, [sp, #80]
  4100a8:	ldur	x10, [x29, #-72]
  4100ac:	subs	x9, x9, x10
  4100b0:	ldrsw	x10, [sp, #76]
  4100b4:	add	x9, x9, x10
  4100b8:	ldur	w8, [x29, #-60]
  4100bc:	mov	w10, w8
  4100c0:	add	x9, x9, x10
  4100c4:	add	x0, x9, #0x1
  4100c8:	bl	4019e0 <_Znam@plt>
  4100cc:	str	x0, [sp, #64]
  4100d0:	ldr	x0, [sp, #64]
  4100d4:	ldur	x1, [x29, #-72]
  4100d8:	ldr	x9, [sp, #80]
  4100dc:	ldur	x10, [x29, #-72]
  4100e0:	subs	x2, x9, x10
  4100e4:	bl	401a00 <memcpy@plt>
  4100e8:	ldr	w8, [sp, #76]
  4100ec:	cbz	w8, 41010c <_ZdlPvm@@Base+0xda8>
  4100f0:	ldr	x8, [sp, #64]
  4100f4:	ldr	x9, [sp, #80]
  4100f8:	ldur	x10, [x29, #-72]
  4100fc:	subs	x9, x9, x10
  410100:	add	x8, x8, x9
  410104:	mov	w11, #0x2f                  	// #47
  410108:	strb	w11, [x8]
  41010c:	ldr	x8, [sp, #64]
  410110:	ldr	x9, [sp, #80]
  410114:	ldur	x10, [x29, #-72]
  410118:	subs	x9, x9, x10
  41011c:	add	x8, x8, x9
  410120:	ldrsw	x9, [sp, #76]
  410124:	add	x0, x8, x9
  410128:	ldur	x1, [x29, #-24]
  41012c:	bl	401b90 <strcpy@plt>
  410130:	ldr	x8, [sp, #64]
  410134:	mov	x0, x8
  410138:	bl	4113b8 <_ZdlPvm@@Base+0x2054>
  41013c:	str	x0, [sp, #56]
  410140:	ldr	x8, [sp, #64]
  410144:	str	x8, [sp, #8]
  410148:	cbz	x8, 410154 <_ZdlPvm@@Base+0xdf0>
  41014c:	ldr	x0, [sp, #8]
  410150:	bl	401cf0 <_ZdaPv@plt>
  410154:	ldr	x0, [sp, #56]
  410158:	ldur	x1, [x29, #-40]
  41015c:	bl	401d70 <fopen@plt>
  410160:	str	x0, [sp, #48]
  410164:	ldr	x8, [sp, #48]
  410168:	cbz	x8, 410198 <_ZdlPvm@@Base+0xe34>
  41016c:	ldur	x8, [x29, #-32]
  410170:	cbz	x8, 410184 <_ZdlPvm@@Base+0xe20>
  410174:	ldr	x8, [sp, #56]
  410178:	ldur	x9, [x29, #-32]
  41017c:	str	x8, [x9]
  410180:	b	41018c <_ZdlPvm@@Base+0xe28>
  410184:	ldr	x0, [sp, #56]
  410188:	bl	401b20 <free@plt>
  41018c:	ldr	x8, [sp, #48]
  410190:	stur	x8, [x29, #-8]
  410194:	b	41020c <_ZdlPvm@@Base+0xea8>
  410198:	bl	401d00 <__errno_location@plt>
  41019c:	ldr	w8, [x0]
  4101a0:	str	w8, [sp, #44]
  4101a4:	ldr	x0, [sp, #56]
  4101a8:	bl	401b20 <free@plt>
  4101ac:	ldr	w8, [sp, #44]
  4101b0:	cmp	w8, #0x2
  4101b4:	b.eq	4101d8 <_ZdlPvm@@Base+0xe74>  // b.none
  4101b8:	ldr	w8, [sp, #44]
  4101bc:	str	w8, [sp, #4]
  4101c0:	bl	401d00 <__errno_location@plt>
  4101c4:	ldr	w8, [sp, #4]
  4101c8:	str	w8, [x0]
  4101cc:	mov	x9, xzr
  4101d0:	stur	x9, [x29, #-8]
  4101d4:	b	41020c <_ZdlPvm@@Base+0xea8>
  4101d8:	ldr	x8, [sp, #80]
  4101dc:	ldrb	w9, [x8]
  4101e0:	cbnz	w9, 4101e8 <_ZdlPvm@@Base+0xe84>
  4101e4:	b	4101f8 <_ZdlPvm@@Base+0xe94>
  4101e8:	ldr	x8, [sp, #80]
  4101ec:	add	x8, x8, #0x1
  4101f0:	stur	x8, [x29, #-72]
  4101f4:	b	410034 <_ZdlPvm@@Base+0xcd0>
  4101f8:	bl	401d00 <__errno_location@plt>
  4101fc:	mov	w8, #0x2                   	// #2
  410200:	str	w8, [x0]
  410204:	mov	x9, xzr
  410208:	stur	x9, [x29, #-8]
  41020c:	ldur	x0, [x29, #-8]
  410210:	ldp	x29, x30, [sp, #160]
  410214:	add	sp, sp, #0xb0
  410218:	ret
  41021c:	sub	sp, sp, #0x10
  410220:	mov	x8, xzr
  410224:	str	x0, [sp, #8]
  410228:	ldr	x9, [sp, #8]
  41022c:	str	x8, [x9]
  410230:	str	wzr, [x9, #8]
  410234:	str	wzr, [x9, #12]
  410238:	add	sp, sp, #0x10
  41023c:	ret
  410240:	sub	sp, sp, #0x30
  410244:	stp	x29, x30, [sp, #32]
  410248:	add	x29, sp, #0x20
  41024c:	mov	w8, #0x57                  	// #87
  410250:	adrp	x9, 414000 <_ZdlPvm@@Base+0x4c9c>
  410254:	add	x9, x9, #0x45d
  410258:	stur	x0, [x29, #-8]
  41025c:	str	x1, [sp, #16]
  410260:	str	w2, [sp, #12]
  410264:	ldur	x10, [x29, #-8]
  410268:	ldr	w11, [sp, #12]
  41026c:	str	w11, [x10, #8]
  410270:	ldr	w11, [sp, #12]
  410274:	cmp	w11, #0x0
  410278:	cset	w11, ge  // ge = tcont
  41027c:	and	w0, w11, #0x1
  410280:	mov	w1, w8
  410284:	mov	x2, x9
  410288:	str	x10, [sp]
  41028c:	bl	4069c8 <feof@plt+0x4b18>
  410290:	ldr	w0, [sp, #12]
  410294:	ldr	x9, [sp]
  410298:	add	x1, x9, #0xc
  41029c:	bl	4102d0 <_ZdlPvm@@Base+0xf6c>
  4102a0:	ldr	x9, [sp]
  4102a4:	str	x0, [x9]
  4102a8:	ldr	w8, [sp, #12]
  4102ac:	cbz	w8, 4102c4 <_ZdlPvm@@Base+0xf60>
  4102b0:	ldr	x8, [sp]
  4102b4:	ldr	x0, [x8]
  4102b8:	ldr	x1, [sp, #16]
  4102bc:	ldrsw	x2, [sp, #12]
  4102c0:	bl	401a00 <memcpy@plt>
  4102c4:	ldp	x29, x30, [sp, #32]
  4102c8:	add	sp, sp, #0x30
  4102cc:	ret
  4102d0:	sub	sp, sp, #0x30
  4102d4:	stp	x29, x30, [sp, #32]
  4102d8:	add	x29, sp, #0x20
  4102dc:	stur	w0, [x29, #-12]
  4102e0:	str	x1, [sp, #8]
  4102e4:	ldur	w8, [x29, #-12]
  4102e8:	cbnz	w8, 410300 <_ZdlPvm@@Base+0xf9c>
  4102ec:	ldr	x8, [sp, #8]
  4102f0:	str	wzr, [x8]
  4102f4:	mov	x8, xzr
  4102f8:	stur	x8, [x29, #-8]
  4102fc:	b	410324 <_ZdlPvm@@Base+0xfc0>
  410300:	ldur	w8, [x29, #-12]
  410304:	mov	w9, #0x2                   	// #2
  410308:	mul	w8, w8, w9
  41030c:	ldr	x10, [sp, #8]
  410310:	str	w8, [x10]
  410314:	mov	w0, w8
  410318:	sxtw	x0, w0
  41031c:	bl	4019e0 <_Znam@plt>
  410320:	stur	x0, [x29, #-8]
  410324:	ldur	x0, [x29, #-8]
  410328:	ldp	x29, x30, [sp, #32]
  41032c:	add	sp, sp, #0x30
  410330:	ret
  410334:	sub	sp, sp, #0x30
  410338:	stp	x29, x30, [sp, #32]
  41033c:	add	x29, sp, #0x20
  410340:	stur	x0, [x29, #-8]
  410344:	str	x1, [sp, #16]
  410348:	ldur	x8, [x29, #-8]
  41034c:	ldr	x9, [sp, #16]
  410350:	str	x8, [sp, #8]
  410354:	cbnz	x9, 410370 <_ZdlPvm@@Base+0x100c>
  410358:	ldr	x8, [sp, #8]
  41035c:	str	wzr, [x8, #8]
  410360:	mov	x9, xzr
  410364:	str	x9, [x8]
  410368:	str	wzr, [x8, #12]
  41036c:	b	4103b0 <_ZdlPvm@@Base+0x104c>
  410370:	ldr	x0, [sp, #16]
  410374:	bl	401a80 <strlen@plt>
  410378:	ldr	x8, [sp, #8]
  41037c:	str	w0, [x8, #8]
  410380:	ldr	w0, [x8, #8]
  410384:	add	x1, x8, #0xc
  410388:	bl	4102d0 <_ZdlPvm@@Base+0xf6c>
  41038c:	ldr	x8, [sp, #8]
  410390:	str	x0, [x8]
  410394:	ldr	w9, [x8, #8]
  410398:	cbz	w9, 4103b0 <_ZdlPvm@@Base+0x104c>
  41039c:	ldr	x8, [sp, #8]
  4103a0:	ldr	x0, [x8]
  4103a4:	ldr	x1, [sp, #16]
  4103a8:	ldrsw	x2, [x8, #8]
  4103ac:	bl	401a00 <memcpy@plt>
  4103b0:	ldp	x29, x30, [sp, #32]
  4103b4:	add	sp, sp, #0x30
  4103b8:	ret
  4103bc:	sub	sp, sp, #0x30
  4103c0:	stp	x29, x30, [sp, #32]
  4103c4:	add	x29, sp, #0x20
  4103c8:	mov	w8, #0x1                   	// #1
  4103cc:	stur	x0, [x29, #-8]
  4103d0:	sturb	w1, [x29, #-9]
  4103d4:	ldur	x9, [x29, #-8]
  4103d8:	str	w8, [x9, #8]
  4103dc:	add	x1, x9, #0xc
  4103e0:	mov	w0, w8
  4103e4:	str	x9, [sp, #8]
  4103e8:	bl	4102d0 <_ZdlPvm@@Base+0xf6c>
  4103ec:	ldr	x9, [sp, #8]
  4103f0:	str	x0, [x9]
  4103f4:	ldurb	w8, [x29, #-9]
  4103f8:	ldr	x10, [x9]
  4103fc:	strb	w8, [x10]
  410400:	ldp	x29, x30, [sp, #32]
  410404:	add	sp, sp, #0x30
  410408:	ret
  41040c:	sub	sp, sp, #0x30
  410410:	stp	x29, x30, [sp, #32]
  410414:	add	x29, sp, #0x20
  410418:	stur	x0, [x29, #-8]
  41041c:	str	x1, [sp, #16]
  410420:	ldur	x8, [x29, #-8]
  410424:	ldr	x9, [sp, #16]
  410428:	ldr	w10, [x9, #8]
  41042c:	str	w10, [x8, #8]
  410430:	ldr	w0, [x8, #8]
  410434:	add	x1, x8, #0xc
  410438:	str	x8, [sp, #8]
  41043c:	bl	4102d0 <_ZdlPvm@@Base+0xf6c>
  410440:	ldr	x8, [sp, #8]
  410444:	str	x0, [x8]
  410448:	ldr	w10, [x8, #8]
  41044c:	cbz	w10, 410468 <_ZdlPvm@@Base+0x1104>
  410450:	ldr	x8, [sp, #8]
  410454:	ldr	x0, [x8]
  410458:	ldr	x9, [sp, #16]
  41045c:	ldr	x1, [x9]
  410460:	ldrsw	x2, [x8, #8]
  410464:	bl	401a00 <memcpy@plt>
  410468:	ldp	x29, x30, [sp, #32]
  41046c:	add	sp, sp, #0x30
  410470:	ret
  410474:	sub	sp, sp, #0x20
  410478:	stp	x29, x30, [sp, #16]
  41047c:	add	x29, sp, #0x10
  410480:	str	x0, [sp, #8]
  410484:	ldr	x8, [sp, #8]
  410488:	ldr	x0, [x8]
  41048c:	ldr	w1, [x8, #12]
  410490:	bl	4104a8 <_ZdlPvm@@Base+0x1144>
  410494:	b	410498 <_ZdlPvm@@Base+0x1134>
  410498:	ldp	x29, x30, [sp, #16]
  41049c:	add	sp, sp, #0x20
  4104a0:	ret
  4104a4:	bl	40659c <feof@plt+0x46ec>
  4104a8:	sub	sp, sp, #0x30
  4104ac:	stp	x29, x30, [sp, #32]
  4104b0:	add	x29, sp, #0x20
  4104b4:	stur	x0, [x29, #-8]
  4104b8:	stur	w1, [x29, #-12]
  4104bc:	ldur	x8, [x29, #-8]
  4104c0:	str	x8, [sp, #8]
  4104c4:	cbz	x8, 4104d0 <_ZdlPvm@@Base+0x116c>
  4104c8:	ldr	x0, [sp, #8]
  4104cc:	bl	401cf0 <_ZdaPv@plt>
  4104d0:	ldp	x29, x30, [sp, #32]
  4104d4:	add	sp, sp, #0x30
  4104d8:	ret
  4104dc:	sub	sp, sp, #0x30
  4104e0:	stp	x29, x30, [sp, #32]
  4104e4:	add	x29, sp, #0x20
  4104e8:	stur	x0, [x29, #-8]
  4104ec:	str	x1, [sp, #16]
  4104f0:	ldur	x8, [x29, #-8]
  4104f4:	ldr	x0, [x8]
  4104f8:	ldr	w1, [x8, #12]
  4104fc:	ldr	x9, [sp, #16]
  410500:	ldr	w2, [x9, #8]
  410504:	add	x3, x8, #0xc
  410508:	str	x8, [sp, #8]
  41050c:	bl	410554 <_ZdlPvm@@Base+0x11f0>
  410510:	ldr	x8, [sp, #8]
  410514:	str	x0, [x8]
  410518:	ldr	x9, [sp, #16]
  41051c:	ldr	w10, [x9, #8]
  410520:	str	w10, [x8, #8]
  410524:	ldr	w10, [x8, #8]
  410528:	cbz	w10, 410544 <_ZdlPvm@@Base+0x11e0>
  41052c:	ldr	x8, [sp, #8]
  410530:	ldr	x0, [x8]
  410534:	ldr	x9, [sp, #16]
  410538:	ldr	x1, [x9]
  41053c:	ldrsw	x2, [x8, #8]
  410540:	bl	401a00 <memcpy@plt>
  410544:	ldr	x0, [sp, #8]
  410548:	ldp	x29, x30, [sp, #32]
  41054c:	add	sp, sp, #0x30
  410550:	ret
  410554:	sub	sp, sp, #0x40
  410558:	stp	x29, x30, [sp, #48]
  41055c:	add	x29, sp, #0x30
  410560:	stur	x0, [x29, #-16]
  410564:	stur	w1, [x29, #-20]
  410568:	str	w2, [sp, #24]
  41056c:	str	x3, [sp, #16]
  410570:	ldur	w8, [x29, #-20]
  410574:	ldr	w9, [sp, #24]
  410578:	cmp	w8, w9
  41057c:	b.lt	410598 <_ZdlPvm@@Base+0x1234>  // b.tstop
  410580:	ldur	w8, [x29, #-20]
  410584:	ldr	x9, [sp, #16]
  410588:	str	w8, [x9]
  41058c:	ldur	x9, [x29, #-16]
  410590:	stur	x9, [x29, #-8]
  410594:	b	4105ec <_ZdlPvm@@Base+0x1288>
  410598:	ldur	x8, [x29, #-16]
  41059c:	str	x8, [sp, #8]
  4105a0:	cbz	x8, 4105ac <_ZdlPvm@@Base+0x1248>
  4105a4:	ldr	x0, [sp, #8]
  4105a8:	bl	401cf0 <_ZdaPv@plt>
  4105ac:	ldr	w8, [sp, #24]
  4105b0:	cbnz	w8, 4105c8 <_ZdlPvm@@Base+0x1264>
  4105b4:	ldr	x8, [sp, #16]
  4105b8:	str	wzr, [x8]
  4105bc:	mov	x8, xzr
  4105c0:	stur	x8, [x29, #-8]
  4105c4:	b	4105ec <_ZdlPvm@@Base+0x1288>
  4105c8:	ldr	w8, [sp, #24]
  4105cc:	mov	w9, #0x2                   	// #2
  4105d0:	mul	w8, w8, w9
  4105d4:	ldr	x10, [sp, #16]
  4105d8:	str	w8, [x10]
  4105dc:	mov	w0, w8
  4105e0:	sxtw	x0, w0
  4105e4:	bl	4019e0 <_Znam@plt>
  4105e8:	stur	x0, [x29, #-8]
  4105ec:	ldur	x0, [x29, #-8]
  4105f0:	ldp	x29, x30, [sp, #48]
  4105f4:	add	sp, sp, #0x40
  4105f8:	ret
  4105fc:	sub	sp, sp, #0x30
  410600:	stp	x29, x30, [sp, #32]
  410604:	add	x29, sp, #0x20
  410608:	stur	x0, [x29, #-8]
  41060c:	str	x1, [sp, #16]
  410610:	ldur	x8, [x29, #-8]
  410614:	ldr	x9, [sp, #16]
  410618:	str	x8, [sp]
  41061c:	cbnz	x9, 410648 <_ZdlPvm@@Base+0x12e4>
  410620:	ldr	x8, [sp]
  410624:	ldr	x0, [x8]
  410628:	ldr	w1, [x8, #8]
  41062c:	bl	4104a8 <_ZdlPvm@@Base+0x1144>
  410630:	ldr	x8, [sp]
  410634:	str	wzr, [x8, #8]
  410638:	mov	x9, xzr
  41063c:	str	x9, [x8]
  410640:	str	wzr, [x8, #12]
  410644:	b	410698 <_ZdlPvm@@Base+0x1334>
  410648:	ldr	x0, [sp, #16]
  41064c:	bl	401a80 <strlen@plt>
  410650:	str	w0, [sp, #12]
  410654:	ldr	x8, [sp]
  410658:	ldr	x0, [x8]
  41065c:	ldr	w1, [x8, #12]
  410660:	ldr	w2, [sp, #12]
  410664:	add	x3, x8, #0xc
  410668:	bl	410554 <_ZdlPvm@@Base+0x11f0>
  41066c:	ldr	x8, [sp]
  410670:	str	x0, [x8]
  410674:	ldr	w9, [sp, #12]
  410678:	str	w9, [x8, #8]
  41067c:	ldr	w9, [x8, #8]
  410680:	cbz	w9, 410698 <_ZdlPvm@@Base+0x1334>
  410684:	ldr	x8, [sp]
  410688:	ldr	x0, [x8]
  41068c:	ldr	x1, [sp, #16]
  410690:	ldrsw	x2, [x8, #8]
  410694:	bl	401a00 <memcpy@plt>
  410698:	ldr	x0, [sp]
  41069c:	ldp	x29, x30, [sp, #32]
  4106a0:	add	sp, sp, #0x30
  4106a4:	ret
  4106a8:	sub	sp, sp, #0x30
  4106ac:	stp	x29, x30, [sp, #32]
  4106b0:	add	x29, sp, #0x20
  4106b4:	mov	w8, #0x1                   	// #1
  4106b8:	stur	x0, [x29, #-8]
  4106bc:	sturb	w1, [x29, #-9]
  4106c0:	ldur	x9, [x29, #-8]
  4106c4:	ldr	x0, [x9]
  4106c8:	ldr	w1, [x9, #12]
  4106cc:	add	x3, x9, #0xc
  4106d0:	mov	w2, w8
  4106d4:	str	w8, [sp, #16]
  4106d8:	str	x9, [sp, #8]
  4106dc:	bl	410554 <_ZdlPvm@@Base+0x11f0>
  4106e0:	ldr	x9, [sp, #8]
  4106e4:	str	x0, [x9]
  4106e8:	ldr	w8, [sp, #16]
  4106ec:	str	w8, [x9, #8]
  4106f0:	ldurb	w10, [x29, #-9]
  4106f4:	ldr	x11, [x9]
  4106f8:	strb	w10, [x11]
  4106fc:	mov	x0, x9
  410700:	ldp	x29, x30, [sp, #32]
  410704:	add	sp, sp, #0x30
  410708:	ret
  41070c:	sub	sp, sp, #0x30
  410710:	stp	x29, x30, [sp, #32]
  410714:	add	x29, sp, #0x20
  410718:	mov	x8, xzr
  41071c:	stur	x0, [x29, #-8]
  410720:	str	x1, [sp, #16]
  410724:	ldur	x9, [x29, #-8]
  410728:	ldr	x0, [x9]
  41072c:	ldr	w1, [x9, #12]
  410730:	str	x8, [sp, #8]
  410734:	str	x9, [sp]
  410738:	bl	4104a8 <_ZdlPvm@@Base+0x1144>
  41073c:	ldr	x8, [sp, #16]
  410740:	ldr	x8, [x8]
  410744:	ldr	x9, [sp]
  410748:	str	x8, [x9]
  41074c:	ldr	x8, [sp, #16]
  410750:	ldr	w10, [x8, #8]
  410754:	str	w10, [x9, #8]
  410758:	ldr	x8, [sp, #16]
  41075c:	ldr	w10, [x8, #12]
  410760:	str	w10, [x9, #12]
  410764:	ldr	x8, [sp, #16]
  410768:	ldr	x11, [sp, #8]
  41076c:	str	x11, [x8]
  410770:	ldr	x8, [sp, #16]
  410774:	str	wzr, [x8, #8]
  410778:	ldr	x8, [sp, #16]
  41077c:	str	wzr, [x8, #12]
  410780:	ldp	x29, x30, [sp, #32]
  410784:	add	sp, sp, #0x30
  410788:	ret
  41078c:	sub	sp, sp, #0x20
  410790:	stp	x29, x30, [sp, #16]
  410794:	add	x29, sp, #0x10
  410798:	str	x0, [sp, #8]
  41079c:	ldr	x8, [sp, #8]
  4107a0:	ldr	x0, [x8]
  4107a4:	ldr	w1, [x8, #12]
  4107a8:	ldr	w2, [x8, #8]
  4107ac:	ldr	w9, [x8, #8]
  4107b0:	add	w3, w9, #0x1
  4107b4:	add	x4, x8, #0xc
  4107b8:	str	x8, [sp]
  4107bc:	bl	4107d4 <_ZdlPvm@@Base+0x1470>
  4107c0:	ldr	x8, [sp]
  4107c4:	str	x0, [x8]
  4107c8:	ldp	x29, x30, [sp, #16]
  4107cc:	add	sp, sp, #0x20
  4107d0:	ret
  4107d4:	sub	sp, sp, #0x50
  4107d8:	stp	x29, x30, [sp, #64]
  4107dc:	add	x29, sp, #0x40
  4107e0:	stur	x0, [x29, #-16]
  4107e4:	stur	w1, [x29, #-20]
  4107e8:	stur	w2, [x29, #-24]
  4107ec:	stur	w3, [x29, #-28]
  4107f0:	str	x4, [sp, #24]
  4107f4:	ldur	w8, [x29, #-20]
  4107f8:	ldur	w9, [x29, #-28]
  4107fc:	cmp	w8, w9
  410800:	b.lt	41081c <_ZdlPvm@@Base+0x14b8>  // b.tstop
  410804:	ldur	w8, [x29, #-20]
  410808:	ldr	x9, [sp, #24]
  41080c:	str	w8, [x9]
  410810:	ldur	x9, [x29, #-16]
  410814:	stur	x9, [x29, #-8]
  410818:	b	4108b4 <_ZdlPvm@@Base+0x1550>
  41081c:	ldur	w8, [x29, #-28]
  410820:	cbnz	w8, 41084c <_ZdlPvm@@Base+0x14e8>
  410824:	ldur	x8, [x29, #-16]
  410828:	str	x8, [sp, #8]
  41082c:	cbz	x8, 410838 <_ZdlPvm@@Base+0x14d4>
  410830:	ldr	x0, [sp, #8]
  410834:	bl	401cf0 <_ZdaPv@plt>
  410838:	ldr	x8, [sp, #24]
  41083c:	str	wzr, [x8]
  410840:	mov	x8, xzr
  410844:	stur	x8, [x29, #-8]
  410848:	b	4108b4 <_ZdlPvm@@Base+0x1550>
  41084c:	ldur	w8, [x29, #-28]
  410850:	mov	w9, #0x2                   	// #2
  410854:	mul	w8, w8, w9
  410858:	ldr	x10, [sp, #24]
  41085c:	str	w8, [x10]
  410860:	mov	w0, w8
  410864:	sxtw	x0, w0
  410868:	bl	4019e0 <_Znam@plt>
  41086c:	str	x0, [sp, #16]
  410870:	ldur	w8, [x29, #-24]
  410874:	ldur	w9, [x29, #-28]
  410878:	cmp	w8, w9
  41087c:	b.ge	410898 <_ZdlPvm@@Base+0x1534>  // b.tcont
  410880:	ldur	w8, [x29, #-24]
  410884:	cbz	w8, 410898 <_ZdlPvm@@Base+0x1534>
  410888:	ldr	x0, [sp, #16]
  41088c:	ldur	x1, [x29, #-16]
  410890:	ldursw	x2, [x29, #-24]
  410894:	bl	401a00 <memcpy@plt>
  410898:	ldur	x8, [x29, #-16]
  41089c:	str	x8, [sp]
  4108a0:	cbz	x8, 4108ac <_ZdlPvm@@Base+0x1548>
  4108a4:	ldr	x0, [sp]
  4108a8:	bl	401cf0 <_ZdaPv@plt>
  4108ac:	ldr	x8, [sp, #16]
  4108b0:	stur	x8, [x29, #-8]
  4108b4:	ldur	x0, [x29, #-8]
  4108b8:	ldp	x29, x30, [sp, #64]
  4108bc:	add	sp, sp, #0x50
  4108c0:	ret
  4108c4:	sub	sp, sp, #0x30
  4108c8:	stp	x29, x30, [sp, #32]
  4108cc:	add	x29, sp, #0x20
  4108d0:	stur	x0, [x29, #-8]
  4108d4:	str	x1, [sp, #16]
  4108d8:	ldur	x8, [x29, #-8]
  4108dc:	ldr	x9, [sp, #16]
  4108e0:	str	x8, [sp]
  4108e4:	cbz	x9, 410964 <_ZdlPvm@@Base+0x1600>
  4108e8:	ldr	x0, [sp, #16]
  4108ec:	bl	401a80 <strlen@plt>
  4108f0:	str	w0, [sp, #12]
  4108f4:	ldr	x8, [sp]
  4108f8:	ldr	w9, [x8, #8]
  4108fc:	ldr	w10, [sp, #12]
  410900:	add	w9, w9, w10
  410904:	str	w9, [sp, #8]
  410908:	ldr	w9, [sp, #8]
  41090c:	ldr	w10, [x8, #12]
  410910:	cmp	w9, w10
  410914:	b.le	41093c <_ZdlPvm@@Base+0x15d8>
  410918:	ldr	x8, [sp]
  41091c:	ldr	x0, [x8]
  410920:	ldr	w1, [x8, #12]
  410924:	ldr	w2, [x8, #8]
  410928:	ldr	w3, [sp, #8]
  41092c:	add	x4, x8, #0xc
  410930:	bl	4107d4 <_ZdlPvm@@Base+0x1470>
  410934:	ldr	x8, [sp]
  410938:	str	x0, [x8]
  41093c:	ldr	x8, [sp]
  410940:	ldr	x9, [x8]
  410944:	ldrsw	x10, [x8, #8]
  410948:	add	x0, x9, x10
  41094c:	ldr	x1, [sp, #16]
  410950:	ldrsw	x2, [sp, #12]
  410954:	bl	401a00 <memcpy@plt>
  410958:	ldr	w11, [sp, #8]
  41095c:	ldr	x8, [sp]
  410960:	str	w11, [x8, #8]
  410964:	ldr	x0, [sp]
  410968:	ldp	x29, x30, [sp, #32]
  41096c:	add	sp, sp, #0x30
  410970:	ret
  410974:	sub	sp, sp, #0x30
  410978:	stp	x29, x30, [sp, #32]
  41097c:	add	x29, sp, #0x20
  410980:	stur	x0, [x29, #-8]
  410984:	str	x1, [sp, #16]
  410988:	ldur	x8, [x29, #-8]
  41098c:	ldr	x9, [sp, #16]
  410990:	ldr	w10, [x9, #8]
  410994:	str	x8, [sp]
  410998:	cbz	w10, 410a18 <_ZdlPvm@@Base+0x16b4>
  41099c:	ldr	x8, [sp]
  4109a0:	ldr	w9, [x8, #8]
  4109a4:	ldr	x10, [sp, #16]
  4109a8:	ldr	w11, [x10, #8]
  4109ac:	add	w9, w9, w11
  4109b0:	str	w9, [sp, #12]
  4109b4:	ldr	w9, [sp, #12]
  4109b8:	ldr	w11, [x8, #12]
  4109bc:	cmp	w9, w11
  4109c0:	b.le	4109e8 <_ZdlPvm@@Base+0x1684>
  4109c4:	ldr	x8, [sp]
  4109c8:	ldr	x0, [x8]
  4109cc:	ldr	w1, [x8, #12]
  4109d0:	ldr	w2, [x8, #8]
  4109d4:	ldr	w3, [sp, #12]
  4109d8:	add	x4, x8, #0xc
  4109dc:	bl	4107d4 <_ZdlPvm@@Base+0x1470>
  4109e0:	ldr	x8, [sp]
  4109e4:	str	x0, [x8]
  4109e8:	ldr	x8, [sp]
  4109ec:	ldr	x9, [x8]
  4109f0:	ldrsw	x10, [x8, #8]
  4109f4:	add	x0, x9, x10
  4109f8:	ldr	x9, [sp, #16]
  4109fc:	ldr	x1, [x9]
  410a00:	ldr	x9, [sp, #16]
  410a04:	ldrsw	x2, [x9, #8]
  410a08:	bl	401a00 <memcpy@plt>
  410a0c:	ldr	w11, [sp, #12]
  410a10:	ldr	x8, [sp]
  410a14:	str	w11, [x8, #8]
  410a18:	ldr	x0, [sp]
  410a1c:	ldp	x29, x30, [sp, #32]
  410a20:	add	sp, sp, #0x30
  410a24:	ret
  410a28:	sub	sp, sp, #0x30
  410a2c:	stp	x29, x30, [sp, #32]
  410a30:	add	x29, sp, #0x20
  410a34:	stur	x0, [x29, #-8]
  410a38:	str	x1, [sp, #16]
  410a3c:	str	w2, [sp, #12]
  410a40:	ldur	x8, [x29, #-8]
  410a44:	ldr	w9, [sp, #12]
  410a48:	cmp	w9, #0x0
  410a4c:	cset	w9, le
  410a50:	str	x8, [sp]
  410a54:	tbnz	w9, #0, 410ac8 <_ZdlPvm@@Base+0x1764>
  410a58:	ldr	x8, [sp]
  410a5c:	ldr	w9, [x8, #8]
  410a60:	ldr	w10, [sp, #12]
  410a64:	add	w9, w9, w10
  410a68:	str	w9, [sp, #8]
  410a6c:	ldr	w9, [sp, #8]
  410a70:	ldr	w10, [x8, #12]
  410a74:	cmp	w9, w10
  410a78:	b.le	410aa0 <_ZdlPvm@@Base+0x173c>
  410a7c:	ldr	x8, [sp]
  410a80:	ldr	x0, [x8]
  410a84:	ldr	w1, [x8, #12]
  410a88:	ldr	w2, [x8, #8]
  410a8c:	ldr	w3, [sp, #8]
  410a90:	add	x4, x8, #0xc
  410a94:	bl	4107d4 <_ZdlPvm@@Base+0x1470>
  410a98:	ldr	x8, [sp]
  410a9c:	str	x0, [x8]
  410aa0:	ldr	x8, [sp]
  410aa4:	ldr	x9, [x8]
  410aa8:	ldrsw	x10, [x8, #8]
  410aac:	add	x0, x9, x10
  410ab0:	ldr	x1, [sp, #16]
  410ab4:	ldrsw	x2, [sp, #12]
  410ab8:	bl	401a00 <memcpy@plt>
  410abc:	ldr	w11, [sp, #8]
  410ac0:	ldr	x8, [sp]
  410ac4:	str	w11, [x8, #8]
  410ac8:	ldp	x29, x30, [sp, #32]
  410acc:	add	sp, sp, #0x30
  410ad0:	ret
  410ad4:	sub	sp, sp, #0x50
  410ad8:	stp	x29, x30, [sp, #64]
  410adc:	add	x29, sp, #0x40
  410ae0:	stur	x0, [x29, #-8]
  410ae4:	stur	x1, [x29, #-16]
  410ae8:	stur	w2, [x29, #-20]
  410aec:	str	x3, [sp, #32]
  410af0:	str	w4, [sp, #28]
  410af4:	ldur	x8, [x29, #-8]
  410af8:	ldur	w9, [x29, #-20]
  410afc:	cmp	w9, #0x0
  410b00:	cset	w9, lt  // lt = tstop
  410b04:	mov	w10, #0x0                   	// #0
  410b08:	str	x8, [sp, #16]
  410b0c:	str	w10, [sp, #12]
  410b10:	tbnz	w9, #0, 410b24 <_ZdlPvm@@Base+0x17c0>
  410b14:	ldr	w8, [sp, #28]
  410b18:	cmp	w8, #0x0
  410b1c:	cset	w8, ge  // ge = tcont
  410b20:	str	w8, [sp, #12]
  410b24:	ldr	w8, [sp, #12]
  410b28:	and	w0, w8, #0x1
  410b2c:	mov	w1, #0xd7                  	// #215
  410b30:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  410b34:	add	x2, x2, #0x45d
  410b38:	bl	4069c8 <feof@plt+0x4b18>
  410b3c:	ldur	w8, [x29, #-20]
  410b40:	ldr	w9, [sp, #28]
  410b44:	add	w8, w8, w9
  410b48:	ldr	x10, [sp, #16]
  410b4c:	str	w8, [x10, #8]
  410b50:	ldr	w8, [x10, #8]
  410b54:	cbnz	w8, 410b6c <_ZdlPvm@@Base+0x1808>
  410b58:	ldr	x8, [sp, #16]
  410b5c:	str	wzr, [x8, #12]
  410b60:	mov	x9, xzr
  410b64:	str	x9, [x8]
  410b68:	b	410bdc <_ZdlPvm@@Base+0x1878>
  410b6c:	ldr	x8, [sp, #16]
  410b70:	ldr	w0, [x8, #8]
  410b74:	add	x1, x8, #0xc
  410b78:	bl	4102d0 <_ZdlPvm@@Base+0xf6c>
  410b7c:	ldr	x8, [sp, #16]
  410b80:	str	x0, [x8]
  410b84:	ldur	w9, [x29, #-20]
  410b88:	cbnz	w9, 410ba4 <_ZdlPvm@@Base+0x1840>
  410b8c:	ldr	x8, [sp, #16]
  410b90:	ldr	x0, [x8]
  410b94:	ldr	x1, [sp, #32]
  410b98:	ldrsw	x2, [sp, #28]
  410b9c:	bl	401a00 <memcpy@plt>
  410ba0:	b	410bdc <_ZdlPvm@@Base+0x1878>
  410ba4:	ldr	x8, [sp, #16]
  410ba8:	ldr	x0, [x8]
  410bac:	ldur	x1, [x29, #-16]
  410bb0:	ldursw	x2, [x29, #-20]
  410bb4:	bl	401a00 <memcpy@plt>
  410bb8:	ldr	w9, [sp, #28]
  410bbc:	cbz	w9, 410bdc <_ZdlPvm@@Base+0x1878>
  410bc0:	ldr	x8, [sp, #16]
  410bc4:	ldr	x9, [x8]
  410bc8:	ldursw	x10, [x29, #-20]
  410bcc:	add	x0, x9, x10
  410bd0:	ldr	x1, [sp, #32]
  410bd4:	ldrsw	x2, [sp, #28]
  410bd8:	bl	401a00 <memcpy@plt>
  410bdc:	ldp	x29, x30, [sp, #64]
  410be0:	add	sp, sp, #0x50
  410be4:	ret
  410be8:	sub	sp, sp, #0x30
  410bec:	stp	x29, x30, [sp, #32]
  410bf0:	add	x29, sp, #0x20
  410bf4:	stur	x0, [x29, #-8]
  410bf8:	str	x1, [sp, #16]
  410bfc:	ldur	x8, [x29, #-8]
  410c00:	ldr	w9, [x8, #8]
  410c04:	ldr	x8, [sp, #16]
  410c08:	ldr	w10, [x8, #8]
  410c0c:	cmp	w9, w10
  410c10:	b.gt	410c5c <_ZdlPvm@@Base+0x18f8>
  410c14:	ldur	x8, [x29, #-8]
  410c18:	ldr	w9, [x8, #8]
  410c1c:	mov	w10, #0x1                   	// #1
  410c20:	str	w10, [sp, #12]
  410c24:	cbz	w9, 410c50 <_ZdlPvm@@Base+0x18ec>
  410c28:	ldur	x8, [x29, #-8]
  410c2c:	ldr	x0, [x8]
  410c30:	ldr	x8, [sp, #16]
  410c34:	ldr	x1, [x8]
  410c38:	ldur	x8, [x29, #-8]
  410c3c:	ldrsw	x2, [x8, #8]
  410c40:	bl	401b00 <memcmp@plt>
  410c44:	cmp	w0, #0x0
  410c48:	cset	w9, le
  410c4c:	str	w9, [sp, #12]
  410c50:	ldr	w8, [sp, #12]
  410c54:	str	w8, [sp, #8]
  410c58:	b	410ca0 <_ZdlPvm@@Base+0x193c>
  410c5c:	ldr	x8, [sp, #16]
  410c60:	ldr	w9, [x8, #8]
  410c64:	mov	w10, #0x0                   	// #0
  410c68:	str	w10, [sp, #4]
  410c6c:	cbz	w9, 410c98 <_ZdlPvm@@Base+0x1934>
  410c70:	ldur	x8, [x29, #-8]
  410c74:	ldr	x0, [x8]
  410c78:	ldr	x8, [sp, #16]
  410c7c:	ldr	x1, [x8]
  410c80:	ldr	x8, [sp, #16]
  410c84:	ldrsw	x2, [x8, #8]
  410c88:	bl	401b00 <memcmp@plt>
  410c8c:	cmp	w0, #0x0
  410c90:	cset	w9, lt  // lt = tstop
  410c94:	str	w9, [sp, #4]
  410c98:	ldr	w8, [sp, #4]
  410c9c:	str	w8, [sp, #8]
  410ca0:	ldr	w8, [sp, #8]
  410ca4:	and	w0, w8, #0x1
  410ca8:	ldp	x29, x30, [sp, #32]
  410cac:	add	sp, sp, #0x30
  410cb0:	ret
  410cb4:	sub	sp, sp, #0x30
  410cb8:	stp	x29, x30, [sp, #32]
  410cbc:	add	x29, sp, #0x20
  410cc0:	stur	x0, [x29, #-8]
  410cc4:	str	x1, [sp, #16]
  410cc8:	ldur	x8, [x29, #-8]
  410ccc:	ldr	w9, [x8, #8]
  410cd0:	ldr	x8, [sp, #16]
  410cd4:	ldr	w10, [x8, #8]
  410cd8:	cmp	w9, w10
  410cdc:	b.ge	410d28 <_ZdlPvm@@Base+0x19c4>  // b.tcont
  410ce0:	ldur	x8, [x29, #-8]
  410ce4:	ldr	w9, [x8, #8]
  410ce8:	mov	w10, #0x1                   	// #1
  410cec:	str	w10, [sp, #12]
  410cf0:	cbz	w9, 410d1c <_ZdlPvm@@Base+0x19b8>
  410cf4:	ldur	x8, [x29, #-8]
  410cf8:	ldr	x0, [x8]
  410cfc:	ldr	x8, [sp, #16]
  410d00:	ldr	x1, [x8]
  410d04:	ldur	x8, [x29, #-8]
  410d08:	ldrsw	x2, [x8, #8]
  410d0c:	bl	401b00 <memcmp@plt>
  410d10:	cmp	w0, #0x0
  410d14:	cset	w9, le
  410d18:	str	w9, [sp, #12]
  410d1c:	ldr	w8, [sp, #12]
  410d20:	str	w8, [sp, #8]
  410d24:	b	410d6c <_ZdlPvm@@Base+0x1a08>
  410d28:	ldr	x8, [sp, #16]
  410d2c:	ldr	w9, [x8, #8]
  410d30:	mov	w10, #0x0                   	// #0
  410d34:	str	w10, [sp, #4]
  410d38:	cbz	w9, 410d64 <_ZdlPvm@@Base+0x1a00>
  410d3c:	ldur	x8, [x29, #-8]
  410d40:	ldr	x0, [x8]
  410d44:	ldr	x8, [sp, #16]
  410d48:	ldr	x1, [x8]
  410d4c:	ldr	x8, [sp, #16]
  410d50:	ldrsw	x2, [x8, #8]
  410d54:	bl	401b00 <memcmp@plt>
  410d58:	cmp	w0, #0x0
  410d5c:	cset	w9, lt  // lt = tstop
  410d60:	str	w9, [sp, #4]
  410d64:	ldr	w8, [sp, #4]
  410d68:	str	w8, [sp, #8]
  410d6c:	ldr	w8, [sp, #8]
  410d70:	and	w0, w8, #0x1
  410d74:	ldp	x29, x30, [sp, #32]
  410d78:	add	sp, sp, #0x30
  410d7c:	ret
  410d80:	sub	sp, sp, #0x30
  410d84:	stp	x29, x30, [sp, #32]
  410d88:	add	x29, sp, #0x20
  410d8c:	stur	x0, [x29, #-8]
  410d90:	str	x1, [sp, #16]
  410d94:	ldur	x8, [x29, #-8]
  410d98:	ldr	w9, [x8, #8]
  410d9c:	ldr	x8, [sp, #16]
  410da0:	ldr	w10, [x8, #8]
  410da4:	cmp	w9, w10
  410da8:	b.lt	410df4 <_ZdlPvm@@Base+0x1a90>  // b.tstop
  410dac:	ldr	x8, [sp, #16]
  410db0:	ldr	w9, [x8, #8]
  410db4:	mov	w10, #0x1                   	// #1
  410db8:	str	w10, [sp, #12]
  410dbc:	cbz	w9, 410de8 <_ZdlPvm@@Base+0x1a84>
  410dc0:	ldur	x8, [x29, #-8]
  410dc4:	ldr	x0, [x8]
  410dc8:	ldr	x8, [sp, #16]
  410dcc:	ldr	x1, [x8]
  410dd0:	ldr	x8, [sp, #16]
  410dd4:	ldrsw	x2, [x8, #8]
  410dd8:	bl	401b00 <memcmp@plt>
  410ddc:	cmp	w0, #0x0
  410de0:	cset	w9, ge  // ge = tcont
  410de4:	str	w9, [sp, #12]
  410de8:	ldr	w8, [sp, #12]
  410dec:	str	w8, [sp, #8]
  410df0:	b	410e38 <_ZdlPvm@@Base+0x1ad4>
  410df4:	ldur	x8, [x29, #-8]
  410df8:	ldr	w9, [x8, #8]
  410dfc:	mov	w10, #0x0                   	// #0
  410e00:	str	w10, [sp, #4]
  410e04:	cbz	w9, 410e30 <_ZdlPvm@@Base+0x1acc>
  410e08:	ldur	x8, [x29, #-8]
  410e0c:	ldr	x0, [x8]
  410e10:	ldr	x8, [sp, #16]
  410e14:	ldr	x1, [x8]
  410e18:	ldur	x8, [x29, #-8]
  410e1c:	ldrsw	x2, [x8, #8]
  410e20:	bl	401b00 <memcmp@plt>
  410e24:	cmp	w0, #0x0
  410e28:	cset	w9, gt
  410e2c:	str	w9, [sp, #4]
  410e30:	ldr	w8, [sp, #4]
  410e34:	str	w8, [sp, #8]
  410e38:	ldr	w8, [sp, #8]
  410e3c:	and	w0, w8, #0x1
  410e40:	ldp	x29, x30, [sp, #32]
  410e44:	add	sp, sp, #0x30
  410e48:	ret
  410e4c:	sub	sp, sp, #0x30
  410e50:	stp	x29, x30, [sp, #32]
  410e54:	add	x29, sp, #0x20
  410e58:	stur	x0, [x29, #-8]
  410e5c:	str	x1, [sp, #16]
  410e60:	ldur	x8, [x29, #-8]
  410e64:	ldr	w9, [x8, #8]
  410e68:	ldr	x8, [sp, #16]
  410e6c:	ldr	w10, [x8, #8]
  410e70:	cmp	w9, w10
  410e74:	b.le	410ec0 <_ZdlPvm@@Base+0x1b5c>
  410e78:	ldr	x8, [sp, #16]
  410e7c:	ldr	w9, [x8, #8]
  410e80:	mov	w10, #0x1                   	// #1
  410e84:	str	w10, [sp, #12]
  410e88:	cbz	w9, 410eb4 <_ZdlPvm@@Base+0x1b50>
  410e8c:	ldur	x8, [x29, #-8]
  410e90:	ldr	x0, [x8]
  410e94:	ldr	x8, [sp, #16]
  410e98:	ldr	x1, [x8]
  410e9c:	ldr	x8, [sp, #16]
  410ea0:	ldrsw	x2, [x8, #8]
  410ea4:	bl	401b00 <memcmp@plt>
  410ea8:	cmp	w0, #0x0
  410eac:	cset	w9, ge  // ge = tcont
  410eb0:	str	w9, [sp, #12]
  410eb4:	ldr	w8, [sp, #12]
  410eb8:	str	w8, [sp, #8]
  410ebc:	b	410f04 <_ZdlPvm@@Base+0x1ba0>
  410ec0:	ldur	x8, [x29, #-8]
  410ec4:	ldr	w9, [x8, #8]
  410ec8:	mov	w10, #0x0                   	// #0
  410ecc:	str	w10, [sp, #4]
  410ed0:	cbz	w9, 410efc <_ZdlPvm@@Base+0x1b98>
  410ed4:	ldur	x8, [x29, #-8]
  410ed8:	ldr	x0, [x8]
  410edc:	ldr	x8, [sp, #16]
  410ee0:	ldr	x1, [x8]
  410ee4:	ldur	x8, [x29, #-8]
  410ee8:	ldrsw	x2, [x8, #8]
  410eec:	bl	401b00 <memcmp@plt>
  410ef0:	cmp	w0, #0x0
  410ef4:	cset	w9, gt
  410ef8:	str	w9, [sp, #4]
  410efc:	ldr	w8, [sp, #4]
  410f00:	str	w8, [sp, #8]
  410f04:	ldr	w8, [sp, #8]
  410f08:	and	w0, w8, #0x1
  410f0c:	ldp	x29, x30, [sp, #32]
  410f10:	add	sp, sp, #0x30
  410f14:	ret
  410f18:	sub	sp, sp, #0x30
  410f1c:	stp	x29, x30, [sp, #32]
  410f20:	add	x29, sp, #0x20
  410f24:	mov	w8, #0x107                 	// #263
  410f28:	adrp	x2, 414000 <_ZdlPvm@@Base+0x4c9c>
  410f2c:	add	x2, x2, #0x45d
  410f30:	stur	x0, [x29, #-8]
  410f34:	stur	w1, [x29, #-12]
  410f38:	ldur	x9, [x29, #-8]
  410f3c:	ldur	w10, [x29, #-12]
  410f40:	cmp	w10, #0x0
  410f44:	cset	w10, ge  // ge = tcont
  410f48:	and	w0, w10, #0x1
  410f4c:	mov	w1, w8
  410f50:	str	x9, [sp, #8]
  410f54:	bl	4069c8 <feof@plt+0x4b18>
  410f58:	ldur	w8, [x29, #-12]
  410f5c:	ldr	x9, [sp, #8]
  410f60:	ldr	w10, [x9, #12]
  410f64:	cmp	w8, w10
  410f68:	b.le	410f90 <_ZdlPvm@@Base+0x1c2c>
  410f6c:	ldr	x8, [sp, #8]
  410f70:	ldr	x0, [x8]
  410f74:	ldr	w1, [x8, #12]
  410f78:	ldr	w2, [x8, #8]
  410f7c:	ldur	w3, [x29, #-12]
  410f80:	add	x4, x8, #0xc
  410f84:	bl	4107d4 <_ZdlPvm@@Base+0x1470>
  410f88:	ldr	x8, [sp, #8]
  410f8c:	str	x0, [x8]
  410f90:	ldur	w8, [x29, #-12]
  410f94:	ldr	x9, [sp, #8]
  410f98:	str	w8, [x9, #8]
  410f9c:	ldp	x29, x30, [sp, #32]
  410fa0:	add	sp, sp, #0x30
  410fa4:	ret
  410fa8:	sub	sp, sp, #0x10
  410fac:	str	x0, [sp, #8]
  410fb0:	ldr	x8, [sp, #8]
  410fb4:	str	wzr, [x8, #8]
  410fb8:	add	sp, sp, #0x10
  410fbc:	ret
  410fc0:	sub	sp, sp, #0x40
  410fc4:	stp	x29, x30, [sp, #48]
  410fc8:	add	x29, sp, #0x30
  410fcc:	stur	x0, [x29, #-8]
  410fd0:	sturb	w1, [x29, #-9]
  410fd4:	ldur	x8, [x29, #-8]
  410fd8:	ldr	x9, [x8]
  410fdc:	str	x8, [sp, #16]
  410fe0:	cbz	x9, 411000 <_ZdlPvm@@Base+0x1c9c>
  410fe4:	ldr	x8, [sp, #16]
  410fe8:	ldr	x0, [x8]
  410fec:	ldurb	w1, [x29, #-9]
  410ff0:	ldrsw	x2, [x8, #8]
  410ff4:	bl	401c10 <memchr@plt>
  410ff8:	str	x0, [sp, #8]
  410ffc:	b	411008 <_ZdlPvm@@Base+0x1ca4>
  411000:	mov	x8, xzr
  411004:	str	x8, [sp, #8]
  411008:	ldr	x8, [sp, #8]
  41100c:	str	x8, [sp, #24]
  411010:	ldr	x8, [sp, #24]
  411014:	cbz	x8, 411030 <_ZdlPvm@@Base+0x1ccc>
  411018:	ldr	x8, [sp, #24]
  41101c:	ldr	x9, [sp, #16]
  411020:	ldr	x10, [x9]
  411024:	subs	x8, x8, x10
  411028:	str	x8, [sp]
  41102c:	b	411038 <_ZdlPvm@@Base+0x1cd4>
  411030:	mov	x8, #0xffffffffffffffff    	// #-1
  411034:	str	x8, [sp]
  411038:	ldr	x8, [sp]
  41103c:	mov	w0, w8
  411040:	ldp	x29, x30, [sp, #48]
  411044:	add	sp, sp, #0x40
  411048:	ret
  41104c:	sub	sp, sp, #0x40
  411050:	stp	x29, x30, [sp, #48]
  411054:	add	x29, sp, #0x30
  411058:	stur	x0, [x29, #-8]
  41105c:	ldur	x8, [x29, #-8]
  411060:	ldr	x9, [x8]
  411064:	stur	x9, [x29, #-16]
  411068:	ldr	w10, [x8, #8]
  41106c:	stur	w10, [x29, #-20]
  411070:	str	wzr, [sp, #24]
  411074:	str	wzr, [sp, #20]
  411078:	ldr	w8, [sp, #20]
  41107c:	ldur	w9, [x29, #-20]
  411080:	cmp	w8, w9
  411084:	b.ge	4110b4 <_ZdlPvm@@Base+0x1d50>  // b.tcont
  411088:	ldur	x8, [x29, #-16]
  41108c:	ldrsw	x9, [sp, #20]
  411090:	ldrb	w10, [x8, x9]
  411094:	cbnz	w10, 4110a4 <_ZdlPvm@@Base+0x1d40>
  411098:	ldr	w8, [sp, #24]
  41109c:	add	w8, w8, #0x1
  4110a0:	str	w8, [sp, #24]
  4110a4:	ldr	w8, [sp, #20]
  4110a8:	add	w8, w8, #0x1
  4110ac:	str	w8, [sp, #20]
  4110b0:	b	411078 <_ZdlPvm@@Base+0x1d14>
  4110b4:	ldur	w8, [x29, #-20]
  4110b8:	add	w8, w8, #0x1
  4110bc:	ldr	w9, [sp, #24]
  4110c0:	subs	w8, w8, w9
  4110c4:	mov	w0, w8
  4110c8:	sxtw	x0, w0
  4110cc:	bl	401dd0 <malloc@plt>
  4110d0:	str	x0, [sp, #8]
  4110d4:	ldr	x10, [sp, #8]
  4110d8:	str	x10, [sp]
  4110dc:	str	wzr, [sp, #20]
  4110e0:	ldr	w8, [sp, #20]
  4110e4:	ldur	w9, [x29, #-20]
  4110e8:	cmp	w8, w9
  4110ec:	b.ge	411130 <_ZdlPvm@@Base+0x1dcc>  // b.tcont
  4110f0:	ldur	x8, [x29, #-16]
  4110f4:	ldrsw	x9, [sp, #20]
  4110f8:	ldrb	w10, [x8, x9]
  4110fc:	cbz	w10, 411120 <_ZdlPvm@@Base+0x1dbc>
  411100:	ldur	x8, [x29, #-16]
  411104:	ldrsw	x9, [sp, #20]
  411108:	add	x8, x8, x9
  41110c:	ldrb	w10, [x8]
  411110:	ldr	x8, [sp]
  411114:	add	x9, x8, #0x1
  411118:	str	x9, [sp]
  41111c:	strb	w10, [x8]
  411120:	ldr	w8, [sp, #20]
  411124:	add	w8, w8, #0x1
  411128:	str	w8, [sp, #20]
  41112c:	b	4110e0 <_ZdlPvm@@Base+0x1d7c>
  411130:	ldr	x8, [sp]
  411134:	mov	w9, #0x0                   	// #0
  411138:	strb	w9, [x8]
  41113c:	ldr	x0, [sp, #8]
  411140:	ldp	x29, x30, [sp, #48]
  411144:	add	sp, sp, #0x40
  411148:	ret
  41114c:	sub	sp, sp, #0x50
  411150:	stp	x29, x30, [sp, #64]
  411154:	add	x29, sp, #0x40
  411158:	stur	x0, [x29, #-8]
  41115c:	ldur	x8, [x29, #-8]
  411160:	ldr	w9, [x8, #8]
  411164:	subs	w9, w9, #0x1
  411168:	stur	w9, [x29, #-12]
  41116c:	str	x8, [sp, #24]
  411170:	ldur	w8, [x29, #-12]
  411174:	cmp	w8, #0x0
  411178:	cset	w8, lt  // lt = tstop
  41117c:	mov	w9, #0x0                   	// #0
  411180:	str	w9, [sp, #20]
  411184:	tbnz	w8, #0, 4111a4 <_ZdlPvm@@Base+0x1e40>
  411188:	ldr	x8, [sp, #24]
  41118c:	ldr	x9, [x8]
  411190:	ldursw	x10, [x29, #-12]
  411194:	ldrb	w11, [x9, x10]
  411198:	cmp	w11, #0x20
  41119c:	cset	w11, eq  // eq = none
  4111a0:	str	w11, [sp, #20]
  4111a4:	ldr	w8, [sp, #20]
  4111a8:	tbnz	w8, #0, 4111b0 <_ZdlPvm@@Base+0x1e4c>
  4111ac:	b	4111c0 <_ZdlPvm@@Base+0x1e5c>
  4111b0:	ldur	w8, [x29, #-12]
  4111b4:	subs	w8, w8, #0x1
  4111b8:	stur	w8, [x29, #-12]
  4111bc:	b	411170 <_ZdlPvm@@Base+0x1e0c>
  4111c0:	ldr	x8, [sp, #24]
  4111c4:	ldr	x9, [x8]
  4111c8:	stur	x9, [x29, #-24]
  4111cc:	ldur	w10, [x29, #-12]
  4111d0:	cmp	w10, #0x0
  4111d4:	cset	w10, le
  4111d8:	tbnz	w10, #0, 411208 <_ZdlPvm@@Base+0x1ea4>
  4111dc:	ldur	x8, [x29, #-24]
  4111e0:	ldrb	w9, [x8]
  4111e4:	cmp	w9, #0x20
  4111e8:	b.ne	411208 <_ZdlPvm@@Base+0x1ea4>  // b.any
  4111ec:	ldur	x8, [x29, #-24]
  4111f0:	add	x8, x8, #0x1
  4111f4:	stur	x8, [x29, #-24]
  4111f8:	ldur	w9, [x29, #-12]
  4111fc:	subs	w9, w9, #0x1
  411200:	stur	w9, [x29, #-12]
  411204:	b	4111dc <_ZdlPvm@@Base+0x1e78>
  411208:	ldr	x8, [sp, #24]
  41120c:	ldr	w9, [x8, #8]
  411210:	subs	w9, w9, #0x1
  411214:	ldur	w10, [x29, #-12]
  411218:	cmp	w9, w10
  41121c:	b.eq	4112c0 <_ZdlPvm@@Base+0x1f5c>  // b.none
  411220:	ldur	w8, [x29, #-12]
  411224:	cmp	w8, #0x0
  411228:	cset	w8, lt  // lt = tstop
  41122c:	tbnz	w8, #0, 411288 <_ZdlPvm@@Base+0x1f24>
  411230:	ldur	w8, [x29, #-12]
  411234:	add	w8, w8, #0x1
  411238:	ldr	x9, [sp, #24]
  41123c:	str	w8, [x9, #8]
  411240:	ldrsw	x0, [x9, #12]
  411244:	bl	4019e0 <_Znam@plt>
  411248:	str	x0, [sp, #32]
  41124c:	ldr	x0, [sp, #32]
  411250:	ldur	x1, [x29, #-24]
  411254:	ldr	x9, [sp, #24]
  411258:	ldrsw	x2, [x9, #8]
  41125c:	bl	401a00 <memcpy@plt>
  411260:	ldr	x9, [sp, #24]
  411264:	ldr	x10, [x9]
  411268:	str	x10, [sp, #8]
  41126c:	cbz	x10, 411278 <_ZdlPvm@@Base+0x1f14>
  411270:	ldr	x0, [sp, #8]
  411274:	bl	401cf0 <_ZdaPv@plt>
  411278:	ldr	x8, [sp, #32]
  41127c:	ldr	x9, [sp, #24]
  411280:	str	x8, [x9]
  411284:	b	4112c0 <_ZdlPvm@@Base+0x1f5c>
  411288:	ldr	x8, [sp, #24]
  41128c:	str	wzr, [x8, #8]
  411290:	ldr	x9, [x8]
  411294:	cbz	x9, 4112c0 <_ZdlPvm@@Base+0x1f5c>
  411298:	ldr	x8, [sp, #24]
  41129c:	ldr	x9, [x8]
  4112a0:	str	x9, [sp]
  4112a4:	cbz	x9, 4112b0 <_ZdlPvm@@Base+0x1f4c>
  4112a8:	ldr	x0, [sp]
  4112ac:	bl	401cf0 <_ZdaPv@plt>
  4112b0:	mov	x8, xzr
  4112b4:	ldr	x9, [sp, #24]
  4112b8:	str	x8, [x9]
  4112bc:	str	wzr, [x9, #12]
  4112c0:	ldp	x29, x30, [sp, #64]
  4112c4:	add	sp, sp, #0x50
  4112c8:	ret
  4112cc:	sub	sp, sp, #0x40
  4112d0:	stp	x29, x30, [sp, #48]
  4112d4:	add	x29, sp, #0x30
  4112d8:	stur	x0, [x29, #-8]
  4112dc:	stur	x1, [x29, #-16]
  4112e0:	ldur	x0, [x29, #-8]
  4112e4:	bl	4113a0 <_ZdlPvm@@Base+0x203c>
  4112e8:	stur	w0, [x29, #-20]
  4112ec:	ldur	x0, [x29, #-8]
  4112f0:	bl	405b4c <feof@plt+0x3c9c>
  4112f4:	str	x0, [sp, #16]
  4112f8:	str	wzr, [sp, #12]
  4112fc:	ldr	w8, [sp, #12]
  411300:	ldur	w9, [x29, #-20]
  411304:	cmp	w8, w9
  411308:	b.ge	411330 <_ZdlPvm@@Base+0x1fcc>  // b.tcont
  41130c:	ldr	x8, [sp, #16]
  411310:	ldrsw	x9, [sp, #12]
  411314:	ldrb	w0, [x8, x9]
  411318:	ldur	x1, [x29, #-16]
  41131c:	bl	401ab0 <putc@plt>
  411320:	ldr	w8, [sp, #12]
  411324:	add	w8, w8, #0x1
  411328:	str	w8, [sp, #12]
  41132c:	b	4112fc <_ZdlPvm@@Base+0x1f98>
  411330:	ldp	x29, x30, [sp, #48]
  411334:	add	sp, sp, #0x40
  411338:	ret
  41133c:	sub	sp, sp, #0x40
  411340:	stp	x29, x30, [sp, #48]
  411344:	add	x29, sp, #0x30
  411348:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  41134c:	add	x9, x9, #0x590
  411350:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  411354:	add	x1, x1, #0x114
  411358:	adrp	x10, 410000 <_ZdlPvm@@Base+0xc9c>
  41135c:	add	x10, x10, #0x334
  411360:	stur	x8, [x29, #-8]
  411364:	stur	w0, [x29, #-12]
  411368:	ldur	w2, [x29, #-12]
  41136c:	mov	x0, x9
  411370:	str	x8, [sp, #24]
  411374:	str	x9, [sp, #16]
  411378:	str	x10, [sp, #8]
  41137c:	bl	401bb0 <sprintf@plt>
  411380:	ldr	x8, [sp, #24]
  411384:	mov	x0, x8
  411388:	ldr	x1, [sp, #16]
  41138c:	ldr	x9, [sp, #8]
  411390:	blr	x9
  411394:	ldp	x29, x30, [sp, #48]
  411398:	add	sp, sp, #0x40
  41139c:	ret
  4113a0:	sub	sp, sp, #0x10
  4113a4:	str	x0, [sp, #8]
  4113a8:	ldr	x8, [sp, #8]
  4113ac:	ldr	w0, [x8, #8]
  4113b0:	add	sp, sp, #0x10
  4113b4:	ret
  4113b8:	sub	sp, sp, #0x30
  4113bc:	stp	x29, x30, [sp, #32]
  4113c0:	add	x29, sp, #0x20
  4113c4:	str	x0, [sp, #16]
  4113c8:	ldr	x8, [sp, #16]
  4113cc:	cbnz	x8, 4113dc <_ZdlPvm@@Base+0x2078>
  4113d0:	mov	x8, xzr
  4113d4:	stur	x8, [x29, #-8]
  4113d8:	b	411404 <_ZdlPvm@@Base+0x20a0>
  4113dc:	ldr	x0, [sp, #16]
  4113e0:	bl	401a80 <strlen@plt>
  4113e4:	add	x0, x0, #0x1
  4113e8:	bl	401dd0 <malloc@plt>
  4113ec:	str	x0, [sp, #8]
  4113f0:	ldr	x0, [sp, #8]
  4113f4:	ldr	x1, [sp, #16]
  4113f8:	bl	401b90 <strcpy@plt>
  4113fc:	ldr	x8, [sp, #8]
  411400:	stur	x8, [x29, #-8]
  411404:	ldur	x0, [x29, #-8]
  411408:	ldp	x29, x30, [sp, #32]
  41140c:	add	sp, sp, #0x30
  411410:	ret
  411414:	sub	sp, sp, #0x60
  411418:	stp	x29, x30, [sp, #80]
  41141c:	add	x29, sp, #0x50
  411420:	adrp	x8, 414000 <_ZdlPvm@@Base+0x4c9c>
  411424:	add	x8, x8, #0x47a
  411428:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  41142c:	add	x9, x9, #0x5a0
  411430:	stur	x0, [x29, #-8]
  411434:	mov	x0, x8
  411438:	str	x9, [sp, #16]
  41143c:	bl	401e10 <getenv@plt>
  411440:	stur	x0, [x29, #-16]
  411444:	cbnz	x0, 411468 <_ZdlPvm@@Base+0x2104>
  411448:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  41144c:	add	x0, x0, #0x480
  411450:	bl	401e10 <getenv@plt>
  411454:	stur	x0, [x29, #-16]
  411458:	cbnz	x0, 411468 <_ZdlPvm@@Base+0x2104>
  41145c:	adrp	x8, 414000 <_ZdlPvm@@Base+0x4c9c>
  411460:	add	x8, x8, #0x487
  411464:	stur	x8, [x29, #-16]
  411468:	ldur	x0, [x29, #-16]
  41146c:	bl	401a80 <strlen@plt>
  411470:	stur	x0, [x29, #-24]
  411474:	ldur	x8, [x29, #-16]
  411478:	ldur	x9, [x29, #-24]
  41147c:	add	x8, x8, x9
  411480:	mov	x9, #0xffffffffffffffff    	// #-1
  411484:	add	x8, x8, x9
  411488:	stur	x8, [x29, #-32]
  41148c:	ldur	x8, [x29, #-32]
  411490:	ldrb	w1, [x8]
  411494:	adrp	x0, 413000 <_ZdlPvm@@Base+0x3c9c>
  411498:	add	x0, x0, #0xeee
  41149c:	bl	401b30 <strchr@plt>
  4114a0:	mov	w10, wzr
  4114a4:	mov	w11, #0x1                   	// #1
  4114a8:	cmp	x0, #0x0
  4114ac:	csel	w10, w11, w10, eq  // eq = none
  4114b0:	stur	w10, [x29, #-36]
  4114b4:	ldur	x8, [x29, #-24]
  4114b8:	ldursw	x9, [x29, #-36]
  4114bc:	add	x8, x8, x9
  4114c0:	add	x0, x8, #0x1
  4114c4:	bl	4019e0 <_Znam@plt>
  4114c8:	str	x0, [sp, #32]
  4114cc:	ldr	x0, [sp, #32]
  4114d0:	ldur	x1, [x29, #-16]
  4114d4:	bl	401b90 <strcpy@plt>
  4114d8:	ldur	w10, [x29, #-36]
  4114dc:	cbz	w10, 4114f0 <_ZdlPvm@@Base+0x218c>
  4114e0:	ldr	x0, [sp, #32]
  4114e4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x3c9c>
  4114e8:	add	x1, x1, #0xeee
  4114ec:	bl	401e90 <strcat@plt>
  4114f0:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  4114f4:	add	x8, x8, #0x95b
  4114f8:	str	x8, [sp, #24]
  4114fc:	ldr	x0, [sp, #32]
  411500:	bl	412138 <_ZdlPvm@@Base+0x2dd4>
  411504:	cmp	x0, #0xe
  411508:	b.hi	411528 <_ZdlPvm@@Base+0x21c4>  // b.pmore
  41150c:	adrp	x8, 412000 <_ZdlPvm@@Base+0x2c9c>
  411510:	add	x8, x8, #0xb9e
  411514:	str	x8, [sp, #24]
  411518:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  41151c:	add	x8, x8, #0x5b0
  411520:	mov	w9, #0x1                   	// #1
  411524:	str	w9, [x8]
  411528:	ldur	x8, [x29, #-24]
  41152c:	ldursw	x9, [x29, #-36]
  411530:	add	x8, x8, x9
  411534:	ldr	x0, [sp, #24]
  411538:	str	x8, [sp, #8]
  41153c:	bl	401a80 <strlen@plt>
  411540:	ldr	x8, [sp, #8]
  411544:	add	x9, x8, x0
  411548:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  41154c:	add	x10, x10, #0x5a8
  411550:	str	x9, [x10]
  411554:	ldr	x9, [x10]
  411558:	add	x0, x9, #0x1
  41155c:	bl	4019e0 <_Znam@plt>
  411560:	ldr	x8, [sp, #16]
  411564:	str	x0, [x8]
  411568:	ldr	x0, [x8]
  41156c:	ldr	x1, [sp, #32]
  411570:	bl	401b90 <strcpy@plt>
  411574:	ldr	x8, [sp, #16]
  411578:	ldr	x9, [x8]
  41157c:	ldr	x1, [sp, #24]
  411580:	mov	x0, x9
  411584:	bl	401e90 <strcat@plt>
  411588:	ldr	x8, [sp, #32]
  41158c:	str	x8, [sp]
  411590:	cbz	x8, 41159c <_ZdlPvm@@Base+0x2238>
  411594:	ldr	x0, [sp]
  411598:	bl	401cf0 <_ZdaPv@plt>
  41159c:	ldp	x29, x30, [sp, #80]
  4115a0:	add	sp, sp, #0x60
  4115a4:	ret
  4115a8:	sub	sp, sp, #0x20
  4115ac:	stp	x29, x30, [sp, #16]
  4115b0:	add	x29, sp, #0x10
  4115b4:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4115b8:	add	x8, x8, #0x5a0
  4115bc:	str	x0, [sp, #8]
  4115c0:	ldr	x8, [x8]
  4115c4:	str	x8, [sp]
  4115c8:	cbz	x8, 4115d4 <_ZdlPvm@@Base+0x2270>
  4115cc:	ldr	x0, [sp]
  4115d0:	bl	401cf0 <_ZdaPv@plt>
  4115d4:	ldp	x29, x30, [sp, #16]
  4115d8:	add	sp, sp, #0x20
  4115dc:	ret
  4115e0:	sub	sp, sp, #0x40
  4115e4:	stp	x29, x30, [sp, #48]
  4115e8:	add	x29, sp, #0x30
  4115ec:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4115f0:	add	x8, x8, #0x5b0
  4115f4:	stur	x0, [x29, #-8]
  4115f8:	stur	x1, [x29, #-16]
  4115fc:	ldr	w9, [x8]
  411600:	cbz	w9, 411610 <_ZdlPvm@@Base+0x22ac>
  411604:	ldur	x8, [x29, #-16]
  411608:	str	x8, [sp]
  41160c:	b	411618 <_ZdlPvm@@Base+0x22b4>
  411610:	ldur	x8, [x29, #-8]
  411614:	str	x8, [sp]
  411618:	ldr	x8, [sp]
  41161c:	str	x8, [sp, #24]
  411620:	str	wzr, [sp, #20]
  411624:	ldr	x8, [sp, #24]
  411628:	cbz	x8, 411638 <_ZdlPvm@@Base+0x22d4>
  41162c:	ldr	x0, [sp, #24]
  411630:	bl	401a80 <strlen@plt>
  411634:	str	w0, [sp, #20]
  411638:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  41163c:	add	x8, x8, #0x5a8
  411640:	ldr	x8, [x8]
  411644:	ldrsw	x9, [sp, #20]
  411648:	add	x8, x8, x9
  41164c:	add	x8, x8, #0x6
  411650:	add	x0, x8, #0x1
  411654:	bl	4019e0 <_Znam@plt>
  411658:	str	x0, [sp, #8]
  41165c:	ldr	x0, [sp, #8]
  411660:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411664:	add	x8, x8, #0x5a0
  411668:	ldr	x1, [x8]
  41166c:	bl	401b90 <strcpy@plt>
  411670:	ldr	w10, [sp, #20]
  411674:	cmp	w10, #0x0
  411678:	cset	w10, le
  41167c:	tbnz	w10, #0, 41168c <_ZdlPvm@@Base+0x2328>
  411680:	ldr	x0, [sp, #8]
  411684:	ldr	x1, [sp, #24]
  411688:	bl	401e90 <strcat@plt>
  41168c:	ldr	x0, [sp, #8]
  411690:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4c9c>
  411694:	add	x1, x1, #0x48c
  411698:	bl	401e90 <strcat@plt>
  41169c:	ldr	x8, [sp, #8]
  4116a0:	mov	x0, x8
  4116a4:	ldp	x29, x30, [sp, #48]
  4116a8:	add	sp, sp, #0x40
  4116ac:	ret
  4116b0:	sub	sp, sp, #0x60
  4116b4:	stp	x29, x30, [sp, #80]
  4116b8:	add	x29, sp, #0x50
  4116bc:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4116c0:	add	x8, x8, #0x5b8
  4116c4:	stur	x0, [x29, #-8]
  4116c8:	ldr	x8, [x8]
  4116cc:	stur	x8, [x29, #-16]
  4116d0:	ldur	x8, [x29, #-16]
  4116d4:	cbz	x8, 41178c <_ZdlPvm@@Base+0x2428>
  4116d8:	ldur	x8, [x29, #-16]
  4116dc:	ldr	x0, [x8]
  4116e0:	bl	401be0 <unlink@plt>
  4116e4:	cmp	w0, #0x0
  4116e8:	cset	w9, ge  // ge = tcont
  4116ec:	tbnz	w9, #0, 411748 <_ZdlPvm@@Base+0x23e4>
  4116f0:	ldur	x8, [x29, #-16]
  4116f4:	ldr	x1, [x8]
  4116f8:	sub	x0, x29, #0x20
  4116fc:	bl	4065f0 <feof@plt+0x4740>
  411700:	b	411704 <_ZdlPvm@@Base+0x23a0>
  411704:	bl	401d00 <__errno_location@plt>
  411708:	ldr	w0, [x0]
  41170c:	bl	401b80 <strerror@plt>
  411710:	add	x8, sp, #0x20
  411714:	str	x0, [sp, #16]
  411718:	mov	x0, x8
  41171c:	ldr	x1, [sp, #16]
  411720:	bl	4065f0 <feof@plt+0x4740>
  411724:	b	411728 <_ZdlPvm@@Base+0x23c4>
  411728:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  41172c:	add	x0, x0, #0x493
  411730:	sub	x1, x29, #0x20
  411734:	add	x2, sp, #0x20
  411738:	adrp	x3, 429000 <stderr@@GLIBC_2.17+0x70>
  41173c:	add	x3, x3, #0x60
  411740:	bl	406a00 <feof@plt+0x4b50>
  411744:	b	411748 <_ZdlPvm@@Base+0x23e4>
  411748:	ldur	x8, [x29, #-16]
  41174c:	str	x8, [sp, #24]
  411750:	ldur	x8, [x29, #-16]
  411754:	ldr	x8, [x8, #8]
  411758:	stur	x8, [x29, #-16]
  41175c:	ldr	x8, [sp, #24]
  411760:	ldr	x8, [x8]
  411764:	str	x8, [sp, #8]
  411768:	cbz	x8, 411774 <_ZdlPvm@@Base+0x2410>
  41176c:	ldr	x0, [sp, #8]
  411770:	bl	401cf0 <_ZdaPv@plt>
  411774:	ldr	x8, [sp, #24]
  411778:	str	x8, [sp]
  41177c:	cbz	x8, 411788 <_ZdlPvm@@Base+0x2424>
  411780:	ldr	x0, [sp]
  411784:	bl	40f338 <_ZdlPv@@Base>
  411788:	b	4116d0 <_ZdlPvm@@Base+0x236c>
  41178c:	ldp	x29, x30, [sp, #80]
  411790:	add	sp, sp, #0x60
  411794:	ret
  411798:	bl	40659c <feof@plt+0x46ec>
  41179c:	sub	sp, sp, #0xa0
  4117a0:	stp	x29, x30, [sp, #144]
  4117a4:	add	x29, sp, #0x90
  4117a8:	adrp	x8, 429000 <stderr@@GLIBC_2.17+0x70>
  4117ac:	add	x8, x8, #0x60
  4117b0:	stur	x0, [x29, #-8]
  4117b4:	stur	x1, [x29, #-16]
  4117b8:	stur	x2, [x29, #-24]
  4117bc:	stur	w3, [x29, #-28]
  4117c0:	ldur	x0, [x29, #-16]
  4117c4:	ldur	x1, [x29, #-24]
  4117c8:	str	x8, [sp, #48]
  4117cc:	bl	4115e0 <_ZdlPvm@@Base+0x227c>
  4117d0:	stur	x0, [x29, #-40]
  4117d4:	bl	401d00 <__errno_location@plt>
  4117d8:	str	wzr, [x0]
  4117dc:	ldur	x0, [x29, #-40]
  4117e0:	bl	401c20 <mkstemp@plt>
  4117e4:	stur	w0, [x29, #-44]
  4117e8:	ldur	w9, [x29, #-44]
  4117ec:	cmp	w9, #0x0
  4117f0:	cset	w9, ge  // ge = tcont
  4117f4:	tbnz	w9, #0, 411834 <_ZdlPvm@@Base+0x24d0>
  4117f8:	bl	401d00 <__errno_location@plt>
  4117fc:	ldr	w0, [x0]
  411800:	bl	401b80 <strerror@plt>
  411804:	sub	x8, x29, #0x40
  411808:	str	x0, [sp, #40]
  41180c:	mov	x0, x8
  411810:	ldr	x1, [sp, #40]
  411814:	str	x8, [sp, #32]
  411818:	bl	4065f0 <feof@plt+0x4740>
  41181c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  411820:	add	x0, x0, #0x4aa
  411824:	ldr	x1, [sp, #32]
  411828:	ldr	x2, [sp, #48]
  41182c:	ldr	x3, [sp, #48]
  411830:	bl	406af0 <feof@plt+0x4c40>
  411834:	bl	401d00 <__errno_location@plt>
  411838:	str	wzr, [x0]
  41183c:	ldur	w0, [x29, #-44]
  411840:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4c9c>
  411844:	add	x1, x1, #0x4cb
  411848:	bl	401e70 <fdopen@plt>
  41184c:	str	x0, [sp, #72]
  411850:	ldr	x8, [sp, #72]
  411854:	cbnz	x8, 411894 <_ZdlPvm@@Base+0x2530>
  411858:	bl	401d00 <__errno_location@plt>
  41185c:	ldr	w0, [x0]
  411860:	bl	401b80 <strerror@plt>
  411864:	add	x8, sp, #0x38
  411868:	str	x0, [sp, #24]
  41186c:	mov	x0, x8
  411870:	ldr	x1, [sp, #24]
  411874:	str	x8, [sp, #16]
  411878:	bl	4065f0 <feof@plt+0x4740>
  41187c:	adrp	x0, 414000 <_ZdlPvm@@Base+0x4c9c>
  411880:	add	x0, x0, #0x4ce
  411884:	ldr	x1, [sp, #16]
  411888:	ldr	x2, [sp, #48]
  41188c:	ldr	x3, [sp, #48]
  411890:	bl	406af0 <feof@plt+0x4c40>
  411894:	ldur	w8, [x29, #-28]
  411898:	cbz	w8, 4118a4 <_ZdlPvm@@Base+0x2540>
  41189c:	ldur	x0, [x29, #-40]
  4118a0:	bl	4118e0 <_ZdlPvm@@Base+0x257c>
  4118a4:	ldur	x8, [x29, #-8]
  4118a8:	cbz	x8, 4118bc <_ZdlPvm@@Base+0x2558>
  4118ac:	ldur	x8, [x29, #-40]
  4118b0:	ldur	x9, [x29, #-8]
  4118b4:	str	x8, [x9]
  4118b8:	b	4118d0 <_ZdlPvm@@Base+0x256c>
  4118bc:	ldur	x8, [x29, #-40]
  4118c0:	str	x8, [sp, #8]
  4118c4:	cbz	x8, 4118d0 <_ZdlPvm@@Base+0x256c>
  4118c8:	ldr	x0, [sp, #8]
  4118cc:	bl	401cf0 <_ZdaPv@plt>
  4118d0:	ldr	x0, [sp, #72]
  4118d4:	ldp	x29, x30, [sp, #144]
  4118d8:	add	sp, sp, #0xa0
  4118dc:	ret
  4118e0:	sub	sp, sp, #0x50
  4118e4:	stp	x29, x30, [sp, #64]
  4118e8:	add	x29, sp, #0x40
  4118ec:	mov	x8, #0x10                  	// #16
  4118f0:	stur	x0, [x29, #-8]
  4118f4:	ldur	x0, [x29, #-8]
  4118f8:	str	x8, [sp, #16]
  4118fc:	bl	401a80 <strlen@plt>
  411900:	add	x0, x0, #0x1
  411904:	bl	4019e0 <_Znam@plt>
  411908:	stur	x0, [x29, #-16]
  41190c:	ldur	x0, [x29, #-16]
  411910:	ldur	x1, [x29, #-8]
  411914:	bl	401b90 <strcpy@plt>
  411918:	ldr	x8, [sp, #16]
  41191c:	mov	x0, x8
  411920:	bl	40f260 <_Znwm@@Base>
  411924:	ldur	x1, [x29, #-16]
  411928:	str	x0, [sp, #8]
  41192c:	bl	41197c <_ZdlPvm@@Base+0x2618>
  411930:	b	411934 <_ZdlPvm@@Base+0x25d0>
  411934:	ldr	x8, [sp, #8]
  411938:	stur	x8, [x29, #-24]
  41193c:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411940:	add	x9, x9, #0x5b8
  411944:	ldr	x10, [x9]
  411948:	ldur	x11, [x29, #-24]
  41194c:	str	x10, [x11, #8]
  411950:	ldur	x10, [x29, #-24]
  411954:	str	x10, [x9]
  411958:	ldp	x29, x30, [sp, #64]
  41195c:	add	sp, sp, #0x50
  411960:	ret
  411964:	str	x0, [sp, #32]
  411968:	str	w1, [sp, #28]
  41196c:	ldr	x0, [sp, #8]
  411970:	bl	40f338 <_ZdlPv@@Base>
  411974:	ldr	x0, [sp, #32]
  411978:	bl	401e60 <_Unwind_Resume@plt>
  41197c:	sub	sp, sp, #0x10
  411980:	mov	x8, xzr
  411984:	str	x0, [sp, #8]
  411988:	str	x1, [sp]
  41198c:	ldr	x9, [sp, #8]
  411990:	ldr	x10, [sp]
  411994:	str	x10, [x9]
  411998:	str	x8, [x9, #8]
  41199c:	add	sp, sp, #0x10
  4119a0:	ret
  4119a4:	sub	sp, sp, #0x40
  4119a8:	stp	x29, x30, [sp, #48]
  4119ac:	add	x29, sp, #0x30
  4119b0:	stur	x0, [x29, #-16]
  4119b4:	ldur	x8, [x29, #-16]
  4119b8:	ldrb	w9, [x8]
  4119bc:	cmp	w9, #0x75
  4119c0:	b.eq	4119d0 <_ZdlPvm@@Base+0x266c>  // b.none
  4119c4:	mov	x8, xzr
  4119c8:	stur	x8, [x29, #-8]
  4119cc:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  4119d0:	ldur	x8, [x29, #-16]
  4119d4:	add	x8, x8, #0x1
  4119d8:	stur	x8, [x29, #-16]
  4119dc:	str	x8, [sp, #24]
  4119e0:	str	wzr, [sp, #20]
  4119e4:	ldr	x8, [sp, #24]
  4119e8:	str	x8, [sp, #8]
  4119ec:	ldr	x8, [sp, #24]
  4119f0:	ldrb	w1, [x8]
  4119f4:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4119f8:	add	x0, x0, #0x9c5
  4119fc:	bl	40b44c <feof@plt+0x959c>
  411a00:	cbnz	w0, 411a10 <_ZdlPvm@@Base+0x26ac>
  411a04:	mov	x8, xzr
  411a08:	stur	x8, [x29, #-8]
  411a0c:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411a10:	ldr	x8, [sp, #24]
  411a14:	ldrb	w1, [x8]
  411a18:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411a1c:	add	x0, x0, #0x8c5
  411a20:	bl	40b44c <feof@plt+0x959c>
  411a24:	cbz	w0, 411a4c <_ZdlPvm@@Base+0x26e8>
  411a28:	ldr	w8, [sp, #20]
  411a2c:	mov	w9, #0x10                  	// #16
  411a30:	mul	w8, w8, w9
  411a34:	ldr	x10, [sp, #24]
  411a38:	ldrb	w9, [x10]
  411a3c:	subs	w9, w9, #0x30
  411a40:	add	w8, w8, w9
  411a44:	str	w8, [sp, #20]
  411a48:	b	411a98 <_ZdlPvm@@Base+0x2734>
  411a4c:	ldr	x8, [sp, #24]
  411a50:	ldrb	w1, [x8]
  411a54:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411a58:	add	x0, x0, #0x6c5
  411a5c:	bl	40b44c <feof@plt+0x959c>
  411a60:	cbz	w0, 411a8c <_ZdlPvm@@Base+0x2728>
  411a64:	ldr	w8, [sp, #20]
  411a68:	mov	w9, #0x10                  	// #16
  411a6c:	mul	w8, w8, w9
  411a70:	ldr	x10, [sp, #24]
  411a74:	ldrb	w9, [x10]
  411a78:	subs	w9, w9, #0x41
  411a7c:	add	w9, w9, #0xa
  411a80:	add	w8, w8, w9
  411a84:	str	w8, [sp, #20]
  411a88:	b	411a98 <_ZdlPvm@@Base+0x2734>
  411a8c:	mov	x8, xzr
  411a90:	stur	x8, [x29, #-8]
  411a94:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411a98:	ldr	w8, [sp, #20]
  411a9c:	mov	w9, #0x10ffff              	// #1114111
  411aa0:	cmp	w8, w9
  411aa4:	b.le	411ab4 <_ZdlPvm@@Base+0x2750>
  411aa8:	mov	x8, xzr
  411aac:	stur	x8, [x29, #-8]
  411ab0:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411ab4:	ldr	x8, [sp, #24]
  411ab8:	add	x8, x8, #0x1
  411abc:	str	x8, [sp, #24]
  411ac0:	ldr	x8, [sp, #24]
  411ac4:	ldrb	w9, [x8]
  411ac8:	cbz	w9, 411adc <_ZdlPvm@@Base+0x2778>
  411acc:	ldr	x8, [sp, #24]
  411ad0:	ldrb	w9, [x8]
  411ad4:	cmp	w9, #0x5f
  411ad8:	b.ne	411ae0 <_ZdlPvm@@Base+0x277c>  // b.any
  411adc:	b	411ae4 <_ZdlPvm@@Base+0x2780>
  411ae0:	b	4119ec <_ZdlPvm@@Base+0x2688>
  411ae4:	ldr	w8, [sp, #20]
  411ae8:	mov	w9, #0xd800                	// #55296
  411aec:	cmp	w8, w9
  411af0:	b.lt	411b04 <_ZdlPvm@@Base+0x27a0>  // b.tstop
  411af4:	ldr	w8, [sp, #20]
  411af8:	mov	w9, #0xdbff                	// #56319
  411afc:	cmp	w8, w9
  411b00:	b.le	411b24 <_ZdlPvm@@Base+0x27c0>
  411b04:	ldr	w8, [sp, #20]
  411b08:	mov	w9, #0xdc00                	// #56320
  411b0c:	cmp	w8, w9
  411b10:	b.lt	411b30 <_ZdlPvm@@Base+0x27cc>  // b.tstop
  411b14:	ldr	w8, [sp, #20]
  411b18:	mov	w9, #0xdfff                	// #57343
  411b1c:	cmp	w8, w9
  411b20:	b.gt	411b30 <_ZdlPvm@@Base+0x27cc>
  411b24:	mov	x8, xzr
  411b28:	stur	x8, [x29, #-8]
  411b2c:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411b30:	ldr	w8, [sp, #20]
  411b34:	mov	w9, #0xffff                	// #65535
  411b38:	cmp	w8, w9
  411b3c:	b.le	411b60 <_ZdlPvm@@Base+0x27fc>
  411b40:	ldr	x8, [sp, #8]
  411b44:	ldrb	w9, [x8]
  411b48:	cmp	w9, #0x30
  411b4c:	b.ne	411b5c <_ZdlPvm@@Base+0x27f8>  // b.any
  411b50:	mov	x8, xzr
  411b54:	stur	x8, [x29, #-8]
  411b58:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411b5c:	b	411b80 <_ZdlPvm@@Base+0x281c>
  411b60:	ldr	x8, [sp, #24]
  411b64:	ldr	x9, [sp, #8]
  411b68:	subs	x8, x8, x9
  411b6c:	cmp	x8, #0x4
  411b70:	b.eq	411b80 <_ZdlPvm@@Base+0x281c>  // b.none
  411b74:	mov	x8, xzr
  411b78:	stur	x8, [x29, #-8]
  411b7c:	b	411ba8 <_ZdlPvm@@Base+0x2844>
  411b80:	ldr	x8, [sp, #24]
  411b84:	ldrb	w9, [x8]
  411b88:	cbnz	w9, 411b90 <_ZdlPvm@@Base+0x282c>
  411b8c:	b	411ba0 <_ZdlPvm@@Base+0x283c>
  411b90:	ldr	x8, [sp, #24]
  411b94:	add	x8, x8, #0x1
  411b98:	str	x8, [sp, #24]
  411b9c:	b	4119e0 <_ZdlPvm@@Base+0x267c>
  411ba0:	ldur	x8, [x29, #-16]
  411ba4:	stur	x8, [x29, #-8]
  411ba8:	ldur	x0, [x29, #-8]
  411bac:	ldp	x29, x30, [sp, #48]
  411bb0:	add	sp, sp, #0x40
  411bb4:	ret
  411bb8:	sub	sp, sp, #0x30
  411bbc:	stp	x29, x30, [sp, #32]
  411bc0:	add	x29, sp, #0x20
  411bc4:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411bc8:	add	x8, x8, #0x588
  411bcc:	adrp	x9, 428000 <_ZTVN10__cxxabiv117__class_type_infoE@@CXXABI_1.3+0x1290>
  411bd0:	add	x9, x9, #0xf90
  411bd4:	stur	w0, [x29, #-4]
  411bd8:	str	x1, [sp, #16]
  411bdc:	ldr	x8, [x8]
  411be0:	str	x9, [sp, #8]
  411be4:	cbz	x8, 411c08 <_ZdlPvm@@Base+0x28a4>
  411be8:	ldr	x8, [sp, #8]
  411bec:	ldr	x0, [x8]
  411bf0:	adrp	x9, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411bf4:	add	x9, x9, #0x588
  411bf8:	ldr	x2, [x9]
  411bfc:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4c9c>
  411c00:	add	x1, x1, #0x4e5
  411c04:	bl	401a90 <fprintf@plt>
  411c08:	ldr	x8, [sp, #8]
  411c0c:	ldr	x0, [x8]
  411c10:	ldur	w2, [x29, #-4]
  411c14:	ldr	x3, [sp, #16]
  411c18:	adrp	x1, 414000 <_ZdlPvm@@Base+0x4c9c>
  411c1c:	add	x1, x1, #0x4ea
  411c20:	bl	401a90 <fprintf@plt>
  411c24:	ldr	x8, [sp, #8]
  411c28:	ldr	x9, [x8]
  411c2c:	mov	x0, x9
  411c30:	bl	401cc0 <fflush@plt>
  411c34:	bl	401e00 <abort@plt>
  411c38:	sub	sp, sp, #0x20
  411c3c:	str	x0, [sp, #24]
  411c40:	ldr	x8, [sp, #24]
  411c44:	str	x8, [sp, #16]
  411c48:	str	wzr, [sp, #12]
  411c4c:	ldr	w8, [sp, #12]
  411c50:	cmp	w8, #0xff
  411c54:	b.gt	411c7c <_ZdlPvm@@Base+0x2918>
  411c58:	ldr	x8, [sp, #16]
  411c5c:	ldrsw	x9, [sp, #12]
  411c60:	add	x8, x8, x9
  411c64:	mov	w10, #0x0                   	// #0
  411c68:	strb	w10, [x8]
  411c6c:	ldr	w8, [sp, #12]
  411c70:	add	w8, w8, #0x1
  411c74:	str	w8, [sp, #12]
  411c78:	b	411c4c <_ZdlPvm@@Base+0x28e8>
  411c7c:	add	sp, sp, #0x20
  411c80:	ret
  411c84:	sub	sp, sp, #0x20
  411c88:	stp	x29, x30, [sp, #16]
  411c8c:	add	x29, sp, #0x10
  411c90:	str	x0, [sp, #8]
  411c94:	ldr	x0, [sp, #8]
  411c98:	bl	411c38 <_ZdlPvm@@Base+0x28d4>
  411c9c:	ldp	x29, x30, [sp, #16]
  411ca0:	add	sp, sp, #0x20
  411ca4:	ret
  411ca8:	sub	sp, sp, #0x30
  411cac:	stp	x29, x30, [sp, #32]
  411cb0:	add	x29, sp, #0x20
  411cb4:	stur	x0, [x29, #-8]
  411cb8:	str	x1, [sp, #16]
  411cbc:	ldur	x8, [x29, #-8]
  411cc0:	mov	x0, x8
  411cc4:	str	x8, [sp, #8]
  411cc8:	bl	411c38 <_ZdlPvm@@Base+0x28d4>
  411ccc:	ldr	x8, [sp, #16]
  411cd0:	ldrb	w9, [x8]
  411cd4:	cbz	w9, 411d00 <_ZdlPvm@@Base+0x299c>
  411cd8:	ldr	x8, [sp, #16]
  411cdc:	add	x9, x8, #0x1
  411ce0:	str	x9, [sp, #16]
  411ce4:	ldrb	w10, [x8]
  411ce8:	mov	w8, w10
  411cec:	ldr	x9, [sp, #8]
  411cf0:	add	x8, x9, x8
  411cf4:	mov	w10, #0x1                   	// #1
  411cf8:	strb	w10, [x8]
  411cfc:	b	411ccc <_ZdlPvm@@Base+0x2968>
  411d00:	ldp	x29, x30, [sp, #32]
  411d04:	add	sp, sp, #0x30
  411d08:	ret
  411d0c:	sub	sp, sp, #0x30
  411d10:	stp	x29, x30, [sp, #32]
  411d14:	add	x29, sp, #0x20
  411d18:	stur	x0, [x29, #-8]
  411d1c:	str	x1, [sp, #16]
  411d20:	ldur	x8, [x29, #-8]
  411d24:	mov	x0, x8
  411d28:	str	x8, [sp, #8]
  411d2c:	bl	411c38 <_ZdlPvm@@Base+0x28d4>
  411d30:	ldr	x8, [sp, #16]
  411d34:	ldrb	w9, [x8]
  411d38:	cbz	w9, 411d64 <_ZdlPvm@@Base+0x2a00>
  411d3c:	ldr	x8, [sp, #16]
  411d40:	add	x9, x8, #0x1
  411d44:	str	x9, [sp, #16]
  411d48:	ldrb	w10, [x8]
  411d4c:	mov	w8, w10
  411d50:	ldr	x9, [sp, #8]
  411d54:	add	x8, x9, x8
  411d58:	mov	w10, #0x1                   	// #1
  411d5c:	strb	w10, [x8]
  411d60:	b	411d30 <_ZdlPvm@@Base+0x29cc>
  411d64:	ldp	x29, x30, [sp, #32]
  411d68:	add	sp, sp, #0x30
  411d6c:	ret
  411d70:	sub	sp, sp, #0x10
  411d74:	str	x0, [sp, #8]
  411d78:	str	w1, [sp, #4]
  411d7c:	add	sp, sp, #0x10
  411d80:	ret
  411d84:	sub	sp, sp, #0x20
  411d88:	str	x0, [sp, #24]
  411d8c:	str	x1, [sp, #16]
  411d90:	ldr	x8, [sp, #24]
  411d94:	str	wzr, [sp, #12]
  411d98:	str	x8, [sp]
  411d9c:	ldr	w8, [sp, #12]
  411da0:	cmp	w8, #0xff
  411da4:	b.gt	411de0 <_ZdlPvm@@Base+0x2a7c>
  411da8:	ldr	x8, [sp, #16]
  411dac:	ldrsw	x9, [sp, #12]
  411db0:	add	x8, x8, x9
  411db4:	ldrb	w10, [x8]
  411db8:	cbz	w10, 411dd0 <_ZdlPvm@@Base+0x2a6c>
  411dbc:	ldrsw	x8, [sp, #12]
  411dc0:	ldr	x9, [sp]
  411dc4:	add	x8, x9, x8
  411dc8:	mov	w10, #0x1                   	// #1
  411dcc:	strb	w10, [x8]
  411dd0:	ldr	w8, [sp, #12]
  411dd4:	add	w8, w8, #0x1
  411dd8:	str	w8, [sp, #12]
  411ddc:	b	411d9c <_ZdlPvm@@Base+0x2a38>
  411de0:	ldr	x0, [sp]
  411de4:	add	sp, sp, #0x20
  411de8:	ret
  411dec:	sub	sp, sp, #0x50
  411df0:	stp	x29, x30, [sp, #64]
  411df4:	add	x29, sp, #0x40
  411df8:	adrp	x8, 42b000 <stderr@@GLIBC_2.17+0x2070>
  411dfc:	add	x8, x8, #0xc8
  411e00:	stur	x0, [x29, #-8]
  411e04:	ldr	w9, [x8]
  411e08:	cbz	w9, 411e10 <_ZdlPvm@@Base+0x2aac>
  411e0c:	b	41212c <_ZdlPvm@@Base+0x2dc8>
  411e10:	mov	w8, #0x1                   	// #1
  411e14:	adrp	x9, 42b000 <stderr@@GLIBC_2.17+0x2070>
  411e18:	add	x9, x9, #0xc8
  411e1c:	str	w8, [x9]
  411e20:	stur	wzr, [x29, #-12]
  411e24:	ldur	w8, [x29, #-12]
  411e28:	cmp	w8, #0xff
  411e2c:	b.gt	41212c <_ZdlPvm@@Base+0x2dc8>
  411e30:	ldur	w8, [x29, #-12]
  411e34:	and	w8, w8, #0xffffff80
  411e38:	mov	w9, #0x0                   	// #0
  411e3c:	stur	w9, [x29, #-16]
  411e40:	cbnz	w8, 411e58 <_ZdlPvm@@Base+0x2af4>
  411e44:	ldur	w0, [x29, #-12]
  411e48:	bl	401ce0 <isalpha@plt>
  411e4c:	cmp	w0, #0x0
  411e50:	cset	w8, ne  // ne = any
  411e54:	stur	w8, [x29, #-16]
  411e58:	ldur	w8, [x29, #-16]
  411e5c:	and	w8, w8, #0x1
  411e60:	ldursw	x9, [x29, #-12]
  411e64:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411e68:	add	x10, x10, #0x5c5
  411e6c:	add	x9, x10, x9
  411e70:	strb	w8, [x9]
  411e74:	ldur	w8, [x29, #-12]
  411e78:	and	w8, w8, #0xffffff80
  411e7c:	mov	w11, #0x0                   	// #0
  411e80:	stur	w11, [x29, #-20]
  411e84:	cbnz	w8, 411e9c <_ZdlPvm@@Base+0x2b38>
  411e88:	ldur	w0, [x29, #-12]
  411e8c:	bl	401c80 <isupper@plt>
  411e90:	cmp	w0, #0x0
  411e94:	cset	w8, ne  // ne = any
  411e98:	stur	w8, [x29, #-20]
  411e9c:	ldur	w8, [x29, #-20]
  411ea0:	and	w8, w8, #0x1
  411ea4:	ldursw	x9, [x29, #-12]
  411ea8:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411eac:	add	x10, x10, #0x6c5
  411eb0:	add	x9, x10, x9
  411eb4:	strb	w8, [x9]
  411eb8:	ldur	w8, [x29, #-12]
  411ebc:	and	w8, w8, #0xffffff80
  411ec0:	mov	w11, #0x0                   	// #0
  411ec4:	stur	w11, [x29, #-24]
  411ec8:	cbnz	w8, 411ee0 <_ZdlPvm@@Base+0x2b7c>
  411ecc:	ldur	w0, [x29, #-12]
  411ed0:	bl	401ad0 <islower@plt>
  411ed4:	cmp	w0, #0x0
  411ed8:	cset	w8, ne  // ne = any
  411edc:	stur	w8, [x29, #-24]
  411ee0:	ldur	w8, [x29, #-24]
  411ee4:	and	w8, w8, #0x1
  411ee8:	ldursw	x9, [x29, #-12]
  411eec:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411ef0:	add	x10, x10, #0x7c5
  411ef4:	add	x9, x10, x9
  411ef8:	strb	w8, [x9]
  411efc:	ldur	w8, [x29, #-12]
  411f00:	and	w8, w8, #0xffffff80
  411f04:	mov	w11, #0x0                   	// #0
  411f08:	stur	w11, [x29, #-28]
  411f0c:	cbnz	w8, 411f24 <_ZdlPvm@@Base+0x2bc0>
  411f10:	ldur	w0, [x29, #-12]
  411f14:	bl	401db0 <isdigit@plt>
  411f18:	cmp	w0, #0x0
  411f1c:	cset	w8, ne  // ne = any
  411f20:	stur	w8, [x29, #-28]
  411f24:	ldur	w8, [x29, #-28]
  411f28:	and	w8, w8, #0x1
  411f2c:	ldursw	x9, [x29, #-12]
  411f30:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411f34:	add	x10, x10, #0x8c5
  411f38:	add	x9, x10, x9
  411f3c:	strb	w8, [x9]
  411f40:	ldur	w8, [x29, #-12]
  411f44:	and	w8, w8, #0xffffff80
  411f48:	mov	w11, #0x0                   	// #0
  411f4c:	str	w11, [sp, #32]
  411f50:	cbnz	w8, 411f68 <_ZdlPvm@@Base+0x2c04>
  411f54:	ldur	w0, [x29, #-12]
  411f58:	bl	401bc0 <isxdigit@plt>
  411f5c:	cmp	w0, #0x0
  411f60:	cset	w8, ne  // ne = any
  411f64:	str	w8, [sp, #32]
  411f68:	ldr	w8, [sp, #32]
  411f6c:	and	w8, w8, #0x1
  411f70:	ldursw	x9, [x29, #-12]
  411f74:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411f78:	add	x10, x10, #0x9c5
  411f7c:	add	x9, x10, x9
  411f80:	strb	w8, [x9]
  411f84:	ldur	w8, [x29, #-12]
  411f88:	and	w8, w8, #0xffffff80
  411f8c:	mov	w11, #0x0                   	// #0
  411f90:	str	w11, [sp, #28]
  411f94:	cbnz	w8, 411fac <_ZdlPvm@@Base+0x2c48>
  411f98:	ldur	w0, [x29, #-12]
  411f9c:	bl	401af0 <isspace@plt>
  411fa0:	cmp	w0, #0x0
  411fa4:	cset	w8, ne  // ne = any
  411fa8:	str	w8, [sp, #28]
  411fac:	ldr	w8, [sp, #28]
  411fb0:	and	w8, w8, #0x1
  411fb4:	ldursw	x9, [x29, #-12]
  411fb8:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  411fbc:	add	x10, x10, #0xac5
  411fc0:	add	x9, x10, x9
  411fc4:	strb	w8, [x9]
  411fc8:	ldur	w8, [x29, #-12]
  411fcc:	and	w8, w8, #0xffffff80
  411fd0:	mov	w11, #0x0                   	// #0
  411fd4:	str	w11, [sp, #24]
  411fd8:	cbnz	w8, 411ff0 <_ZdlPvm@@Base+0x2c8c>
  411fdc:	ldur	w0, [x29, #-12]
  411fe0:	bl	401de0 <ispunct@plt>
  411fe4:	cmp	w0, #0x0
  411fe8:	cset	w8, ne  // ne = any
  411fec:	str	w8, [sp, #24]
  411ff0:	ldr	w8, [sp, #24]
  411ff4:	and	w8, w8, #0x1
  411ff8:	ldursw	x9, [x29, #-12]
  411ffc:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  412000:	add	x10, x10, #0xbc5
  412004:	add	x9, x10, x9
  412008:	strb	w8, [x9]
  41200c:	ldur	w8, [x29, #-12]
  412010:	and	w8, w8, #0xffffff80
  412014:	mov	w11, #0x0                   	// #0
  412018:	str	w11, [sp, #20]
  41201c:	cbnz	w8, 412034 <_ZdlPvm@@Base+0x2cd0>
  412020:	ldur	w0, [x29, #-12]
  412024:	bl	401a70 <isalnum@plt>
  412028:	cmp	w0, #0x0
  41202c:	cset	w8, ne  // ne = any
  412030:	str	w8, [sp, #20]
  412034:	ldr	w8, [sp, #20]
  412038:	and	w8, w8, #0x1
  41203c:	ldursw	x9, [x29, #-12]
  412040:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  412044:	add	x10, x10, #0xcc5
  412048:	add	x9, x10, x9
  41204c:	strb	w8, [x9]
  412050:	ldur	w8, [x29, #-12]
  412054:	and	w8, w8, #0xffffff80
  412058:	mov	w11, #0x0                   	// #0
  41205c:	str	w11, [sp, #16]
  412060:	cbnz	w8, 412078 <_ZdlPvm@@Base+0x2d14>
  412064:	ldur	w0, [x29, #-12]
  412068:	bl	401c70 <isprint@plt>
  41206c:	cmp	w0, #0x0
  412070:	cset	w8, ne  // ne = any
  412074:	str	w8, [sp, #16]
  412078:	ldr	w8, [sp, #16]
  41207c:	and	w8, w8, #0x1
  412080:	ldursw	x9, [x29, #-12]
  412084:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  412088:	add	x10, x10, #0xdc5
  41208c:	add	x9, x10, x9
  412090:	strb	w8, [x9]
  412094:	ldur	w8, [x29, #-12]
  412098:	and	w8, w8, #0xffffff80
  41209c:	mov	w11, #0x0                   	// #0
  4120a0:	str	w11, [sp, #12]
  4120a4:	cbnz	w8, 4120bc <_ZdlPvm@@Base+0x2d58>
  4120a8:	ldur	w0, [x29, #-12]
  4120ac:	bl	401c40 <isgraph@plt>
  4120b0:	cmp	w0, #0x0
  4120b4:	cset	w8, ne  // ne = any
  4120b8:	str	w8, [sp, #12]
  4120bc:	ldr	w8, [sp, #12]
  4120c0:	and	w8, w8, #0x1
  4120c4:	ldursw	x9, [x29, #-12]
  4120c8:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  4120cc:	add	x10, x10, #0xec5
  4120d0:	add	x9, x10, x9
  4120d4:	strb	w8, [x9]
  4120d8:	ldur	w8, [x29, #-12]
  4120dc:	and	w8, w8, #0xffffff80
  4120e0:	mov	w11, #0x0                   	// #0
  4120e4:	str	w11, [sp, #8]
  4120e8:	cbnz	w8, 412100 <_ZdlPvm@@Base+0x2d9c>
  4120ec:	ldur	w0, [x29, #-12]
  4120f0:	bl	401df0 <iscntrl@plt>
  4120f4:	cmp	w0, #0x0
  4120f8:	cset	w8, ne  // ne = any
  4120fc:	str	w8, [sp, #8]
  412100:	ldr	w8, [sp, #8]
  412104:	and	w8, w8, #0x1
  412108:	ldursw	x9, [x29, #-12]
  41210c:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1070>
  412110:	add	x10, x10, #0xfc5
  412114:	add	x9, x10, x9
  412118:	strb	w8, [x9]
  41211c:	ldur	w8, [x29, #-12]
  412120:	add	w8, w8, #0x1
  412124:	stur	w8, [x29, #-12]
  412128:	b	411e24 <_ZdlPvm@@Base+0x2ac0>
  41212c:	ldp	x29, x30, [sp, #64]
  412130:	add	sp, sp, #0x50
  412134:	ret
  412138:	sub	sp, sp, #0x20
  41213c:	stp	x29, x30, [sp, #16]
  412140:	add	x29, sp, #0x10
  412144:	mov	w1, #0x3                   	// #3
  412148:	str	x0, [sp, #8]
  41214c:	ldr	x0, [sp, #8]
  412150:	bl	401cd0 <pathconf@plt>
  412154:	ldp	x29, x30, [sp, #16]
  412158:	add	sp, sp, #0x20
  41215c:	ret
  412160:	stp	x29, x30, [sp, #-64]!
  412164:	mov	x29, sp
  412168:	stp	x19, x20, [sp, #16]
  41216c:	adrp	x20, 426000 <_ZdlPvm@@Base+0x16c9c>
  412170:	add	x20, x20, #0xd68
  412174:	stp	x21, x22, [sp, #32]
  412178:	adrp	x21, 426000 <_ZdlPvm@@Base+0x16c9c>
  41217c:	add	x21, x21, #0xd08
  412180:	sub	x20, x20, x21
  412184:	mov	w22, w0
  412188:	stp	x23, x24, [sp, #48]
  41218c:	mov	x23, x1
  412190:	mov	x24, x2
  412194:	bl	4019a8 <_Znam@plt-0x38>
  412198:	cmp	xzr, x20, asr #3
  41219c:	b.eq	4121c8 <_ZdlPvm@@Base+0x2e64>  // b.none
  4121a0:	asr	x20, x20, #3
  4121a4:	mov	x19, #0x0                   	// #0
  4121a8:	ldr	x3, [x21, x19, lsl #3]
  4121ac:	mov	x2, x24
  4121b0:	add	x19, x19, #0x1
  4121b4:	mov	x1, x23
  4121b8:	mov	w0, w22
  4121bc:	blr	x3
  4121c0:	cmp	x20, x19
  4121c4:	b.ne	4121a8 <_ZdlPvm@@Base+0x2e44>  // b.any
  4121c8:	ldp	x19, x20, [sp, #16]
  4121cc:	ldp	x21, x22, [sp, #32]
  4121d0:	ldp	x23, x24, [sp, #48]
  4121d4:	ldp	x29, x30, [sp], #64
  4121d8:	ret
  4121dc:	nop
  4121e0:	ret

Disassembly of section .fini:

00000000004121e4 <.fini>:
  4121e4:	stp	x29, x30, [sp, #-16]!
  4121e8:	mov	x29, sp
  4121ec:	ldp	x29, x30, [sp], #16
  4121f0:	ret
