0.7
2020.2
Nov 18 2020
09:47:47
G:/FPGA/souce/13_hello/hello/hello.sim/sim_1/behav/xsim/glbl.v,1688559177,verilog,,,,glbl,,,,,,,,
G:/FPGA/souce/13_hello/hello/hello.srcs/sim_1/new/hello_tb.v,1688569115,verilog,,,,hello_tb,,,,,,,,
G:/FPGA/souce/13_hello/hello/hello.srcs/sources_1/new/hello.v,1688568791,verilog,,G:/FPGA/souce/13_hello/hello/hello.srcs/sim_1/new/hello_tb.v,,hello,,,,,,,,
