
*******************************************************************************
                                  CPU0_CPLDA
*******************************************************************************

CUPL(WM)        5.0a Serial# 60008009
Device          f1508ispplcc84  Library DLIB-h-40-2
Created         Wed Jun 07 17:26:30 2023
Name            CPU0_CPLDA
Partno          CPU0_CPLDA
Revision        01
Date            05/10/2023
Designer        Sponaugle
Company         Ratiometric
Assembly        None
Location        None

===============================================================================
                            Expanded Product Terms
===============================================================================

CPU0_DTACK =>
    CPU0_AS & DTACK_FROM_INT & EXP_DTACK_IN
  # CPU0_UDS & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_RW & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A23 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A22 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A21 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A20 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A19 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A18 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A17 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A16 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A15 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_A14 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_A13 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_A12 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_A11 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A10 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A9 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A8 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_DTACK_IN & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & 
      EXP_DTACK_IN & FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & 
      ITC_CS & K8042_CS & LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & 
      SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_AS & DTACK_FROM_INT & EXP_CS_D
  # CPU0_UDS & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_RW & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # !CPU0_A23 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A22 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A21 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A20 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A19 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A18 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A17 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A16 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A15 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # CPU0_A14 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_A13 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_A12 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_A11 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # !CPU0_A10 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & 
      FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & 
      LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & 
      UART_CSB
  # !CPU0_A9 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # !CPU0_A8 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & EXP_CS_D & FLASH_HIGH_CS & 
      FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & K8042_CS & LED_LATCH_CS & 
      NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & UART_CSA & UART_CSB
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2 & DRAM_CS & DTACK_FROM_INT & EXP_CS_C & 
      EXP_CS_D & FLASH_HIGH_CS & FLASH_LOW_CS & IDE_CSA & IDE_CSB & ITC_CS & 
      K8042_CS & LED_LATCH_CS & NIC_CS & PTC_CS & RTS_CS & SEVENSEG_LATCH_CS & 
      UART_CSA & UART_CSB

DRAM_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # CPU0_A22 & CPU0_A23
  # !CPU0_A19 & !CPU0_A20 & !CPU0_A21 & !CPU0_A22 & !CPU0_A23

DTACK_MEMORY_0W =>
    !DRAM_CS
  # !FLASH_LOW_CS
  # !FLASH_HIGH_CS
  # !NIC_CS
  # !EXP_CS_C
  # !SEVENSEG_LATCH_CS
  # !UART_CSA
  # !UART_CSB
  # !IDE_CSA
  # !IDE_CSB
  # !LED_LATCH_CS
  # !RTS_CS
  # !PTC_CS
  # !K8042_CS
  # CPU0_A8 & CPU0_A9 & CPU0_A10 & !CPU0_A11 & !CPU0_A12 & !CPU0_A13 & 
      !CPU0_A14 & CPU0_A15 & CPU0_A16 & CPU0_A17 & CPU0_A18 & CPU0_A19 & 
      CPU0_A20 & CPU0_A21 & CPU0_A22 & CPU0_A23 & !CPU0_AS & !CPU0_FC2 & 
      !CPU0_RW & !CPU0_UDS
  # CPU0_A8 & CPU0_A9 & CPU0_A10 & !CPU0_A11 & !CPU0_A12 & !CPU0_A13 & 
      !CPU0_A14 & CPU0_A15 & CPU0_A16 & CPU0_A17 & CPU0_A18 & CPU0_A19 & 
      CPU0_A20 & CPU0_A21 & CPU0_A22 & CPU0_A23 & !CPU0_AS & !CPU0_FC0 & 
      !CPU0_RW & !CPU0_UDS
  # CPU0_A8 & CPU0_A9 & CPU0_A10 & !CPU0_A11 & !CPU0_A12 & !CPU0_A13 & 
      !CPU0_A14 & CPU0_A15 & CPU0_A16 & CPU0_A17 & CPU0_A18 & CPU0_A19 & 
      CPU0_A20 & CPU0_A21 & CPU0_A22 & CPU0_A23 & !CPU0_AS & !CPU0_FC1 & 
      !CPU0_RW & !CPU0_UDS
  # !ITC_CS

EXP_BUS_DRIVERS_ADDR =>
    EXP_DTACK_IN

EXP_BUS_DRIVERS_DATA =>
    EXP_DTACK_IN

EXP_BUS_DRIVERS_RW =>
    CPU0_RW

EXP_CS_A =>
    EXP_DTACK_IN

EXP_CS_B =>
    EXP_DTACK_IN

EXP_CS_C =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # CPU0_A10
  # !CPU0_A9
  # CPU0_A8

EXP_CS_D =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # CPU0_A20

FLASH_A18 =>
    CPU0_RW & FLASH_CONFIG_STATE0
  # !CPU0_RW & FLASH_CONFIG_STATE2

FLASH_CONFIG_CLOCK =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8
  # CPU0_UDS
  # CPU0_RW

FLASH_CONFIG_STATE0.d  =>
    CPU0_D0

FLASH_CONFIG_STATE0.ar  =>
    !SYS_RESET

FLASH_CONFIG_STATE0.ck  =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8
  # CPU0_UDS
  # CPU0_RW

FLASH_CONFIG_STATE1.d  =>
    CPU0_D1

FLASH_CONFIG_STATE1.ar  =>
    !SYS_RESET

FLASH_CONFIG_STATE1.ck  =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8
  # CPU0_UDS
  # CPU0_RW

FLASH_CONFIG_STATE2.d  =>
    CPU0_D2

FLASH_CONFIG_STATE2.ar  =>
    !SYS_RESET

FLASH_CONFIG_STATE2.ck  =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8
  # CPU0_UDS
  # CPU0_RW

FLASH_CONFIG_STATE3.d  =>
    CPU0_D3

FLASH_CONFIG_STATE3.ar  =>
    !SYS_RESET

FLASH_CONFIG_STATE3.ck  =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8
  # CPU0_UDS
  # CPU0_RW

FLASH_HIGH_CS =>
    CPU0_UDS
  # !CPU0_RW & !FLASH_CONFIG_STATE3 & MAP_FLASH_TO_ZERO
  # CPU0_RW & FLASH_CONFIG_STATE1 & MAP_FLASH_TO_ZERO
  # !CPU0_A23 & MAP_FLASH_TO_ZERO
  # !CPU0_A22 & MAP_FLASH_TO_ZERO
  # !CPU0_A21 & MAP_FLASH_TO_ZERO
  # !CPU0_A20 & MAP_FLASH_TO_ZERO
  # CPU0_A23 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A23 & CPU0_RW & FLASH_CONFIG_STATE1
  # !CPU0_A22 & CPU0_A23
  # !CPU0_A21 & CPU0_A23
  # !CPU0_A20 & CPU0_A23
  # CPU0_A22 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A22 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A22 & !CPU0_A23
  # !CPU0_A21 & CPU0_A22
  # !CPU0_A20 & CPU0_A22
  # CPU0_A21 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A21 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A21 & !CPU0_A23
  # CPU0_A21 & !CPU0_A22
  # !CPU0_A20 & CPU0_A21
  # CPU0_A20 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A20 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A20 & !CPU0_A23
  # CPU0_A20 & !CPU0_A22
  # CPU0_A20 & !CPU0_A21
  # CPU0_A19
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS

FLASH_LOW_CS =>
    CPU0_LDS
  # !CPU0_RW & !FLASH_CONFIG_STATE3 & MAP_FLASH_TO_ZERO
  # CPU0_RW & FLASH_CONFIG_STATE1 & MAP_FLASH_TO_ZERO
  # !CPU0_A23 & MAP_FLASH_TO_ZERO
  # !CPU0_A22 & MAP_FLASH_TO_ZERO
  # !CPU0_A21 & MAP_FLASH_TO_ZERO
  # !CPU0_A20 & MAP_FLASH_TO_ZERO
  # CPU0_A23 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A23 & CPU0_RW & FLASH_CONFIG_STATE1
  # !CPU0_A22 & CPU0_A23
  # !CPU0_A21 & CPU0_A23
  # !CPU0_A20 & CPU0_A23
  # CPU0_A22 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A22 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A22 & !CPU0_A23
  # !CPU0_A21 & CPU0_A22
  # !CPU0_A20 & CPU0_A22
  # CPU0_A21 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A21 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A21 & !CPU0_A23
  # CPU0_A21 & !CPU0_A22
  # !CPU0_A20 & CPU0_A21
  # CPU0_A20 & !CPU0_RW & !FLASH_CONFIG_STATE3
  # CPU0_A20 & CPU0_RW & FLASH_CONFIG_STATE1
  # CPU0_A20 & !CPU0_A23
  # CPU0_A20 & !CPU0_A22
  # CPU0_A20 & !CPU0_A21
  # CPU0_A19
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS

IDE_BUFFER_EN =>
    IDE_CSA & IDE_CSB

IDE_CSA =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # CPU0_A10
  # !CPU0_A9
  # !CPU0_A8

IDE_CSB =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # CPU0_A9
  # CPU0_A8

IDE_WR =>
    CPU0_RW
  # IDE_WR_DELAY2

IDE_WR_DELAY1.d  =>
    1 

IDE_WR_DELAY1.ar  =>
    CPU0_AS
  # !SYS_RESET

IDE_WR_DELAY1.ck  =>
    CLK_16M

IDE_WR_DELAY2.d  =>
    IDE_WR_DELAY1

IDE_WR_DELAY2.ar  =>
    CPU0_AS
  # !SYS_RESET

IDE_WR_DELAY2.ck  =>
    CLK_16M

ISMEMORYACCESS =>
    !CPU0_AS & !CPU0_FC2
  # !CPU0_AS & !CPU0_FC1
  # !CPU0_AS & !CPU0_FC0

ITC_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # !CPU0_A9
  # !CPU0_A8

K8042_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # CPU0_A9
  # CPU0_A8

LED_LATCH_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # CPU0_A9
  # !CPU0_A8

MAP_FLASH_TO_ZERO.d  =>
    1 

MAP_FLASH_TO_ZERO.ar  =>
    !SYS_RESET

MAP_FLASH_TO_ZERO.ck  =>
    CPU0_A23 & !CPU0_AS

MEM_OE =>
    !CPU0_RW
  # CPU0_AS

NIC_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # !CPU0_A12

PTC_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # !CPU0_A11
  # CPU0_A10
  # !CPU0_A9
  # CPU0_A8

RTS_A_SEL.d  =>
    1 

RTS_A_SEL.ar  =>
    RTS_CS

RTS_A_SEL.ck  =>
    !CLK_16M

RTS_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # !CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # !CPU0_A10
  # CPU0_A9
  # !CPU0_A8

RTS_D_SEL =>
    !RTS_A_SEL

SEVENSEG_LATCH_CS =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # CPU0_A10
  # CPU0_A9
  # CPU0_A8

SRAM0_HIGH_CS =>
    CPU0_UDS
  # CPU0_RW & !FLASH_CONFIG_STATE1 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A22 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A21 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A20 & CPU0_RW & !FLASH_CONFIG_STATE1
  # !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A22 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A21 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A20 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # !CPU0_RW & FLASH_CONFIG_STATE3 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A22 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A21 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A20 & !CPU0_RW & FLASH_CONFIG_STATE3
  # !CPU0_A23 & !MAP_FLASH_TO_ZERO
  # CPU0_A22 & !CPU0_A23
  # CPU0_A21 & !CPU0_A23
  # CPU0_A20 & !CPU0_A23
  # !CPU0_A22 & !MAP_FLASH_TO_ZERO
  # !CPU0_A22 & CPU0_A23
  # CPU0_A21 & !CPU0_A22
  # CPU0_A20 & !CPU0_A22
  # !CPU0_A21 & !MAP_FLASH_TO_ZERO
  # !CPU0_A21 & CPU0_A23
  # !CPU0_A21 & CPU0_A22
  # CPU0_A20 & !CPU0_A21
  # !CPU0_A20 & !MAP_FLASH_TO_ZERO
  # !CPU0_A20 & CPU0_A23
  # !CPU0_A20 & CPU0_A22
  # !CPU0_A20 & CPU0_A21
  # CPU0_A19
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS

SRAM0_LOW_CS =>
    CPU0_LDS
  # CPU0_RW & !FLASH_CONFIG_STATE1 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A22 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A21 & CPU0_RW & !FLASH_CONFIG_STATE1
  # CPU0_A20 & CPU0_RW & !FLASH_CONFIG_STATE1
  # !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A22 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A21 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # CPU0_A20 & !FLASH_CONFIG_STATE1 & FLASH_CONFIG_STATE3
  # !CPU0_RW & FLASH_CONFIG_STATE3 & !MAP_FLASH_TO_ZERO
  # CPU0_A23 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A22 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A21 & !CPU0_RW & FLASH_CONFIG_STATE3
  # CPU0_A20 & !CPU0_RW & FLASH_CONFIG_STATE3
  # !CPU0_A23 & !MAP_FLASH_TO_ZERO
  # CPU0_A22 & !CPU0_A23
  # CPU0_A21 & !CPU0_A23
  # CPU0_A20 & !CPU0_A23
  # !CPU0_A22 & !MAP_FLASH_TO_ZERO
  # !CPU0_A22 & CPU0_A23
  # CPU0_A21 & !CPU0_A22
  # CPU0_A20 & !CPU0_A22
  # !CPU0_A21 & !MAP_FLASH_TO_ZERO
  # !CPU0_A21 & CPU0_A23
  # !CPU0_A21 & CPU0_A22
  # CPU0_A20 & !CPU0_A21
  # !CPU0_A20 & !MAP_FLASH_TO_ZERO
  # !CPU0_A20 & CPU0_A23
  # !CPU0_A20 & CPU0_A22
  # !CPU0_A20 & CPU0_A21
  # CPU0_A19
  # CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS

SRAM_IN_FLASH_AREA =>
    CPU0_RW & FLASH_CONFIG_STATE1
  # !CPU0_RW & !FLASH_CONFIG_STATE3

UART_CSA =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # CPU0_A10
  # CPU0_A9
  # !CPU0_A8
  # CPU0_UDS

UART_CSB =>
    CPU0_FC0 & CPU0_FC1 & CPU0_FC2
  # CPU0_AS
  # !CPU0_A23
  # !CPU0_A22
  # !CPU0_A21
  # !CPU0_A20
  # !CPU0_A19
  # !CPU0_A18
  # !CPU0_A17
  # !CPU0_A16
  # CPU0_A15
  # CPU0_A14
  # CPU0_A13
  # CPU0_A12
  # CPU0_A11
  # CPU0_A10
  # !CPU0_A9
  # CPU0_A8
  # CPU0_UDS

cpu_address_bus =>
    CPU0_A23 , CPU0_A22 , CPU0_A21 , CPU0_A20 , CPU0_A19 , CPU0_A18 , 
      CPU0_A17 , CPU0_A16 , CPU0_A15 , CPU0_A14 , CPU0_A13 , CPU0_A12 , 
      CPU0_A11 , CPU0_A10 , CPU0_A9 , CPU0_A8


===============================================================================
                                 Symbol Table
===============================================================================

Pin Variable                                    Pterms   Max     Min    
Pol   Name              Ext     Pin     Type     Used   Pterms  Level   
--- --------            ---     ---     ----    ------  ------  -----   

    CLK_16M                     83       V        -       -       -     
    CPU0_A8                     36       V        -       -       -     
    CPU0_A9                     35       V        -       -       -     
    CPU0_A10                    34       V        -       -       -     
    CPU0_A11                    33       V        -       -       -     
    CPU0_A12                    31       V        -       -       -     
    CPU0_A13                    30       V        -       -       -     
    CPU0_A14                    29       V        -       -       -     
    CPU0_A15                    28       V        -       -       -     
    CPU0_A16                    27       V        -       -       -     
    CPU0_A17                    25       V        -       -       -     
    CPU0_A18                    24       V        -       -       -     
    CPU0_A19                    22       V        -       -       -     
    CPU0_A20                    21       V        -       -       -     
    CPU0_A21                    20       V        -       -       -     
    CPU0_A22                    18       V        -       -       -     
    CPU0_A23                    17       V        -       -       -     
    CPU0_AS                     2        V        -       -       -     
    CPU0_D0                     8        V        -       -       -     
    CPU0_D1                     9        V        -       -       -     
    CPU0_D2                     10       V        -       -       -     
    CPU0_D3                     11       V        -       -       -     
    CPU0_DTACK                  45       V        40      0       1     
    CPU0_FC0                    40       V        -       -       -     
    CPU0_FC1                    39       V        -       -       -     
    CPU0_FC2                    37       V        -       -       -     
    CPU0_LDS                    4        V        -       -       -     
    CPU0_RW                     1        V        -       -       -     
    CPU0_UDS                    5        V        -       -       -     
    DRAM_CS                     70       V        4       0       1     
    DTACK_FROM_INT              41       V        -       -       -     
    DTACK_MEMORY_0W             0        I        18      -       -     
    EXP_BUS_DRIVERS_ADDR        51       V        1       0       1     
    EXP_BUS_DRIVERS_DATA        69       V        1       0       1     
    EXP_BUS_DRIVERS_RW          44       V        1       0       1     
    EXP_CS_A                    49       V        1       0       1     
    EXP_CS_B                    50       V        1       0       1     
    EXP_CS_C                    46       V        18      0       1     
    EXP_CS_D                    48       V        6       0       1     
    EXP_DTACK_IN                67       V        -       -       -     
    FLASH_A18                   74       V        2       0       1     
    FLASH_CONFIG_CLOCK          0        I        20      -       -     
    FLASH_CONFIG_STATE0         91       N        -       -       -     
    FLASH_CONFIG_STATE0 d       91       M        1       0       1     
    FLASH_CONFIG_STATE0 ar      91       M        1       0       1     
    FLASH_CONFIG_STATE0 ck      91       M        20      0       1     
    FLASH_CONFIG_STATE1         90       N        -       -       -     
    FLASH_CONFIG_STATE1 d       90       M        1       0       1     
    FLASH_CONFIG_STATE1 ar      90       M        1       0       1     
    FLASH_CONFIG_STATE1 ck      90       M        20      0       1     
    FLASH_CONFIG_STATE2         89       N        -       -       -     
    FLASH_CONFIG_STATE2 d       89       M        1       0       1     
    FLASH_CONFIG_STATE2 ar      89       M        1       0       1     
    FLASH_CONFIG_STATE2 ck      89       M        20      0       1     
    FLASH_CONFIG_STATE3         88       N        -       -       -     
    FLASH_CONFIG_STATE3 d       88       M        1       0       1     
    FLASH_CONFIG_STATE3 ar      88       M        1       0       1     
    FLASH_CONFIG_STATE3 ck      88       M        20      0       1     
    FLASH_HIGH_CS               75       V        30      0       1     
    FLASH_LOW_CS                76       V        30      0       1     
    IDE_BUFFER_EN               52       V        1       0       1     
    IDE_CSA                     65       V        18      0       1     
    IDE_CSB                     64       V        18      0       1     
    IDE_WR                      55       V        2       0       1     
    IDE_WR_DELAY1               85       N        -       -       -     
    IDE_WR_DELAY1       d       85       M        1       0       1     
    IDE_WR_DELAY1       ar      85       M        2       0       1     
    IDE_WR_DELAY1       ck      85       M        1       0       1     
    IDE_WR_DELAY2               86       N        -       -       -     
    IDE_WR_DELAY2       d       86       M        1       0       1     
    IDE_WR_DELAY2       ar      86       M        2       0       1     
    IDE_WR_DELAY2       ck      86       M        1       0       1     
    ISMEMORYACCESS              0        I        3       -       -     
    ITC_CS                      68       V        18      0       1     
    K8042_CS                    12       V        18      0       1     
    LED_LATCH_CS                80       V        18      0       1     
    MAP_FLASH_TO_ZERO           87       N        -       -       -     
    MAP_FLASH_TO_ZERO   d       87       M        1       0       1     
    MAP_FLASH_TO_ZERO   ar      87       M        1       0       1     
    MAP_FLASH_TO_ZERO   ck      87       M        1       0       1     
    MEM_OE                      15       V        2       0       1     
    NIC_CS                      73       V        14      0       1     
    NOTUSED1_IO                 54       V        -       -       -     
    NOTUSED2_IO                 6        V        -       -       -     
    NOTUSED3_IO                 16       V        -       -       -     
    PTC_CS                      77       V        18      0       1     
    RTS_A_SEL                   56       V        -       -       -     
    RTS_A_SEL           d       56       X        1       0       1     
    RTS_A_SEL           ar      56       X        1       0       1     
    RTS_A_SEL           ck      56       X        1       0       1     
    RTS_CS                      57       V        18      0       1     
    RTS_D_SEL                   58       V        1       0       1     
    SEVENSEG_LATCH_CS           60       V        18      0       1     
    SRAM0_HIGH_CS               81       V        35      0       1     
    SRAM0_LOW_CS                79       V        35      0       1     
    SRAM_IN_FLASH_AREA          0        I        2       -       -     
    SYS_RESET                   84       V        -       -       -     
    UART_CSA                    63       V        19      0       1     
    UART_CSB                    61       V        19      0       1     
    cpu_address_bus             0        F        -       -       -     


LEGEND    D : default variable         F : field      G : group
          I : intermediate variable    N : node       M : extended node
          U : undefined                V : variable   X : extended variable
          T : function

