#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Aug 11 18:46:47 2023
# Process ID: 4064
# Current directory: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5552 C:\Users\mati9\Documents\02-RedPitaya\adquisidor_red_pitaya\adquisidor.xpr
# Log file: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/vivado.log
# Journal file: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya\vivado.jou
# Running On: DESKTOP-TN92N90, OS: Windows, CPU Frequency: 3014 MHz, CPU Physical cores: 2, Host memory: 8588 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/mati9/OneDrive/Documentos/00-RedPitaya/adquisidor_red_pitaya' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mati9/Documents/adquisidor_sin_trigger/ip_repo', nor could it be found using path 'C:/Users/mati9/OneDrive/Documentos/adquisidor_sin_trigger/ip_repo'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/Documents/adquisidor_sin_trigger/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1122.438 ; gain = 366.895
open_bd_design {C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - N_promC
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rst
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Control_and_Nca
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finish
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - M
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - N_prom_lineal
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - K_and_log2div
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - DAC_and_M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Trigger
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - trigger_mode
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - trigger_level
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - log2_divisor
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - Level_detect
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:module_ref:promedio_lineal:1.0 - promedio_lineal_0
Adding component instance block -- xilinx.com:module_ref:coherent_average:1.0 - coherent_average_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
Adding component instance block -- xilinx.com:module_ref:promedio_lineal:1.0 - promedio_lineal_0
Adding component instance block -- xilinx.com:module_ref:coherent_average:1.0 - coherent_average_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:bram_switch:1.0 - bram_switch_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
Adding component instance block -- xilinx.com:module_ref:level_detector:1.0 - level_detector_0
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:bram_switch:1.0 - bram_switch_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
Adding component instance block -- xilinx.com:module_ref:trigger_simulator:1.0 - trigger_simulator_0
Successfully read diagram <system> from block design file <C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1157.180 ; gain = 24.129
regenerate_bd_layout
update_compile_order -fileset sources_1
update_module_reference system_level_detector_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/Documents/adquisidor_sin_trigger/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip'.
Upgrading 'C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_level_detector_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'level_detected' width 2 differs from original width 1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_in_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_1_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_in_2_valid'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_level_detector_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'data_in' is not found on the upgraded version of the cell '/level_detector_0'. Its connection to the net 'ADC_M_AXIS_PORT1_tdata' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'data_in_valid' is not found on the upgraded version of the cell '/level_detector_0'. Its connection to the net 'ADC_M_AXIS_PORT1_tvalid' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_level_detector_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\adquisidor_red_pitaya\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
upgrade_ip: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1284.719 ; gain = 6.074
update_module_reference: Time (s): cpu = 00:00:08 ; elapsed = 00:00:40 . Memory (MB): peak = 1284.719 ; gain = 6.074
connect_bd_net [get_bd_pins level_detector_0/data_in_1_valid] [get_bd_pins ADC/M_AXIS_PORT1_tvalid]
connect_bd_net [get_bd_pins level_detector_0/data_in_1] [get_bd_pins ADC/M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins level_detector_0/data_in_2] [get_bd_pins ADC/M_AXIS_PORT2_tdata]
connect_bd_net [get_bd_pins level_detector_0/data_in_2_valid] [get_bd_pins ADC/M_AXIS_PORT2_tvalid]
connect_bd_net [get_bd_pins level_detector/level_detected] [get_bd_pins exp_p_tri_io]
WARNING: [BD 5-235] No pins matched 'get_bd_pins level_detector/level_detected'
ERROR: [BD 41-701] connect_bd_net requires at least two pins/ports, or one pin/port and a net
ERROR: [BD 5-4] Error: running connect_bd_net.
ERROR: [Common 17-39] 'connect_bd_net' failed due to earlier errors.
connect_bd_net [get_bd_pins level_detector_0/level_detected] [get_bd_pins exp_p_tri_io]
save_bd_design
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\adquisidor_red_pitaya\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /DAC/axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /BRAM1/axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/BRAM1/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </BRAM1/axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /BRAM2/axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/BRAM2/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </BRAM2/axi_bram_reader_1> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_porta 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portb 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: bram_portc 
Wrote  : <C:\Users\mati9\Documents\02-RedPitaya\adquisidor_red_pitaya\adquisidor.srcs\sources_1\bd\system\system.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Procesamiento/coherent_average_0/N_ca_in'(32) to pin '/Procesamiento/N_ca_in'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Procesamiento1/coherent_average_0/N_ca_in'(32) to pin '/Procesamiento1/N_ca_in'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/bram_switch_0/bram_porta_addr'(15) to pin '/BRAM1/axi_bram_reader_1/bram_porta_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/bram_switch_0/bram_portb_addr'(15) to pin '/BRAM1/bram_portb_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/blk_mem_gen_1/addra'(15) to pin '/BRAM1/addra'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/bram_switch_0/bram_porta_addr'(15) to pin '/BRAM2/axi_bram_reader_1/bram_porta_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/bram_switch_0/bram_portb_addr'(15) to pin '/BRAM2/bram_portb_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/blk_mem_gen_1/addra'(15) to pin '/BRAM2/addra'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/level_detector_0/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/trigger_simulator_0/trig_export'(2) to pin '/exp_n_tri_io'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/level_detector_0/data_in_2'(14) to pin '/ADC/M_AXIS_PORT2_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/trigger_simulator_0/M_in'(32) to pin '/uP_control/Dout4'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/synth/system.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Procesamiento/coherent_average_0/N_ca_in'(32) to pin '/Procesamiento/N_ca_in'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/Procesamiento1/coherent_average_0/N_ca_in'(32) to pin '/Procesamiento1/N_ca_in'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/bram_switch_0/bram_porta_addr'(15) to pin '/BRAM1/axi_bram_reader_1/bram_porta_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/bram_switch_0/bram_portb_addr'(15) to pin '/BRAM1/bram_portb_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM1/blk_mem_gen_1/addra'(15) to pin '/BRAM1/addra'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/bram_switch_0/bram_porta_addr'(15) to pin '/BRAM2/axi_bram_reader_1/bram_porta_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/bram_switch_0/bram_portb_addr'(15) to pin '/BRAM2/bram_portb_addr'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/BRAM2/blk_mem_gen_1/addra'(15) to pin '/BRAM2/addra'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/level_detector_0/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/trigger_simulator_0/trig_export'(2) to pin '/exp_n_tri_io'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/level_detector_0/data_in_2'(14) to pin '/ADC/M_AXIS_PORT2_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/trigger_simulator_0/M_in'(32) to pin '/uP_control/Dout4'(16) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block level_detector_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_level_detector_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 5.350 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_level_detector_0_0
[Fri Aug 11 19:40:46 2023] Launched system_level_detector_0_0_synth_1, synth_1...
Run output will be captured here:
system_level_detector_0_0_synth_1: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.runs/system_level_detector_0_0_synth_1/runme.log
synth_1: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.runs/synth_1/runme.log
[Fri Aug 11 19:40:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/mati9/Documents/02-RedPitaya/adquisidor_red_pitaya/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:25 ; elapsed = 00:02:48 . Memory (MB): peak = 1580.371 ; gain = 275.332
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1731.199 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 342 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/DAC/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2427.281 ; gain = 0.000
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2427.281 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2427.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2528.375 ; gain = 948.004
open_report: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2635.184 ; gain = 106.266
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 11 20:18:59 2023...
