<module name="DSSUL_0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DSS_REVISION" acronym="DSS_REVISION" offset="0x0" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0x72" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="DSS_SYSCONFIG" acronym="DSS_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="16" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="11" begin="15" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SIDLEMODE" width="2" begin="1" end="0" resetval="0x2" description="0h (R/W) = Force-idle. An idle request is acknowledged unconditionally. 1h (R/W) = No-idle. An idle request is never acknowledged. 2h (R/W) = Smart-idle. Acknowledgement to an idle request is given based on the internal activity of the module. 3h (R/W) = Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DSS_SYSSTATUS" acronym="DSS_SYSSTATUS" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFBI_RESETDONE" width="1" begin="7" end="7" resetval="0x0" description="Reset status of RFBI module 0h (R) = Internal module reset is on-going 1h (R) = Reset completed" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="5" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="3" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="1" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DSS_RESETDONE" width="1" begin="0" end="0" resetval="0x0" description="Reset status of DISPC/DSS 0h (R) = Internal module reset is on-going 1h (R) = Reset completed" range="" rwaccess="R"/>
  </register>
  <register id="DSS_RFBI_CTRL" acronym="DSS_RFBI_CTRL" offset="0x18" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RFBI_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="RFBI Enable. This bit is used to control the RFBI module. 0h (R/W) = Disable 1h (R/W) = Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DSS_DPI_CTRL" acronym="DSS_DPI_CTRL" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DPI_ENABLE" width="1" begin="0" end="0" resetval="0x1" description="Enable DPI interface. This bit is used to enable the DPI interface. 0h (R/W) = Disable - PCLK is gated 1h (R/W) = Enable" range="" rwaccess="RW"/>
  </register>
  <register id="DSS_DEBUG_CFG" acronym="DSS_DEBUG_CFG" offset="0x40" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CFG" width="3" begin="2" end="0" resetval="0x0" description="Defines which debug bus to provide on the DSS debug bus connected at the top. Only value 0 can be used in this family of devices. 0h (R/W) = Select DISPC Debug bus" range="" rwaccess="RW"/>
  </register>
</module>
