<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-rst-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-rst-defs.h</h1><a href="cvmx-rst-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-rst-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon rst.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_RST_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_RST_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BIST_TIMER CVMX_RST_BIST_TIMER_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_BIST_TIMER_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_BIST_TIMER not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001760ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-rst-defs_8h.html#ad05e62a96defcb57a639a18590bdcb35">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BIST_TIMER (CVMX_ADD_IO_SEG(0x0001180006001760ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BOOT CVMX_RST_BOOT_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_BOOT_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_BOOT not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001600ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-rst-defs_8h.html#a546d57755a3aee4fc4e70acdde123890">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BOOT (CVMX_ADD_IO_SEG(0x0001180006001600ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BPHY_SOFT_RST CVMX_RST_BPHY_SOFT_RST_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_BPHY_SOFT_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_BPHY_SOFT_RST not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001698ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-rst-defs_8h.html#aad8ce1478f0fb596a59c1197450309d7">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_BPHY_SOFT_RST (CVMX_ADD_IO_SEG(0x0001180006001698ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_CFG CVMX_RST_CFG_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_CFG not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001610ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-rst-defs_8h.html#ab848c43e54fbcb6e3bf93eb526c9eed9">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_CFG (CVMX_ADD_IO_SEG(0x0001180006001610ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_CKILL CVMX_RST_CKILL_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_CKILL_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_CKILL not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001638ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-rst-defs_8h.html#a2e0c2d8aa54831c55908a328d3d15799">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_CKILL (CVMX_ADD_IO_SEG(0x0001180006001638ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-rst-defs_8h.html#a4a3c4954189fe91ef6950ac006a44175">CVMX_RST_COLD_DATAX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">if</span> (!(
<a name="l00114"></a>00114           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00117"></a>00117         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_COLD_DATAX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00118"></a>00118     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800060017C0ull) + ((offset) &amp; 3) * 8;
<a name="l00119"></a>00119 }
<a name="l00120"></a>00120 <span class="preprocessor">#else</span>
<a name="l00121"></a><a class="code" href="cvmx-rst-defs_8h.html#a4a3c4954189fe91ef6950ac006a44175">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_COLD_DATAX(offset) (CVMX_ADD_IO_SEG(0x00011800060017C0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-rst-defs_8h.html#a47c273258faf2164f1d1bd0e56773095">CVMX_RST_CTLX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00125"></a>00125 {
<a name="l00126"></a>00126     <span class="keywordflow">if</span> (!(
<a name="l00127"></a>00127           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00128"></a>00128           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00129"></a>00129           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00130"></a>00130           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00131"></a>00131           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00132"></a>00132         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_CTLX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00133"></a>00133     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001640ull) + ((offset) &amp; 3) * 8;
<a name="l00134"></a>00134 }
<a name="l00135"></a>00135 <span class="preprocessor">#else</span>
<a name="l00136"></a><a class="code" href="cvmx-rst-defs_8h.html#a47c273258faf2164f1d1bd0e56773095">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_CTLX(offset) (CVMX_ADD_IO_SEG(0x0001180006001640ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_DEBUG CVMX_RST_DEBUG_FUNC()</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_DEBUG_FUNC(<span class="keywordtype">void</span>)
<a name="l00141"></a>00141 {
<a name="l00142"></a>00142     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00143"></a>00143         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_DEBUG not supported on this chip\n&quot;</span>);
<a name="l00144"></a>00144     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800060017B0ull);
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 <span class="preprocessor">#else</span>
<a name="l00147"></a><a class="code" href="cvmx-rst-defs_8h.html#a45d8aa91b22a7b34e4c720ff965c6342">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_DEBUG (CVMX_ADD_IO_SEG(0x00011800060017B0ull))</span>
<a name="l00148"></a>00148 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_DELAY CVMX_RST_DELAY_FUNC()</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_DELAY_FUNC(<span class="keywordtype">void</span>)
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00154"></a>00154         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_DELAY not supported on this chip\n&quot;</span>);
<a name="l00155"></a>00155     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001608ull);
<a name="l00156"></a>00156 }
<a name="l00157"></a>00157 <span class="preprocessor">#else</span>
<a name="l00158"></a><a class="code" href="cvmx-rst-defs_8h.html#adfc22524c88fd33435570ee3b573317d">00158</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_DELAY (CVMX_ADD_IO_SEG(0x0001180006001608ull))</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_ECO CVMX_RST_ECO_FUNC()</span>
<a name="l00162"></a>00162 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_ECO_FUNC(<span class="keywordtype">void</span>)
<a name="l00163"></a>00163 {
<a name="l00164"></a>00164     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00165"></a>00165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_ECO not supported on this chip\n&quot;</span>);
<a name="l00166"></a>00166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800060017B8ull);
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 <span class="preprocessor">#else</span>
<a name="l00169"></a><a class="code" href="cvmx-rst-defs_8h.html#ad6cb516a6a7e91b5e9da6b674351b4a2">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_ECO (CVMX_ADD_IO_SEG(0x00011800060017B8ull))</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_INT CVMX_RST_INT_FUNC()</span>
<a name="l00173"></a>00173 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_INT_FUNC(<span class="keywordtype">void</span>)
<a name="l00174"></a>00174 {
<a name="l00175"></a>00175     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00176"></a>00176         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_INT not supported on this chip\n&quot;</span>);
<a name="l00177"></a>00177     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001628ull);
<a name="l00178"></a>00178 }
<a name="l00179"></a>00179 <span class="preprocessor">#else</span>
<a name="l00180"></a><a class="code" href="cvmx-rst-defs_8h.html#a6857e3b8905710d3d7dff25aaa407e89">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_INT (CVMX_ADD_IO_SEG(0x0001180006001628ull))</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_INT_W1S CVMX_RST_INT_W1S_FUNC()</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_INT_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00185"></a>00185 {
<a name="l00186"></a>00186     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00187"></a>00187         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_INT_W1S not supported on this chip\n&quot;</span>);
<a name="l00188"></a>00188     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001630ull);
<a name="l00189"></a>00189 }
<a name="l00190"></a>00190 <span class="preprocessor">#else</span>
<a name="l00191"></a><a class="code" href="cvmx-rst-defs_8h.html#ae813153eaf3aefa625cd929326e234f5">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_INT_W1S (CVMX_ADD_IO_SEG(0x0001180006001630ull))</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_OCX CVMX_RST_OCX_FUNC()</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_OCX_FUNC(<span class="keywordtype">void</span>)
<a name="l00196"></a>00196 {
<a name="l00197"></a>00197     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>)))
<a name="l00198"></a>00198         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_OCX not supported on this chip\n&quot;</span>);
<a name="l00199"></a>00199     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001618ull);
<a name="l00200"></a>00200 }
<a name="l00201"></a>00201 <span class="preprocessor">#else</span>
<a name="l00202"></a><a class="code" href="cvmx-rst-defs_8h.html#a56fa205718bf40596ebc85134f973ef0">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_OCX (CVMX_ADD_IO_SEG(0x0001180006001618ull))</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00205"></a>00205 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_OUT_CTL CVMX_RST_OUT_CTL_FUNC()</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_OUT_CTL_FUNC(<span class="keywordtype">void</span>)
<a name="l00207"></a>00207 {
<a name="l00208"></a>00208     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00209"></a>00209         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_OUT_CTL not supported on this chip\n&quot;</span>);
<a name="l00210"></a>00210     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001688ull);
<a name="l00211"></a>00211 }
<a name="l00212"></a>00212 <span class="preprocessor">#else</span>
<a name="l00213"></a><a class="code" href="cvmx-rst-defs_8h.html#a553a2434313f69c773c34a8045bc7947">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_OUT_CTL (CVMX_ADD_IO_SEG(0x0001180006001688ull))</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00215"></a>00215 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_POWER_DBG CVMX_RST_POWER_DBG_FUNC()</span>
<a name="l00217"></a>00217 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_POWER_DBG_FUNC(<span class="keywordtype">void</span>)
<a name="l00218"></a>00218 {
<a name="l00219"></a>00219     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00220"></a>00220         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_POWER_DBG not supported on this chip\n&quot;</span>);
<a name="l00221"></a>00221     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001708ull);
<a name="l00222"></a>00222 }
<a name="l00223"></a>00223 <span class="preprocessor">#else</span>
<a name="l00224"></a><a class="code" href="cvmx-rst-defs_8h.html#aa734a02b86c75e431431e87c37f0bf26">00224</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_POWER_DBG (CVMX_ADD_IO_SEG(0x0001180006001708ull))</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00227"></a>00227 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_PP_POWER CVMX_RST_PP_POWER_FUNC()</span>
<a name="l00228"></a>00228 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_PP_POWER_FUNC(<span class="keywordtype">void</span>)
<a name="l00229"></a>00229 {
<a name="l00230"></a>00230     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00231"></a>00231         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_PP_POWER not supported on this chip\n&quot;</span>);
<a name="l00232"></a>00232     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001700ull);
<a name="l00233"></a>00233 }
<a name="l00234"></a>00234 <span class="preprocessor">#else</span>
<a name="l00235"></a><a class="code" href="cvmx-rst-defs_8h.html#a986be580073d63fefac3165431b8ac4d">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_PP_POWER (CVMX_ADD_IO_SEG(0x0001180006001700ull))</span>
<a name="l00236"></a>00236 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_REF_CNTR CVMX_RST_REF_CNTR_FUNC()</span>
<a name="l00239"></a>00239 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_REF_CNTR_FUNC(<span class="keywordtype">void</span>)
<a name="l00240"></a>00240 {
<a name="l00241"></a>00241     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00242"></a>00242         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_REF_CNTR not supported on this chip\n&quot;</span>);
<a name="l00243"></a>00243     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001758ull);
<a name="l00244"></a>00244 }
<a name="l00245"></a>00245 <span class="preprocessor">#else</span>
<a name="l00246"></a><a class="code" href="cvmx-rst-defs_8h.html#a7586362807b2ba05260e7f639f0f6af7">00246</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_REF_CNTR (CVMX_ADD_IO_SEG(0x0001180006001758ull))</span>
<a name="l00247"></a>00247 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00249"></a>00249 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-rst-defs_8h.html#af73a839893d84e613243aab62765764a">CVMX_RST_SOFT_PRSTX</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00250"></a>00250 {
<a name="l00251"></a>00251     <span class="keywordflow">if</span> (!(
<a name="l00252"></a>00252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) &amp;&amp; ((offset &lt;= 2))) ||
<a name="l00253"></a>00253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 3))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 3)))))
<a name="l00257"></a>00257         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_SOFT_PRSTX(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00258"></a>00258     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x00011800060016C0ull) + ((offset) &amp; 3) * 8;
<a name="l00259"></a>00259 }
<a name="l00260"></a>00260 <span class="preprocessor">#else</span>
<a name="l00261"></a><a class="code" href="cvmx-rst-defs_8h.html#af73a839893d84e613243aab62765764a">00261</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_SOFT_PRSTX(offset) (CVMX_ADD_IO_SEG(0x00011800060016C0ull) + ((offset) &amp; 3) * 8)</span>
<a name="l00262"></a>00262 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_SOFT_RST CVMX_RST_SOFT_RST_FUNC()</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_SOFT_RST_FUNC(<span class="keywordtype">void</span>)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00268"></a>00268         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_SOFT_RST not supported on this chip\n&quot;</span>);
<a name="l00269"></a>00269     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001680ull);
<a name="l00270"></a>00270 }
<a name="l00271"></a>00271 <span class="preprocessor">#else</span>
<a name="l00272"></a><a class="code" href="cvmx-rst-defs_8h.html#a8dd87699cf3252af807f9b88c9f4f6ba">00272</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_SOFT_RST (CVMX_ADD_IO_SEG(0x0001180006001680ull))</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00275"></a>00275 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_THERMAL_ALERT CVMX_RST_THERMAL_ALERT_FUNC()</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_RST_THERMAL_ALERT_FUNC(<span class="keywordtype">void</span>)
<a name="l00277"></a>00277 {
<a name="l00278"></a>00278     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00279"></a>00279         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_RST_THERMAL_ALERT not supported on this chip\n&quot;</span>);
<a name="l00280"></a>00280     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001180006001690ull);
<a name="l00281"></a>00281 }
<a name="l00282"></a>00282 <span class="preprocessor">#else</span>
<a name="l00283"></a><a class="code" href="cvmx-rst-defs_8h.html#a41276a589b31093a40e15e72392b9cfb">00283</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_RST_THERMAL_ALERT (CVMX_ADD_IO_SEG(0x0001180006001690ull))</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00286"></a>00286 <span class="comment">/**</span>
<a name="l00287"></a>00287 <span class="comment"> * cvmx_rst_bist_timer</span>
<a name="l00288"></a>00288 <span class="comment"> */</span>
<a name="l00289"></a><a class="code" href="unioncvmx__rst__bist__timer.html">00289</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__bist__timer.html" title="cvmx_rst_bist_timer">cvmx_rst_bist_timer</a> {
<a name="l00290"></a><a class="code" href="unioncvmx__rst__bist__timer.html#acbfde53200f33c75d9210fa2f93b3f20">00290</a>     uint64_t <a class="code" href="unioncvmx__rst__bist__timer.html#acbfde53200f33c75d9210fa2f93b3f20">u64</a>;
<a name="l00291"></a><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html">00291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html">cvmx_rst_bist_timer_s</a> {
<a name="l00292"></a>00292 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00293"></a>00293 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#a5eccdd65dbc9583a8207545f9c0b4f6a">reserved_29_63</a>               : 35;
<a name="l00294"></a>00294     uint64_t <a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#adedbfb5798aacb6b4b432b2afb5c632d">count</a>                        : 29; <span class="comment">/**&lt; Number of 50 MHz reference clocks that have elapsed during bist and repair during the last</span>
<a name="l00295"></a>00295 <span class="comment">                                                         reset.</span>
<a name="l00296"></a>00296 <span class="comment">                                                         If MSB is set the BIST chain did not complete as expected. */</span>
<a name="l00297"></a>00297 <span class="preprocessor">#else</span>
<a name="l00298"></a><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#adedbfb5798aacb6b4b432b2afb5c632d">00298</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#adedbfb5798aacb6b4b432b2afb5c632d">count</a>                        : 29;
<a name="l00299"></a><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#a5eccdd65dbc9583a8207545f9c0b4f6a">00299</a>     uint64_t <a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html#a5eccdd65dbc9583a8207545f9c0b4f6a">reserved_29_63</a>               : 35;
<a name="l00300"></a>00300 <span class="preprocessor">#endif</span>
<a name="l00301"></a>00301 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__bist__timer.html#aa7f4e4c918c0d83f39f657c7b264ebd6">s</a>;
<a name="l00302"></a><a class="code" href="unioncvmx__rst__bist__timer.html#aded62b7a186a36cac5397ed704f19164">00302</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html">cvmx_rst_bist_timer_s</a>          <a class="code" href="unioncvmx__rst__bist__timer.html#aded62b7a186a36cac5397ed704f19164">cn73xx</a>;
<a name="l00303"></a><a class="code" href="unioncvmx__rst__bist__timer.html#ad2f678828c838751e8a452125683d341">00303</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html">cvmx_rst_bist_timer_s</a>          <a class="code" href="unioncvmx__rst__bist__timer.html#ad2f678828c838751e8a452125683d341">cn78xx</a>;
<a name="l00304"></a><a class="code" href="unioncvmx__rst__bist__timer.html#ac44107d820b976d2145fa6050eaa062b">00304</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bist__timer_1_1cvmx__rst__bist__timer__s.html">cvmx_rst_bist_timer_s</a>          <a class="code" href="unioncvmx__rst__bist__timer.html#ac44107d820b976d2145fa6050eaa062b">cnf75xx</a>;
<a name="l00305"></a>00305 };
<a name="l00306"></a><a class="code" href="cvmx-rst-defs_8h.html#a87545f4b93d91ae80ceb954ea08b9979">00306</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__bist__timer.html" title="cvmx_rst_bist_timer">cvmx_rst_bist_timer</a> <a class="code" href="unioncvmx__rst__bist__timer.html" title="cvmx_rst_bist_timer">cvmx_rst_bist_timer_t</a>;
<a name="l00307"></a>00307 <span class="comment"></span>
<a name="l00308"></a>00308 <span class="comment">/**</span>
<a name="l00309"></a>00309 <span class="comment"> * cvmx_rst_boot</span>
<a name="l00310"></a>00310 <span class="comment"> */</span>
<a name="l00311"></a><a class="code" href="unioncvmx__rst__boot.html">00311</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__boot.html" title="cvmx_rst_boot">cvmx_rst_boot</a> {
<a name="l00312"></a><a class="code" href="unioncvmx__rst__boot.html#a426b29bc5f9e37bf3bfe4666eb8991a5">00312</a>     uint64_t <a class="code" href="unioncvmx__rst__boot.html#a426b29bc5f9e37bf3bfe4666eb8991a5">u64</a>;
<a name="l00313"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">00313</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a> {
<a name="l00314"></a>00314 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a2b873a1f82457fe9804c708d0f29dddf">chipkill</a>                     : 1;  <span class="comment">/**&lt; A 0-to-1 transition of CHIPKILL starts the CHIPKILL timer. When CHIPKILL=1 and the timer</span>
<a name="l00316"></a>00316 <span class="comment">                                                         expires, chip reset is asserted internally. The CHIPKILL timer can be stopped only by</span>
<a name="l00317"></a>00317 <span class="comment">                                                         a reset (cold, warm, soft). The length of the CHIPKILL timer is specified by</span>
<a name="l00318"></a>00318 <span class="comment">                                                         RST_CKILL[TIMER].  This bit and timer function as a delayed warm reset. */</span>
<a name="l00319"></a>00319     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a4b610c077d938ccb1b625c2f3cf2e80f">jtcsrdis</a>                     : 1;  <span class="comment">/**&lt; When set, internal CSR access via JTAG TAP controller is disabled This field resets to 1</span>
<a name="l00320"></a>00320 <span class="comment">                                                         in Authentik mode, else 0. */</span>
<a name="l00321"></a>00321     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5921e5e07d5a433e4eab055b8355f3f3">ejtagdis</a>                     : 1;  <span class="comment">/**&lt; When set, external EJTAG access is disabled. This field resets to 1 in Authentik mode, else 0. */</span>
<a name="l00322"></a>00322     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ab2c9e87ef2e6d9200ce6d5525677c3e8">romen</a>                        : 1;  <span class="comment">/**&lt; When set, Authentik/eMMC boot ROM is visible in the boot bus address space. This field</span>
<a name="l00323"></a>00323 <span class="comment">                                                         resets to 1 in an Authentik part or when booting from eMMC/SD or SPI. Else, resets to 0. */</span>
<a name="l00324"></a>00324     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a1dc29c72f717e91a7155d6fc6b4f162d">ckill_ppdis</a>                  : 1;  <span class="comment">/**&lt; Chipkill core disable. When set to 1, cores other than core 0 will immediately</span>
<a name="l00325"></a>00325 <span class="comment">                                                         be disabled when RST_BOOT[CHIPKILL] is set. Writes have no effect when</span>
<a name="l00326"></a>00326 <span class="comment">                                                         RST_BOOT[CHIPKILL]=1. */</span>
<a name="l00327"></a>00327     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af0951e7714012804b5d50c40303782e6">jt_tstmode</a>                   : 1;  <span class="comment">/**&lt; JTAG test mode. */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af878edbf6c664d0ce3ca830174aa375f">vrm_err</a>                      : 1;  <span class="comment">/**&lt; VRM did not complete operations within 5.25mS of DCOK being asserted. PLLs were released</span>
<a name="l00329"></a>00329 <span class="comment">                                                         automatically. */</span>
<a name="l00330"></a>00330     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ac7d07dd2292960d1961a202c3a40f473">reserved_37_56</a>               : 20;
<a name="l00331"></a>00331     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7ba1b51e0d6525f5825db6c290515c51">c_mul</a>                        : 7;  <span class="comment">/**&lt; Core-clock multiplier. C_MUL = (core-clock speed) / (ref-clock speed). &apos;ref-clock speed&apos;</span>
<a name="l00332"></a>00332 <span class="comment">                                                         should always be 50MHz. */</span>
<a name="l00333"></a>00333     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adcc9475a9cd2115f445617528ba7bf08">pnr_mul</a>                      : 6;  <span class="comment">/**&lt; Coprocessor-clock multiplier. PNR_MUL = (coprocessor-clock speed) /(ref-clock speed).</span>
<a name="l00334"></a>00334 <span class="comment">                                                         &apos;ref-clock speed&apos; should always be 50MHz. */</span>
<a name="l00335"></a>00335     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adda7d8e4896b62d60ce2f0aace5e53d4">reserved_21_23</a>               : 3;
<a name="l00336"></a>00336     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7eb049c8d22f7adc93fcf02c9db5b8e4">lboot_oci</a>                    : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00337"></a>00337     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5e5c9fc05ca56524179cc6042df5868d">lboot_ext</a>                    : 6;  <span class="comment">/**&lt; Last boot cause mask; resets only with DCOK.</span>
<a name="l00338"></a>00338 <span class="comment">                                                         &lt;17&gt; = Warm reset due to Cntl3 link-down or hot-reset.</span>
<a name="l00339"></a>00339 <span class="comment">                                                         &lt;16&gt; = Warm reset due to Cntl2 link-down or hot-reset.</span>
<a name="l00340"></a>00340 <span class="comment">                                                         &lt;15&gt; = Cntl3 reset due to PERST3_L pin.</span>
<a name="l00341"></a>00341 <span class="comment">                                                         &lt;14&gt; = Cntl2 reset due to PERST2_L pin.</span>
<a name="l00342"></a>00342 <span class="comment">                                                         &lt;13&gt; = Warm reset due to PERST3_L pin.</span>
<a name="l00343"></a>00343 <span class="comment">                                                         &lt;12&gt; = Warm reset due to PERST2_L pin. */</span>
<a name="l00344"></a>00344     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a88854850f9bc390378bbc431a1fed033">lboot</a>                        : 10; <span class="comment">/**&lt; Last boot cause mask; resets only with DCOK.</span>
<a name="l00345"></a>00345 <span class="comment">                                                         &lt;11&gt; = Soft reset due to watchdog.</span>
<a name="l00346"></a>00346 <span class="comment">                                                         &lt;10&gt; = Soft reset due to RST_SOFT_RST write.</span>
<a name="l00347"></a>00347 <span class="comment">                                                         &lt;9&gt; = Warm reset due to Cntl1 link-down or hot-reset.</span>
<a name="l00348"></a>00348 <span class="comment">                                                         &lt;8&gt; = Warm reset due to Cntl0 link-down or hot-reset.</span>
<a name="l00349"></a>00349 <span class="comment">                                                         &lt;7&gt; = Cntl1 reset due to PERST1_L pin.</span>
<a name="l00350"></a>00350 <span class="comment">                                                         &lt;6&gt; = Cntl0 reset due to PERST0_L pin.</span>
<a name="l00351"></a>00351 <span class="comment">                                                         &lt;5&gt; = Warm reset due to PERST1_L pin.</span>
<a name="l00352"></a>00352 <span class="comment">                                                         &lt;4&gt; = Warm reset due to PERST0_L pin.</span>
<a name="l00353"></a>00353 <span class="comment">                                                         &lt;3&gt; = Warm reset due to CHIP_RESET_L pin.</span>
<a name="l00354"></a>00354 <span class="comment">                                                         &lt;2&gt; = Cold reset due to PLL_DC_OK pin. */</span>
<a name="l00355"></a>00355     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#aa9de0a077d351556afd7fef556c88ff0">rboot</a>                        : 1;  <span class="comment">/**&lt; Determines whether core 0 remains in reset after chip cold/warm/soft reset. */</span>
<a name="l00356"></a>00356     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a0f10d24ba61361f970563b90aa8a4a80">rboot_pin</a>                    : 1;  <span class="comment">/**&lt; Read-only access to REMOTE_BOOT pin. */</span>
<a name="l00357"></a>00357 <span class="preprocessor">#else</span>
<a name="l00358"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a0f10d24ba61361f970563b90aa8a4a80">00358</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a0f10d24ba61361f970563b90aa8a4a80">rboot_pin</a>                    : 1;
<a name="l00359"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#aa9de0a077d351556afd7fef556c88ff0">00359</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#aa9de0a077d351556afd7fef556c88ff0">rboot</a>                        : 1;
<a name="l00360"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a88854850f9bc390378bbc431a1fed033">00360</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a88854850f9bc390378bbc431a1fed033">lboot</a>                        : 10;
<a name="l00361"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5e5c9fc05ca56524179cc6042df5868d">00361</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5e5c9fc05ca56524179cc6042df5868d">lboot_ext</a>                    : 6;
<a name="l00362"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7eb049c8d22f7adc93fcf02c9db5b8e4">00362</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7eb049c8d22f7adc93fcf02c9db5b8e4">lboot_oci</a>                    : 3;
<a name="l00363"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adda7d8e4896b62d60ce2f0aace5e53d4">00363</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adda7d8e4896b62d60ce2f0aace5e53d4">reserved_21_23</a>               : 3;
<a name="l00364"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adcc9475a9cd2115f445617528ba7bf08">00364</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#adcc9475a9cd2115f445617528ba7bf08">pnr_mul</a>                      : 6;
<a name="l00365"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7ba1b51e0d6525f5825db6c290515c51">00365</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a7ba1b51e0d6525f5825db6c290515c51">c_mul</a>                        : 7;
<a name="l00366"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ac7d07dd2292960d1961a202c3a40f473">00366</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ac7d07dd2292960d1961a202c3a40f473">reserved_37_56</a>               : 20;
<a name="l00367"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af878edbf6c664d0ce3ca830174aa375f">00367</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af878edbf6c664d0ce3ca830174aa375f">vrm_err</a>                      : 1;
<a name="l00368"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af0951e7714012804b5d50c40303782e6">00368</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#af0951e7714012804b5d50c40303782e6">jt_tstmode</a>                   : 1;
<a name="l00369"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a1dc29c72f717e91a7155d6fc6b4f162d">00369</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a1dc29c72f717e91a7155d6fc6b4f162d">ckill_ppdis</a>                  : 1;
<a name="l00370"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ab2c9e87ef2e6d9200ce6d5525677c3e8">00370</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#ab2c9e87ef2e6d9200ce6d5525677c3e8">romen</a>                        : 1;
<a name="l00371"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5921e5e07d5a433e4eab055b8355f3f3">00371</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a5921e5e07d5a433e4eab055b8355f3f3">ejtagdis</a>                     : 1;
<a name="l00372"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a4b610c077d938ccb1b625c2f3cf2e80f">00372</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a4b610c077d938ccb1b625c2f3cf2e80f">jtcsrdis</a>                     : 1;
<a name="l00373"></a><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a2b873a1f82457fe9804c708d0f29dddf">00373</a>     uint64_t <a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html#a2b873a1f82457fe9804c708d0f29dddf">chipkill</a>                     : 1;
<a name="l00374"></a>00374 <span class="preprocessor">#endif</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__boot.html#a1b510a64b3ea9dd97c1ac265d350d553">s</a>;
<a name="l00376"></a><a class="code" href="unioncvmx__rst__boot.html#ada9c824ff15c83304feee17c4e3fb1ef">00376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#ada9c824ff15c83304feee17c4e3fb1ef">cn70xx</a>;
<a name="l00377"></a><a class="code" href="unioncvmx__rst__boot.html#a53b08ded2c5d61263f57075d1ae15660">00377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#a53b08ded2c5d61263f57075d1ae15660">cn70xxp1</a>;
<a name="l00378"></a><a class="code" href="unioncvmx__rst__boot.html#ae21dc57ca1ad52b99023454471a8273f">00378</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#ae21dc57ca1ad52b99023454471a8273f">cn73xx</a>;
<a name="l00379"></a><a class="code" href="unioncvmx__rst__boot.html#a7d7be71105f60d31509e4f1cdaf0ba99">00379</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#a7d7be71105f60d31509e4f1cdaf0ba99">cn78xx</a>;
<a name="l00380"></a><a class="code" href="unioncvmx__rst__boot.html#ab5aba4b737edc51bd2793c9e4c51a47c">00380</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#ab5aba4b737edc51bd2793c9e4c51a47c">cn78xxp1</a>;
<a name="l00381"></a><a class="code" href="unioncvmx__rst__boot.html#a24e212b4c0b184f3595baae96a843f97">00381</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__boot_1_1cvmx__rst__boot__s.html">cvmx_rst_boot_s</a>                <a class="code" href="unioncvmx__rst__boot.html#a24e212b4c0b184f3595baae96a843f97">cnf75xx</a>;
<a name="l00382"></a>00382 };
<a name="l00383"></a><a class="code" href="cvmx-rst-defs_8h.html#a641935af0d602517af226944eda67bf8">00383</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__boot.html" title="cvmx_rst_boot">cvmx_rst_boot</a> <a class="code" href="unioncvmx__rst__boot.html" title="cvmx_rst_boot">cvmx_rst_boot_t</a>;
<a name="l00384"></a>00384 <span class="comment"></span>
<a name="l00385"></a>00385 <span class="comment">/**</span>
<a name="l00386"></a>00386 <span class="comment"> * cvmx_rst_bphy_soft_rst</span>
<a name="l00387"></a>00387 <span class="comment"> */</span>
<a name="l00388"></a><a class="code" href="unioncvmx__rst__bphy__soft__rst.html">00388</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__bphy__soft__rst.html" title="cvmx_rst_bphy_soft_rst">cvmx_rst_bphy_soft_rst</a> {
<a name="l00389"></a><a class="code" href="unioncvmx__rst__bphy__soft__rst.html#af8c131184da20c2005bef1baa61ca2d6">00389</a>     uint64_t <a class="code" href="unioncvmx__rst__bphy__soft__rst.html#af8c131184da20c2005bef1baa61ca2d6">u64</a>;
<a name="l00390"></a><a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html">00390</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html">cvmx_rst_bphy_soft_rst_s</a> {
<a name="l00391"></a>00391 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00392"></a>00392 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a0e9b36b308afb3014ce91220a48f25a8">reserved_1_63</a>                : 63;
<a name="l00393"></a>00393     uint64_t <a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a453cb86d954e6c259262ea2c1a7a4df1">soft_rst</a>                     : 1;  <span class="comment">/**&lt; Reserved.  For diagnostic use only. */</span>
<a name="l00394"></a>00394 <span class="preprocessor">#else</span>
<a name="l00395"></a><a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a453cb86d954e6c259262ea2c1a7a4df1">00395</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a453cb86d954e6c259262ea2c1a7a4df1">soft_rst</a>                     : 1;
<a name="l00396"></a><a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a0e9b36b308afb3014ce91220a48f25a8">00396</a>     uint64_t <a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html#a0e9b36b308afb3014ce91220a48f25a8">reserved_1_63</a>                : 63;
<a name="l00397"></a>00397 <span class="preprocessor">#endif</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__bphy__soft__rst.html#ab04707fdacda021464bafe4c279305e5">s</a>;
<a name="l00399"></a><a class="code" href="unioncvmx__rst__bphy__soft__rst.html#ac1aad5dc15da56505c09d3b1cb278291">00399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__bphy__soft__rst_1_1cvmx__rst__bphy__soft__rst__s.html">cvmx_rst_bphy_soft_rst_s</a>       <a class="code" href="unioncvmx__rst__bphy__soft__rst.html#ac1aad5dc15da56505c09d3b1cb278291">cnf75xx</a>;
<a name="l00400"></a>00400 };
<a name="l00401"></a><a class="code" href="cvmx-rst-defs_8h.html#aed7317562e575a1dac32208e45b130e8">00401</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__bphy__soft__rst.html" title="cvmx_rst_bphy_soft_rst">cvmx_rst_bphy_soft_rst</a> <a class="code" href="unioncvmx__rst__bphy__soft__rst.html" title="cvmx_rst_bphy_soft_rst">cvmx_rst_bphy_soft_rst_t</a>;
<a name="l00402"></a>00402 <span class="comment"></span>
<a name="l00403"></a>00403 <span class="comment">/**</span>
<a name="l00404"></a>00404 <span class="comment"> * cvmx_rst_cfg</span>
<a name="l00405"></a>00405 <span class="comment"> */</span>
<a name="l00406"></a><a class="code" href="unioncvmx__rst__cfg.html">00406</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__cfg.html" title="cvmx_rst_cfg">cvmx_rst_cfg</a> {
<a name="l00407"></a><a class="code" href="unioncvmx__rst__cfg.html#a44b4995f4377f8f2df0ef716130313c0">00407</a>     uint64_t <a class="code" href="unioncvmx__rst__cfg.html#a44b4995f4377f8f2df0ef716130313c0">u64</a>;
<a name="l00408"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html">00408</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html">cvmx_rst_cfg_s</a> {
<a name="l00409"></a>00409 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a96edac13c0eb9e51b486d2ec6e15eb26">bist_delay</a>                   : 58; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00411"></a>00411     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ada7201dbddc82d710ea150d026733eb0">reserved_3_5</a>                 : 3;
<a name="l00412"></a>00412     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ae0c4e7c302a2945002f64f9efe3c036c">cntl_clr_bist</a>                : 1;  <span class="comment">/**&lt; Perform clear BIST during control-only reset, instead of a full BIST. A warm/soft reset</span>
<a name="l00413"></a>00413 <span class="comment">                                                         will not change this field. */</span>
<a name="l00414"></a>00414     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a60a27b4dcbc7d904e8c1c18122028356">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Perform clear BIST during warm reset, instead of a full BIST. A warm/soft reset does not</span>
<a name="l00415"></a>00415 <span class="comment">                                                         change this field. Note that a cold reset always performs a full BIST. */</span>
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a390fe54c801db2946625ff15ed7e292c">reserved_0_0</a>                 : 1;
<a name="l00417"></a>00417 <span class="preprocessor">#else</span>
<a name="l00418"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a390fe54c801db2946625ff15ed7e292c">00418</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a390fe54c801db2946625ff15ed7e292c">reserved_0_0</a>                 : 1;
<a name="l00419"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a60a27b4dcbc7d904e8c1c18122028356">00419</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a60a27b4dcbc7d904e8c1c18122028356">warm_clr_bist</a>                : 1;
<a name="l00420"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ae0c4e7c302a2945002f64f9efe3c036c">00420</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ae0c4e7c302a2945002f64f9efe3c036c">cntl_clr_bist</a>                : 1;
<a name="l00421"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ada7201dbddc82d710ea150d026733eb0">00421</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#ada7201dbddc82d710ea150d026733eb0">reserved_3_5</a>                 : 3;
<a name="l00422"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a96edac13c0eb9e51b486d2ec6e15eb26">00422</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__s.html#a96edac13c0eb9e51b486d2ec6e15eb26">bist_delay</a>                   : 58;
<a name="l00423"></a>00423 <span class="preprocessor">#endif</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__cfg.html#ad258f2e8f0d9b8d8e26fc1c9f99f4558">s</a>;
<a name="l00425"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html">00425</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html">cvmx_rst_cfg_cn70xx</a> {
<a name="l00426"></a>00426 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00427"></a>00427 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a054042ffe46bec3f7be4f89fc8778a66">bist_delay</a>                   : 58; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00428"></a>00428     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a52cb3a20ccb2be83c6140b21782677bc">reserved_3_5</a>                 : 3;
<a name="l00429"></a>00429     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ad3156ee9047a3fa59d607d044655e8eb">cntl_clr_bist</a>                : 1;  <span class="comment">/**&lt; Perform clear BIST during control-only reset, instead of a full BIST. A warm/soft reset</span>
<a name="l00430"></a>00430 <span class="comment">                                                         will not change this field. */</span>
<a name="l00431"></a>00431     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a1266c43321f279bcda3ccac86d1be6a1">warm_clr_bist</a>                : 1;  <span class="comment">/**&lt; Perform clear BIST during warm reset, instead of a full BIST. A warm/soft reset does not</span>
<a name="l00432"></a>00432 <span class="comment">                                                         change this field. Note that a cold reset always performs a full BIST. */</span>
<a name="l00433"></a>00433     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ab88d1557a2df0ddf740ba7216c16760b">soft_clr_bist</a>                : 1;  <span class="comment">/**&lt; Perform clear BIST during soft reset, instead of a full BIST. A warm/soft reset does not</span>
<a name="l00434"></a>00434 <span class="comment">                                                         change this field. Note that a cold reset always performs a full BIST. */</span>
<a name="l00435"></a>00435 <span class="preprocessor">#else</span>
<a name="l00436"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ab88d1557a2df0ddf740ba7216c16760b">00436</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ab88d1557a2df0ddf740ba7216c16760b">soft_clr_bist</a>                : 1;
<a name="l00437"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a1266c43321f279bcda3ccac86d1be6a1">00437</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a1266c43321f279bcda3ccac86d1be6a1">warm_clr_bist</a>                : 1;
<a name="l00438"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ad3156ee9047a3fa59d607d044655e8eb">00438</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#ad3156ee9047a3fa59d607d044655e8eb">cntl_clr_bist</a>                : 1;
<a name="l00439"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a52cb3a20ccb2be83c6140b21782677bc">00439</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a52cb3a20ccb2be83c6140b21782677bc">reserved_3_5</a>                 : 3;
<a name="l00440"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a054042ffe46bec3f7be4f89fc8778a66">00440</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html#a054042ffe46bec3f7be4f89fc8778a66">bist_delay</a>                   : 58;
<a name="l00441"></a>00441 <span class="preprocessor">#endif</span>
<a name="l00442"></a>00442 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__cfg.html#a241325d2ed344c535ef07d16990da36d">cn70xx</a>;
<a name="l00443"></a><a class="code" href="unioncvmx__rst__cfg.html#a0c345eb4db05f51d8379fd56cc963997">00443</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html">cvmx_rst_cfg_cn70xx</a>            <a class="code" href="unioncvmx__rst__cfg.html#a0c345eb4db05f51d8379fd56cc963997">cn70xxp1</a>;
<a name="l00444"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html">00444</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html">cvmx_rst_cfg_cn73xx</a> {
<a name="l00445"></a>00445 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00446"></a>00446 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a1036bb1d058ed6005225e3b3173ee7e7">bist_delay</a>                   : 58; <span class="comment">/**&lt; Reserved. */</span>
<a name="l00447"></a>00447     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a52bda872f395cf3f2bdaed800f259637">reserved_1_5</a>                 : 5;
<a name="l00448"></a>00448     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a07b5a9e59e9c16d4e79972bdf014362b">clr_bist</a>                     : 1;  <span class="comment">/**&lt; Perform clear BIST during a reset, instead of a full BIST. A warm/soft reset does not</span>
<a name="l00449"></a>00449 <span class="comment">                                                         change this field. Note that a cold reset always performs a full BIST. */</span>
<a name="l00450"></a>00450 <span class="preprocessor">#else</span>
<a name="l00451"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a07b5a9e59e9c16d4e79972bdf014362b">00451</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a07b5a9e59e9c16d4e79972bdf014362b">clr_bist</a>                     : 1;
<a name="l00452"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a52bda872f395cf3f2bdaed800f259637">00452</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a52bda872f395cf3f2bdaed800f259637">reserved_1_5</a>                 : 5;
<a name="l00453"></a><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a1036bb1d058ed6005225e3b3173ee7e7">00453</a>     uint64_t <a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html#a1036bb1d058ed6005225e3b3173ee7e7">bist_delay</a>                   : 58;
<a name="l00454"></a>00454 <span class="preprocessor">#endif</span>
<a name="l00455"></a>00455 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__cfg.html#a6cc1ede52f40b9dd97a5bfe3f71f174e">cn73xx</a>;
<a name="l00456"></a><a class="code" href="unioncvmx__rst__cfg.html#a4f28756c11ab7426c49dcabf98341724">00456</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html">cvmx_rst_cfg_cn70xx</a>            <a class="code" href="unioncvmx__rst__cfg.html#a4f28756c11ab7426c49dcabf98341724">cn78xx</a>;
<a name="l00457"></a><a class="code" href="unioncvmx__rst__cfg.html#a7cce75bbe674318ccc738156cb715cd9">00457</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn70xx.html">cvmx_rst_cfg_cn70xx</a>            <a class="code" href="unioncvmx__rst__cfg.html#a7cce75bbe674318ccc738156cb715cd9">cn78xxp1</a>;
<a name="l00458"></a><a class="code" href="unioncvmx__rst__cfg.html#a9f98346ddadca3e4d4e3a16aeb0e34dd">00458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cfg_1_1cvmx__rst__cfg__cn73xx.html">cvmx_rst_cfg_cn73xx</a>            <a class="code" href="unioncvmx__rst__cfg.html#a9f98346ddadca3e4d4e3a16aeb0e34dd">cnf75xx</a>;
<a name="l00459"></a>00459 };
<a name="l00460"></a><a class="code" href="cvmx-rst-defs_8h.html#abc0b2b2dbd0ac1266c081053c5185a1f">00460</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__cfg.html" title="cvmx_rst_cfg">cvmx_rst_cfg</a> <a class="code" href="unioncvmx__rst__cfg.html" title="cvmx_rst_cfg">cvmx_rst_cfg_t</a>;
<a name="l00461"></a>00461 <span class="comment"></span>
<a name="l00462"></a>00462 <span class="comment">/**</span>
<a name="l00463"></a>00463 <span class="comment"> * cvmx_rst_ckill</span>
<a name="l00464"></a>00464 <span class="comment"> */</span>
<a name="l00465"></a><a class="code" href="unioncvmx__rst__ckill.html">00465</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ckill.html" title="cvmx_rst_ckill">cvmx_rst_ckill</a> {
<a name="l00466"></a><a class="code" href="unioncvmx__rst__ckill.html#a5b60fd5082d61bf5bcbd525d9cae2841">00466</a>     uint64_t <a class="code" href="unioncvmx__rst__ckill.html#a5b60fd5082d61bf5bcbd525d9cae2841">u64</a>;
<a name="l00467"></a><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">00467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a> {
<a name="l00468"></a>00468 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00469"></a>00469 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#afd055c411ab571b241a1f3efe909a426">reserved_47_63</a>               : 17;
<a name="l00470"></a>00470     uint64_t <a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#aed906ce9f78a26818dd46dee201b7fc2">timer</a>                        : 47; <span class="comment">/**&lt; Chipkill timer measured in SCLKs. Reads return current chipkill timer. Writes have no</span>
<a name="l00471"></a>00471 <span class="comment">                                                         effect when RST_BOOT[CHIPKILL] = 1. */</span>
<a name="l00472"></a>00472 <span class="preprocessor">#else</span>
<a name="l00473"></a><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#aed906ce9f78a26818dd46dee201b7fc2">00473</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#aed906ce9f78a26818dd46dee201b7fc2">timer</a>                        : 47;
<a name="l00474"></a><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#afd055c411ab571b241a1f3efe909a426">00474</a>     uint64_t <a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html#afd055c411ab571b241a1f3efe909a426">reserved_47_63</a>               : 17;
<a name="l00475"></a>00475 <span class="preprocessor">#endif</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__ckill.html#add1dca56cd19b2f59973c734c25b42e8">s</a>;
<a name="l00477"></a><a class="code" href="unioncvmx__rst__ckill.html#ae2419f80de43716afacf703cdb28c3e9">00477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#ae2419f80de43716afacf703cdb28c3e9">cn70xx</a>;
<a name="l00478"></a><a class="code" href="unioncvmx__rst__ckill.html#a5f3910ef863dfc60a3bfd33614c8ef99">00478</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#a5f3910ef863dfc60a3bfd33614c8ef99">cn70xxp1</a>;
<a name="l00479"></a><a class="code" href="unioncvmx__rst__ckill.html#a65267af80cf5cff2c2729457c74bf3f5">00479</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#a65267af80cf5cff2c2729457c74bf3f5">cn73xx</a>;
<a name="l00480"></a><a class="code" href="unioncvmx__rst__ckill.html#a711c414f4fa1553658e7b8a390adbe22">00480</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#a711c414f4fa1553658e7b8a390adbe22">cn78xx</a>;
<a name="l00481"></a><a class="code" href="unioncvmx__rst__ckill.html#a11e45775123d60c38bb4ed5ab3485719">00481</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#a11e45775123d60c38bb4ed5ab3485719">cn78xxp1</a>;
<a name="l00482"></a><a class="code" href="unioncvmx__rst__ckill.html#a2c58a85d85c71cf1f70c7cd0ae9bd7d8">00482</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ckill_1_1cvmx__rst__ckill__s.html">cvmx_rst_ckill_s</a>               <a class="code" href="unioncvmx__rst__ckill.html#a2c58a85d85c71cf1f70c7cd0ae9bd7d8">cnf75xx</a>;
<a name="l00483"></a>00483 };
<a name="l00484"></a><a class="code" href="cvmx-rst-defs_8h.html#a72fb46c06fab9688d3790a5c13f2cace">00484</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ckill.html" title="cvmx_rst_ckill">cvmx_rst_ckill</a> <a class="code" href="unioncvmx__rst__ckill.html" title="cvmx_rst_ckill">cvmx_rst_ckill_t</a>;
<a name="l00485"></a>00485 <span class="comment"></span>
<a name="l00486"></a>00486 <span class="comment">/**</span>
<a name="l00487"></a>00487 <span class="comment"> * cvmx_rst_cold_data#</span>
<a name="l00488"></a>00488 <span class="comment"> */</span>
<a name="l00489"></a><a class="code" href="unioncvmx__rst__cold__datax.html">00489</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__cold__datax.html" title="cvmx_rst_cold_data#">cvmx_rst_cold_datax</a> {
<a name="l00490"></a><a class="code" href="unioncvmx__rst__cold__datax.html#a49f10c0157feab7b221d7c9b4abd2f73">00490</a>     uint64_t <a class="code" href="unioncvmx__rst__cold__datax.html#a49f10c0157feab7b221d7c9b4abd2f73">u64</a>;
<a name="l00491"></a><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html">00491</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html">cvmx_rst_cold_datax_s</a> {
<a name="l00492"></a>00492 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00493"></a>00493 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html#a66c87671ed94ef0c29633d51d28d4b56">data</a>                         : 64; <span class="comment">/**&lt; Scratch data registers preserved through warm reset.</span>
<a name="l00494"></a>00494 <span class="comment">                                                         Reset to 0x0 on cold reset. */</span>
<a name="l00495"></a>00495 <span class="preprocessor">#else</span>
<a name="l00496"></a><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html#a66c87671ed94ef0c29633d51d28d4b56">00496</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html#a66c87671ed94ef0c29633d51d28d4b56">data</a>                         : 64;
<a name="l00497"></a>00497 <span class="preprocessor">#endif</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__cold__datax.html#aebb6280b3a55c0ce67d7232e35a8b0b7">s</a>;
<a name="l00499"></a><a class="code" href="unioncvmx__rst__cold__datax.html#a8f6d872351aaab87bb4027002a450306">00499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html">cvmx_rst_cold_datax_s</a>          <a class="code" href="unioncvmx__rst__cold__datax.html#a8f6d872351aaab87bb4027002a450306">cn73xx</a>;
<a name="l00500"></a><a class="code" href="unioncvmx__rst__cold__datax.html#ad31b23475913da646c291032abc88a1c">00500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html">cvmx_rst_cold_datax_s</a>          <a class="code" href="unioncvmx__rst__cold__datax.html#ad31b23475913da646c291032abc88a1c">cn78xx</a>;
<a name="l00501"></a><a class="code" href="unioncvmx__rst__cold__datax.html#abe624dbe22248b59fde51d1b86d0934b">00501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__cold__datax_1_1cvmx__rst__cold__datax__s.html">cvmx_rst_cold_datax_s</a>          <a class="code" href="unioncvmx__rst__cold__datax.html#abe624dbe22248b59fde51d1b86d0934b">cnf75xx</a>;
<a name="l00502"></a>00502 };
<a name="l00503"></a><a class="code" href="cvmx-rst-defs_8h.html#aca5ad686a187f7b5f635c31e147c032e">00503</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__cold__datax.html" title="cvmx_rst_cold_data#">cvmx_rst_cold_datax</a> <a class="code" href="unioncvmx__rst__cold__datax.html" title="cvmx_rst_cold_data#">cvmx_rst_cold_datax_t</a>;
<a name="l00504"></a>00504 <span class="comment"></span>
<a name="l00505"></a>00505 <span class="comment">/**</span>
<a name="l00506"></a>00506 <span class="comment"> * cvmx_rst_ctl#</span>
<a name="l00507"></a>00507 <span class="comment"> */</span>
<a name="l00508"></a><a class="code" href="unioncvmx__rst__ctlx.html">00508</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ctlx.html" title="cvmx_rst_ctl#">cvmx_rst_ctlx</a> {
<a name="l00509"></a><a class="code" href="unioncvmx__rst__ctlx.html#a666b16b0cfc42edd3f387c5798a06200">00509</a>     uint64_t <a class="code" href="unioncvmx__rst__ctlx.html#a666b16b0cfc42edd3f387c5798a06200">u64</a>;
<a name="l00510"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">00510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a> {
<a name="l00511"></a>00511 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00512"></a>00512 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad18bda606fbaa09d7227166b629954f1">reserved_10_63</a>               : 54;
<a name="l00513"></a>00513     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ac947459259ba86f7399447abb8696e43">prst_link</a>                    : 1;  <span class="comment">/**&lt; Controls whether corresponding controller link-down or hot-reset causes the assertion of</span>
<a name="l00514"></a>00514 <span class="comment">                                                         RST_SOFT_PRST()[SOFT_PRST].</span>
<a name="l00515"></a>00515 <span class="comment">                                                         A warm/soft reset does not change this field. On cold reset, this field is initialized to</span>
<a name="l00516"></a>00516 <span class="comment">                                                         0. */</span>
<a name="l00517"></a>00517     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a1dd2325ce7cd931ea6b6a31d80453617">rst_done</a>                     : 1;  <span class="comment">/**&lt; Read-only access to controller reset status. RST_DONE is always zero (i.e. the controller</span>
<a name="l00518"></a>00518 <span class="comment">                                                         is held in reset) when:</span>
<a name="l00519"></a>00519 <span class="comment">                                                         * RST_SOFT_PRST()[SOFT_PRST] = 1, or</span>
<a name="l00520"></a>00520 <span class="comment">                                                         * RST_RCV = 1 and PERST*_L pin is asserted. */</span>
<a name="l00521"></a>00521     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2b2616eb00a885ada93891ae7c5996bd">rst_link</a>                     : 1;  <span class="comment">/**&lt; Reset link. Controls whether corresponding controller link-down reset or hot reset causes</span>
<a name="l00522"></a>00522 <span class="comment">                                                         a warm chip reset. On cold reset, this field is initialized as follows:</span>
<a name="l00523"></a>00523 <span class="comment">                                                         _ 0 when RST_CTL()[HOST_MODE] = 1.</span>
<a name="l00524"></a>00524 <span class="comment">                                                         _ 1 when RST_CTL()[HOST_MODE] = 0.</span>
<a name="l00525"></a>00525 <span class="comment">                                                         Note that a link-down or hot-reset event can never cause a warm chip reset when the</span>
<a name="l00526"></a>00526 <span class="comment">                                                         controller is in reset (i.e. can never cause a warm reset when [RST_DONE] = 0). */</span>
<a name="l00527"></a>00527     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#afc02624271e314438287d0ef5ed132c7">host_mode</a>                    : 1;  <span class="comment">/**&lt; Read-only access to the corresponding PEM()_CFG[HOSTMD] field indicating PEMn is root</span>
<a name="l00528"></a>00528 <span class="comment">                                                         complex (host). For controllers 0 and 2  the initial value is determined by straps. For</span>
<a name="l00529"></a>00529 <span class="comment">                                                         controllers 1 and 3 this field is initially set as host. */</span>
<a name="l00530"></a>00530     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a3d618bbc6632da0226e0a280cdaa4bf7">reserved_4_5</a>                 : 2;
<a name="l00531"></a>00531     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#abb025c0e7e2aaf7084fc6bf12b000622">rst_drv</a>                      : 1;  <span class="comment">/**&lt; Controls whether PERST*_L is driven. A warm/soft reset does not change this field. On cold</span>
<a name="l00532"></a>00532 <span class="comment">                                                         reset, this field is initialized as follows:</span>
<a name="l00533"></a>00533 <span class="comment">                                                         _ 0 when RST_CTL()[HOST_MODE] = 0.</span>
<a name="l00534"></a>00534 <span class="comment">                                                         _ 1 when RST_CTL()[HOST_MODE] = 1.</span>
<a name="l00535"></a>00535 <span class="comment">                                                         When set, CNXXXX drives the corresponding PERST*_L pin. Otherwise, CNXXXX does not drive</span>
<a name="l00536"></a>00536 <span class="comment">                                                         the corresponding PERST*_L pin. */</span>
<a name="l00537"></a>00537     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2880272fe9b4ee2156eaf33ce6bcd42b">rst_rcv</a>                      : 1;  <span class="comment">/**&lt; Controls whether PERST*_L is received. A warm/soft reset will not change this field. On</span>
<a name="l00538"></a>00538 <span class="comment">                                                         cold reset, this field is initialized as follows:</span>
<a name="l00539"></a>00539 <span class="comment">                                                         _ 0 when RST_CTL()[HOST_MODE] = 1.</span>
<a name="l00540"></a>00540 <span class="comment">                                                         _ 1 when RST_CTL()[HOST_MODE] = 0.</span>
<a name="l00541"></a>00541 <span class="comment">                                                         When RST_RCV is equal to 1, the PERST*_L value is received and may be used to reset the</span>
<a name="l00542"></a>00542 <span class="comment">                                                         controller and (optionally, based on RST_CHIP) warm reset the chip.</span>
<a name="l00543"></a>00543 <span class="comment">                                                         When RST_RCV is equal to 1 (and RST_CHIP = 0), RST_INT[PERST*] gets set when the PERST*_L</span>
<a name="l00544"></a>00544 <span class="comment">                                                         pin asserts. (This interrupt can alert software whenever the external reset pin initiates</span>
<a name="l00545"></a>00545 <span class="comment">                                                         a controller reset sequence.)</span>
<a name="l00546"></a>00546 <span class="comment">                                                         RST_VAL gives the PERST*_L pin value when RST_RCV = 1.</span>
<a name="l00547"></a>00547 <span class="comment">                                                         When RST_RCV = 0, the PERST*_L pin value is ignored. */</span>
<a name="l00548"></a>00548     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ae4d53261f8fa0a8c11d8bc865a6e397e">rst_chip</a>                     : 1;  <span class="comment">/**&lt; Controls whether PERST*_L causes a chip warm reset like CHIP_RESET_L. A warm/soft reset</span>
<a name="l00549"></a>00549 <span class="comment">                                                         will not change this field. On cold reset, this field is initialized to 0.</span>
<a name="l00550"></a>00550 <span class="comment">                                                         When [RST_RCV] = 0, [RST_CHIP] is ignored.</span>
<a name="l00551"></a>00551 <span class="comment">                                                         When [RST_RCV] = 1, [RST_CHIP] = 1, and PERST*_L asserts, a chip warm reset is generated. */</span>
<a name="l00552"></a>00552     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad67834a647a21304e136fb25452ade68">rst_val</a>                      : 1;  <span class="comment">/**&lt; Read-only access to PERST*_L. Unpredictable when RST_RCV = 0.</span>
<a name="l00553"></a>00553 <span class="comment">                                                         Reads as 1 when RST_RCV is equal to 1 and the</span>
<a name="l00554"></a>00554 <span class="comment">                                                         PERST*_L pin is asserted.</span>
<a name="l00555"></a>00555 <span class="comment">                                                         Reads as 0 when RST_RCV = 1 and the PERST*_L pin is not asserted. */</span>
<a name="l00556"></a>00556 <span class="preprocessor">#else</span>
<a name="l00557"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad67834a647a21304e136fb25452ade68">00557</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad67834a647a21304e136fb25452ade68">rst_val</a>                      : 1;
<a name="l00558"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ae4d53261f8fa0a8c11d8bc865a6e397e">00558</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ae4d53261f8fa0a8c11d8bc865a6e397e">rst_chip</a>                     : 1;
<a name="l00559"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2880272fe9b4ee2156eaf33ce6bcd42b">00559</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2880272fe9b4ee2156eaf33ce6bcd42b">rst_rcv</a>                      : 1;
<a name="l00560"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#abb025c0e7e2aaf7084fc6bf12b000622">00560</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#abb025c0e7e2aaf7084fc6bf12b000622">rst_drv</a>                      : 1;
<a name="l00561"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a3d618bbc6632da0226e0a280cdaa4bf7">00561</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a3d618bbc6632da0226e0a280cdaa4bf7">reserved_4_5</a>                 : 2;
<a name="l00562"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#afc02624271e314438287d0ef5ed132c7">00562</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#afc02624271e314438287d0ef5ed132c7">host_mode</a>                    : 1;
<a name="l00563"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2b2616eb00a885ada93891ae7c5996bd">00563</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a2b2616eb00a885ada93891ae7c5996bd">rst_link</a>                     : 1;
<a name="l00564"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a1dd2325ce7cd931ea6b6a31d80453617">00564</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#a1dd2325ce7cd931ea6b6a31d80453617">rst_done</a>                     : 1;
<a name="l00565"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ac947459259ba86f7399447abb8696e43">00565</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ac947459259ba86f7399447abb8696e43">prst_link</a>                    : 1;
<a name="l00566"></a><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad18bda606fbaa09d7227166b629954f1">00566</a>     uint64_t <a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html#ad18bda606fbaa09d7227166b629954f1">reserved_10_63</a>               : 54;
<a name="l00567"></a>00567 <span class="preprocessor">#endif</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__ctlx.html#aa859eb8eb5689503e9789a401ae0f015">s</a>;
<a name="l00569"></a><a class="code" href="unioncvmx__rst__ctlx.html#acc8085c2fe438cdfc5252f4f2c07bb37">00569</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#acc8085c2fe438cdfc5252f4f2c07bb37">cn70xx</a>;
<a name="l00570"></a><a class="code" href="unioncvmx__rst__ctlx.html#a6db6250f9e647507c8455a4c0db5ef42">00570</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#a6db6250f9e647507c8455a4c0db5ef42">cn70xxp1</a>;
<a name="l00571"></a><a class="code" href="unioncvmx__rst__ctlx.html#a101cfd0c33f1fc71dae626060850380b">00571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#a101cfd0c33f1fc71dae626060850380b">cn73xx</a>;
<a name="l00572"></a><a class="code" href="unioncvmx__rst__ctlx.html#af7a15951aad95b6b72d677e6813d6516">00572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#af7a15951aad95b6b72d677e6813d6516">cn78xx</a>;
<a name="l00573"></a><a class="code" href="unioncvmx__rst__ctlx.html#ae7c92e47cf8ff9da2149c39f3f0ca952">00573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#ae7c92e47cf8ff9da2149c39f3f0ca952">cn78xxp1</a>;
<a name="l00574"></a><a class="code" href="unioncvmx__rst__ctlx.html#a29dfc87a77f202bb0bcd3cbf2ebf25bc">00574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ctlx_1_1cvmx__rst__ctlx__s.html">cvmx_rst_ctlx_s</a>                <a class="code" href="unioncvmx__rst__ctlx.html#a29dfc87a77f202bb0bcd3cbf2ebf25bc">cnf75xx</a>;
<a name="l00575"></a>00575 };
<a name="l00576"></a><a class="code" href="cvmx-rst-defs_8h.html#a4ede21780cc34a42db481153db2d92ae">00576</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ctlx.html" title="cvmx_rst_ctl#">cvmx_rst_ctlx</a> <a class="code" href="unioncvmx__rst__ctlx.html" title="cvmx_rst_ctl#">cvmx_rst_ctlx_t</a>;
<a name="l00577"></a>00577 <span class="comment"></span>
<a name="l00578"></a>00578 <span class="comment">/**</span>
<a name="l00579"></a>00579 <span class="comment"> * cvmx_rst_debug</span>
<a name="l00580"></a>00580 <span class="comment"> */</span>
<a name="l00581"></a><a class="code" href="unioncvmx__rst__debug.html">00581</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__debug.html" title="cvmx_rst_debug">cvmx_rst_debug</a> {
<a name="l00582"></a><a class="code" href="unioncvmx__rst__debug.html#a2213b2c15837f5711868977220238563">00582</a>     uint64_t <a class="code" href="unioncvmx__rst__debug.html#a2213b2c15837f5711868977220238563">u64</a>;
<a name="l00583"></a><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html">00583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html">cvmx_rst_debug_s</a> {
<a name="l00584"></a>00584 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00585"></a>00585 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#a15259ccd5e44458f635fc4e3afb8d9e6">reserved_1_63</a>                : 63;
<a name="l00586"></a>00586     uint64_t <a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#ab3de13983d8f3a93b47553abde3bfafa">clk_on</a>                       : 1;  <span class="comment">/**&lt; Force conditional clock used for interrupt logic to always be on. For diagnostic use only. */</span>
<a name="l00587"></a>00587 <span class="preprocessor">#else</span>
<a name="l00588"></a><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#ab3de13983d8f3a93b47553abde3bfafa">00588</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#ab3de13983d8f3a93b47553abde3bfafa">clk_on</a>                       : 1;
<a name="l00589"></a><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#a15259ccd5e44458f635fc4e3afb8d9e6">00589</a>     uint64_t <a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html#a15259ccd5e44458f635fc4e3afb8d9e6">reserved_1_63</a>                : 63;
<a name="l00590"></a>00590 <span class="preprocessor">#endif</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__debug.html#a813a62f0d89dc086133bd730e46bf7cc">s</a>;
<a name="l00592"></a><a class="code" href="unioncvmx__rst__debug.html#a19915b263fc0f743d31c65ca097ee8eb">00592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html">cvmx_rst_debug_s</a>               <a class="code" href="unioncvmx__rst__debug.html#a19915b263fc0f743d31c65ca097ee8eb">cn78xx</a>;
<a name="l00593"></a><a class="code" href="unioncvmx__rst__debug.html#ac6c2ba2b11e48a8d53a9b880ebadf6d6">00593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__debug_1_1cvmx__rst__debug__s.html">cvmx_rst_debug_s</a>               <a class="code" href="unioncvmx__rst__debug.html#ac6c2ba2b11e48a8d53a9b880ebadf6d6">cnf75xx</a>;
<a name="l00594"></a>00594 };
<a name="l00595"></a><a class="code" href="cvmx-rst-defs_8h.html#aec323d8af7ac3f69f7e0bc7a89ed6780">00595</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__debug.html" title="cvmx_rst_debug">cvmx_rst_debug</a> <a class="code" href="unioncvmx__rst__debug.html" title="cvmx_rst_debug">cvmx_rst_debug_t</a>;
<a name="l00596"></a>00596 <span class="comment"></span>
<a name="l00597"></a>00597 <span class="comment">/**</span>
<a name="l00598"></a>00598 <span class="comment"> * cvmx_rst_delay</span>
<a name="l00599"></a>00599 <span class="comment"> */</span>
<a name="l00600"></a><a class="code" href="unioncvmx__rst__delay.html">00600</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__delay.html" title="cvmx_rst_delay">cvmx_rst_delay</a> {
<a name="l00601"></a><a class="code" href="unioncvmx__rst__delay.html#a106970cb6fb5aa37e8dae6ab2d14afd2">00601</a>     uint64_t <a class="code" href="unioncvmx__rst__delay.html#a106970cb6fb5aa37e8dae6ab2d14afd2">u64</a>;
<a name="l00602"></a><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">00602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a> {
<a name="l00603"></a>00603 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a8d35fac6755a0c0b85fa845e47818c09">reserved_32_63</a>               : 32;
<a name="l00605"></a>00605     uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a2c52c1ef5034f78d7dd753ac2f01cbcb">warm_rst_dly</a>                 : 16; <span class="comment">/**&lt; Warm reset delay. A warm reset immediately causes an early warm-reset notification, but</span>
<a name="l00606"></a>00606 <span class="comment">                                                         the assertion of warm reset is delayed this many coprocessor-clock cycles. A warm/soft</span>
<a name="l00607"></a>00607 <span class="comment">                                                         reset will not change this field.</span>
<a name="l00608"></a>00608 <span class="comment">                                                         This must be at least 500 DCLK cycles. */</span>
<a name="l00609"></a>00609     uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a3aa28fef426d379d3e02ac3c76bb947c">soft_rst_dly</a>                 : 16; <span class="comment">/**&lt; Soft reset delay. A soft reset immediately causes an early soft-reset notification, but</span>
<a name="l00610"></a>00610 <span class="comment">                                                         the assertion of soft reset is delayed this many coprocessor-clock cycles. A warm/soft</span>
<a name="l00611"></a>00611 <span class="comment">                                                         reset will not change this field.</span>
<a name="l00612"></a>00612 <span class="comment">                                                         This must be at least 500 DCLK cycles. */</span>
<a name="l00613"></a>00613 <span class="preprocessor">#else</span>
<a name="l00614"></a><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a3aa28fef426d379d3e02ac3c76bb947c">00614</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a3aa28fef426d379d3e02ac3c76bb947c">soft_rst_dly</a>                 : 16;
<a name="l00615"></a><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a2c52c1ef5034f78d7dd753ac2f01cbcb">00615</a>     uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a2c52c1ef5034f78d7dd753ac2f01cbcb">warm_rst_dly</a>                 : 16;
<a name="l00616"></a><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a8d35fac6755a0c0b85fa845e47818c09">00616</a>     uint64_t <a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html#a8d35fac6755a0c0b85fa845e47818c09">reserved_32_63</a>               : 32;
<a name="l00617"></a>00617 <span class="preprocessor">#endif</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__delay.html#abf41bda4a44781faf3a823e4d3e653b1">s</a>;
<a name="l00619"></a><a class="code" href="unioncvmx__rst__delay.html#ab7907daa71dab37f6bc77456fbc544a5">00619</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#ab7907daa71dab37f6bc77456fbc544a5">cn70xx</a>;
<a name="l00620"></a><a class="code" href="unioncvmx__rst__delay.html#a9cf8de72e83510d9a68d228ffc997dc1">00620</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#a9cf8de72e83510d9a68d228ffc997dc1">cn70xxp1</a>;
<a name="l00621"></a><a class="code" href="unioncvmx__rst__delay.html#aee88b89261add07c0f2eb259558301eb">00621</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#aee88b89261add07c0f2eb259558301eb">cn73xx</a>;
<a name="l00622"></a><a class="code" href="unioncvmx__rst__delay.html#a0409ca95f8b494745997a3281507ee04">00622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#a0409ca95f8b494745997a3281507ee04">cn78xx</a>;
<a name="l00623"></a><a class="code" href="unioncvmx__rst__delay.html#ad2d96110624a0e7ebfdb29b414d239b6">00623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#ad2d96110624a0e7ebfdb29b414d239b6">cn78xxp1</a>;
<a name="l00624"></a><a class="code" href="unioncvmx__rst__delay.html#abfa90d700ea9d9805745bf01ac0094ea">00624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__delay_1_1cvmx__rst__delay__s.html">cvmx_rst_delay_s</a>               <a class="code" href="unioncvmx__rst__delay.html#abfa90d700ea9d9805745bf01ac0094ea">cnf75xx</a>;
<a name="l00625"></a>00625 };
<a name="l00626"></a><a class="code" href="cvmx-rst-defs_8h.html#ab114bda3657d8bad4d7870904da58e3f">00626</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__delay.html" title="cvmx_rst_delay">cvmx_rst_delay</a> <a class="code" href="unioncvmx__rst__delay.html" title="cvmx_rst_delay">cvmx_rst_delay_t</a>;
<a name="l00627"></a>00627 <span class="comment"></span>
<a name="l00628"></a>00628 <span class="comment">/**</span>
<a name="l00629"></a>00629 <span class="comment"> * cvmx_rst_eco</span>
<a name="l00630"></a>00630 <span class="comment"> */</span>
<a name="l00631"></a><a class="code" href="unioncvmx__rst__eco.html">00631</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__eco.html" title="cvmx_rst_eco">cvmx_rst_eco</a> {
<a name="l00632"></a><a class="code" href="unioncvmx__rst__eco.html#a1845c8f19163bdd83ae4d23e608cba4b">00632</a>     uint64_t <a class="code" href="unioncvmx__rst__eco.html#a1845c8f19163bdd83ae4d23e608cba4b">u64</a>;
<a name="l00633"></a><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html">00633</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html">cvmx_rst_eco_s</a> {
<a name="l00634"></a>00634 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00635"></a>00635 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#af0273c3710a686a5709621b139bf1973">reserved_32_63</a>               : 32;
<a name="l00636"></a>00636     uint64_t <a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#a6aa1839771007afd20398b66254a60d9">eco_rw</a>                       : 32; <span class="comment">/**&lt; ECO flops. */</span>
<a name="l00637"></a>00637 <span class="preprocessor">#else</span>
<a name="l00638"></a><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#a6aa1839771007afd20398b66254a60d9">00638</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#a6aa1839771007afd20398b66254a60d9">eco_rw</a>                       : 32;
<a name="l00639"></a><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#af0273c3710a686a5709621b139bf1973">00639</a>     uint64_t <a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html#af0273c3710a686a5709621b139bf1973">reserved_32_63</a>               : 32;
<a name="l00640"></a>00640 <span class="preprocessor">#endif</span>
<a name="l00641"></a>00641 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__eco.html#a4e9f7127c1cfab87ce088b377d029d7d">s</a>;
<a name="l00642"></a><a class="code" href="unioncvmx__rst__eco.html#a421806fc09027646d6d925c931376064">00642</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html">cvmx_rst_eco_s</a>                 <a class="code" href="unioncvmx__rst__eco.html#a421806fc09027646d6d925c931376064">cn73xx</a>;
<a name="l00643"></a><a class="code" href="unioncvmx__rst__eco.html#ae58860605b06ad93d49fda7e4e0ce8ad">00643</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html">cvmx_rst_eco_s</a>                 <a class="code" href="unioncvmx__rst__eco.html#ae58860605b06ad93d49fda7e4e0ce8ad">cn78xx</a>;
<a name="l00644"></a><a class="code" href="unioncvmx__rst__eco.html#a983e686d57eb2958ef10f11ddac9c4b4">00644</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__eco_1_1cvmx__rst__eco__s.html">cvmx_rst_eco_s</a>                 <a class="code" href="unioncvmx__rst__eco.html#a983e686d57eb2958ef10f11ddac9c4b4">cnf75xx</a>;
<a name="l00645"></a>00645 };
<a name="l00646"></a><a class="code" href="cvmx-rst-defs_8h.html#a5e8a0e62be7bbfadc3fd7fd5f7a8ac34">00646</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__eco.html" title="cvmx_rst_eco">cvmx_rst_eco</a> <a class="code" href="unioncvmx__rst__eco.html" title="cvmx_rst_eco">cvmx_rst_eco_t</a>;
<a name="l00647"></a>00647 <span class="comment"></span>
<a name="l00648"></a>00648 <span class="comment">/**</span>
<a name="l00649"></a>00649 <span class="comment"> * cvmx_rst_int</span>
<a name="l00650"></a>00650 <span class="comment"> */</span>
<a name="l00651"></a><a class="code" href="unioncvmx__rst__int.html">00651</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__int.html" title="cvmx_rst_int">cvmx_rst_int</a> {
<a name="l00652"></a><a class="code" href="unioncvmx__rst__int.html#a2c8893c1cad6fb3f53369c5fdb4cea1a">00652</a>     uint64_t <a class="code" href="unioncvmx__rst__int.html#a2c8893c1cad6fb3f53369c5fdb4cea1a">u64</a>;
<a name="l00653"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">00653</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">cvmx_rst_int_s</a> {
<a name="l00654"></a>00654 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#af74c915eff625114fca8abd2b316eac6">reserved_12_63</a>               : 52;
<a name="l00656"></a>00656     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#a8e50c466945b52c7d47b5174839b3523">perst</a>                        : 4;  <span class="comment">/**&lt; PERST*_L asserted while RST_CTL()[RST_RCV] = 1 and RST_CTL()[RST_CHIP] = 0. One bit</span>
<a name="l00657"></a>00657 <span class="comment">                                                         corresponds to each controller. */</span>
<a name="l00658"></a>00658     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#afcbcea94c20a0f0747655923557f63a8">reserved_4_7</a>                 : 4;
<a name="l00659"></a>00659     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#ae10244e81cfc423f4960ee63cea64d49">rst_link</a>                     : 4;  <span class="comment">/**&lt; A controller link-down/hot-reset occurred while RST_CTL()[RST_LINK] = 0. Software must</span>
<a name="l00660"></a>00660 <span class="comment">                                                         assert then deassert RST_SOFT_PRST()[SOFT_PRST]. One bit corresponds to each controller. */</span>
<a name="l00661"></a>00661 <span class="preprocessor">#else</span>
<a name="l00662"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#ae10244e81cfc423f4960ee63cea64d49">00662</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#ae10244e81cfc423f4960ee63cea64d49">rst_link</a>                     : 4;
<a name="l00663"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#afcbcea94c20a0f0747655923557f63a8">00663</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#afcbcea94c20a0f0747655923557f63a8">reserved_4_7</a>                 : 4;
<a name="l00664"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#a8e50c466945b52c7d47b5174839b3523">00664</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#a8e50c466945b52c7d47b5174839b3523">perst</a>                        : 4;
<a name="l00665"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#af74c915eff625114fca8abd2b316eac6">00665</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html#af74c915eff625114fca8abd2b316eac6">reserved_12_63</a>               : 52;
<a name="l00666"></a>00666 <span class="preprocessor">#endif</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__int.html#af3389ae269f686bbd7bcc470c1e3bd92">s</a>;
<a name="l00668"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html">00668</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html">cvmx_rst_int_cn70xx</a> {
<a name="l00669"></a>00669 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00670"></a>00670 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a529abf4ba9433cff596f89c2980b4e28">reserved_11_63</a>               : 53;
<a name="l00671"></a>00671     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#add3019dfd7e73daf2f07df7e707959b8">perst</a>                        : 3;  <span class="comment">/**&lt; PERST*_L asserted while RST_CTL()[RST_RCV] = 1 and RST_CTL()[RST_CHIP] = 0. One bit</span>
<a name="l00672"></a>00672 <span class="comment">                                                         corresponds to each controller. */</span>
<a name="l00673"></a>00673     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#ae4379e58202002954a3184e6f64b2c68">reserved_3_7</a>                 : 5;
<a name="l00674"></a>00674     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a3de1287dd3f6c503edb650a64dc35ef6">rst_link</a>                     : 3;  <span class="comment">/**&lt; A controller link-down/hot-reset occurred while RST_CTL()[RST_LINK] = 0. Software must</span>
<a name="l00675"></a>00675 <span class="comment">                                                         assert then deassert RST_SOFT_PRST()[SOFT_PRST]. One bit corresponds to each controller. */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a3de1287dd3f6c503edb650a64dc35ef6">00677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a3de1287dd3f6c503edb650a64dc35ef6">rst_link</a>                     : 3;
<a name="l00678"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#ae4379e58202002954a3184e6f64b2c68">00678</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#ae4379e58202002954a3184e6f64b2c68">reserved_3_7</a>                 : 5;
<a name="l00679"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#add3019dfd7e73daf2f07df7e707959b8">00679</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#add3019dfd7e73daf2f07df7e707959b8">perst</a>                        : 3;
<a name="l00680"></a><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a529abf4ba9433cff596f89c2980b4e28">00680</a>     uint64_t <a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html#a529abf4ba9433cff596f89c2980b4e28">reserved_11_63</a>               : 53;
<a name="l00681"></a>00681 <span class="preprocessor">#endif</span>
<a name="l00682"></a>00682 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__int.html#ab0d214dcb230fcd4f50171a2337a4ce5">cn70xx</a>;
<a name="l00683"></a><a class="code" href="unioncvmx__rst__int.html#ab39fa0a8c9f6cdd99f8eeebdc2173e41">00683</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__cn70xx.html">cvmx_rst_int_cn70xx</a>            <a class="code" href="unioncvmx__rst__int.html#ab39fa0a8c9f6cdd99f8eeebdc2173e41">cn70xxp1</a>;
<a name="l00684"></a><a class="code" href="unioncvmx__rst__int.html#a5b21e91591ebd6818319f1cafb7354d1">00684</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">cvmx_rst_int_s</a>                 <a class="code" href="unioncvmx__rst__int.html#a5b21e91591ebd6818319f1cafb7354d1">cn73xx</a>;
<a name="l00685"></a><a class="code" href="unioncvmx__rst__int.html#ad4d324ddf3f2b5efe57b5f9f354189e4">00685</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">cvmx_rst_int_s</a>                 <a class="code" href="unioncvmx__rst__int.html#ad4d324ddf3f2b5efe57b5f9f354189e4">cn78xx</a>;
<a name="l00686"></a><a class="code" href="unioncvmx__rst__int.html#acb87a3e1e49263448393531e885cf18a">00686</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">cvmx_rst_int_s</a>                 <a class="code" href="unioncvmx__rst__int.html#acb87a3e1e49263448393531e885cf18a">cn78xxp1</a>;
<a name="l00687"></a><a class="code" href="unioncvmx__rst__int.html#abb8c90512c41fbd769049f179957959a">00687</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int_1_1cvmx__rst__int__s.html">cvmx_rst_int_s</a>                 <a class="code" href="unioncvmx__rst__int.html#abb8c90512c41fbd769049f179957959a">cnf75xx</a>;
<a name="l00688"></a>00688 };
<a name="l00689"></a><a class="code" href="cvmx-rst-defs_8h.html#ad48a8ed38bf5183c77a833f83c1331a2">00689</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__int.html" title="cvmx_rst_int">cvmx_rst_int</a> <a class="code" href="unioncvmx__rst__int.html" title="cvmx_rst_int">cvmx_rst_int_t</a>;
<a name="l00690"></a>00690 <span class="comment"></span>
<a name="l00691"></a>00691 <span class="comment">/**</span>
<a name="l00692"></a>00692 <span class="comment"> * cvmx_rst_int_w1s</span>
<a name="l00693"></a>00693 <span class="comment"> */</span>
<a name="l00694"></a><a class="code" href="unioncvmx__rst__int__w1s.html">00694</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__int__w1s.html" title="cvmx_rst_int_w1s">cvmx_rst_int_w1s</a> {
<a name="l00695"></a><a class="code" href="unioncvmx__rst__int__w1s.html#ad8e907090dbe6f9f22577099d1949404">00695</a>     uint64_t <a class="code" href="unioncvmx__rst__int__w1s.html#ad8e907090dbe6f9f22577099d1949404">u64</a>;
<a name="l00696"></a><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html">00696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html">cvmx_rst_int_w1s_s</a> {
<a name="l00697"></a>00697 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00698"></a>00698 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#af3061e53d443b91dd2312c5cfbd5ff2e">reserved_12_63</a>               : 52;
<a name="l00699"></a>00699     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ac2b9171c7107cca7bce1f29720432b7b">perst</a>                        : 4;  <span class="comment">/**&lt; PERST*_L asserted while RST_CTL()[RST_RCV] = 1 and RST_CTL()[RST_CHIP] = 0. One bit</span>
<a name="l00700"></a>00700 <span class="comment">                                                         corresponds to each controller. */</span>
<a name="l00701"></a>00701     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#a565d63e82675bd9a56745dab3f35733b">reserved_4_7</a>                 : 4;
<a name="l00702"></a>00702     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ab7bcfa5b1a0c300fcf57cdc5d65614ec">rst_link</a>                     : 4;  <span class="comment">/**&lt; A controller link-down/hot-reset occurred while RST_CTL()[RST_LINK] = 0. Software must</span>
<a name="l00703"></a>00703 <span class="comment">                                                         assert then deassert RST_SOFT_PRST()[SOFT_PRST]. One bit corresponds to each controller. */</span>
<a name="l00704"></a>00704 <span class="preprocessor">#else</span>
<a name="l00705"></a><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ab7bcfa5b1a0c300fcf57cdc5d65614ec">00705</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ab7bcfa5b1a0c300fcf57cdc5d65614ec">rst_link</a>                     : 4;
<a name="l00706"></a><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#a565d63e82675bd9a56745dab3f35733b">00706</a>     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#a565d63e82675bd9a56745dab3f35733b">reserved_4_7</a>                 : 4;
<a name="l00707"></a><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ac2b9171c7107cca7bce1f29720432b7b">00707</a>     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#ac2b9171c7107cca7bce1f29720432b7b">perst</a>                        : 4;
<a name="l00708"></a><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#af3061e53d443b91dd2312c5cfbd5ff2e">00708</a>     uint64_t <a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html#af3061e53d443b91dd2312c5cfbd5ff2e">reserved_12_63</a>               : 52;
<a name="l00709"></a>00709 <span class="preprocessor">#endif</span>
<a name="l00710"></a>00710 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__int__w1s.html#ab3c6863cbb21dfa1071bb5084bc9d1d8">s</a>;
<a name="l00711"></a><a class="code" href="unioncvmx__rst__int__w1s.html#adf488ceee59b8cb11302336dee67bb57">00711</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html">cvmx_rst_int_w1s_s</a>             <a class="code" href="unioncvmx__rst__int__w1s.html#adf488ceee59b8cb11302336dee67bb57">cn73xx</a>;
<a name="l00712"></a><a class="code" href="unioncvmx__rst__int__w1s.html#a2fe7f95c4468b482a252ec231d14a0f5">00712</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html">cvmx_rst_int_w1s_s</a>             <a class="code" href="unioncvmx__rst__int__w1s.html#a2fe7f95c4468b482a252ec231d14a0f5">cn78xx</a>;
<a name="l00713"></a><a class="code" href="unioncvmx__rst__int__w1s.html#af38174454d57d997d593e148576990a4">00713</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__int__w1s_1_1cvmx__rst__int__w1s__s.html">cvmx_rst_int_w1s_s</a>             <a class="code" href="unioncvmx__rst__int__w1s.html#af38174454d57d997d593e148576990a4">cnf75xx</a>;
<a name="l00714"></a>00714 };
<a name="l00715"></a><a class="code" href="cvmx-rst-defs_8h.html#a27faa961a549cbc7c5f3bfa9f09eac04">00715</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__int__w1s.html" title="cvmx_rst_int_w1s">cvmx_rst_int_w1s</a> <a class="code" href="unioncvmx__rst__int__w1s.html" title="cvmx_rst_int_w1s">cvmx_rst_int_w1s_t</a>;
<a name="l00716"></a>00716 <span class="comment"></span>
<a name="l00717"></a>00717 <span class="comment">/**</span>
<a name="l00718"></a>00718 <span class="comment"> * cvmx_rst_ocx</span>
<a name="l00719"></a>00719 <span class="comment"> */</span>
<a name="l00720"></a><a class="code" href="unioncvmx__rst__ocx.html">00720</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ocx.html" title="cvmx_rst_ocx">cvmx_rst_ocx</a> {
<a name="l00721"></a><a class="code" href="unioncvmx__rst__ocx.html#ad4330a42b5370223e20d5f21f85d37cf">00721</a>     uint64_t <a class="code" href="unioncvmx__rst__ocx.html#ad4330a42b5370223e20d5f21f85d37cf">u64</a>;
<a name="l00722"></a><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html">00722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html">cvmx_rst_ocx_s</a> {
<a name="l00723"></a>00723 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00724"></a>00724 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a1f8502889a838d27d42bec5c46aa8455">reserved_3_63</a>                : 61;
<a name="l00725"></a>00725     uint64_t <a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a0eb3622d50149752611fc098f1d5cb05">rst_link</a>                     : 3;  <span class="comment">/**&lt; Controls whether corresponding OCX link going down causes a chip reset. A warm/soft reset</span>
<a name="l00726"></a>00726 <span class="comment">                                                         does not change this field. On cold reset, this field is initialized to 0. See</span>
<a name="l00727"></a>00727 <span class="comment">                                                         OCX_COM_LINK()_CTL for a description of what events can contribute to the link_down</span>
<a name="l00728"></a>00728 <span class="comment">                                                         condition. */</span>
<a name="l00729"></a>00729 <span class="preprocessor">#else</span>
<a name="l00730"></a><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a0eb3622d50149752611fc098f1d5cb05">00730</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a0eb3622d50149752611fc098f1d5cb05">rst_link</a>                     : 3;
<a name="l00731"></a><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a1f8502889a838d27d42bec5c46aa8455">00731</a>     uint64_t <a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html#a1f8502889a838d27d42bec5c46aa8455">reserved_3_63</a>                : 61;
<a name="l00732"></a>00732 <span class="preprocessor">#endif</span>
<a name="l00733"></a>00733 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__ocx.html#ab9a8264e46bf555729f2f396381e624c">s</a>;
<a name="l00734"></a><a class="code" href="unioncvmx__rst__ocx.html#a1369603cd66c2fbf11403e6ea6f605db">00734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html">cvmx_rst_ocx_s</a>                 <a class="code" href="unioncvmx__rst__ocx.html#a1369603cd66c2fbf11403e6ea6f605db">cn78xx</a>;
<a name="l00735"></a><a class="code" href="unioncvmx__rst__ocx.html#a8fea31ba90560502424e82cb8870bad9">00735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ocx_1_1cvmx__rst__ocx__s.html">cvmx_rst_ocx_s</a>                 <a class="code" href="unioncvmx__rst__ocx.html#a8fea31ba90560502424e82cb8870bad9">cn78xxp1</a>;
<a name="l00736"></a>00736 };
<a name="l00737"></a><a class="code" href="cvmx-rst-defs_8h.html#ab2269e8285ced711a946abc8a76fd962">00737</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ocx.html" title="cvmx_rst_ocx">cvmx_rst_ocx</a> <a class="code" href="unioncvmx__rst__ocx.html" title="cvmx_rst_ocx">cvmx_rst_ocx_t</a>;
<a name="l00738"></a>00738 <span class="comment"></span>
<a name="l00739"></a>00739 <span class="comment">/**</span>
<a name="l00740"></a>00740 <span class="comment"> * cvmx_rst_out_ctl</span>
<a name="l00741"></a>00741 <span class="comment"> */</span>
<a name="l00742"></a><a class="code" href="unioncvmx__rst__out__ctl.html">00742</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__out__ctl.html" title="cvmx_rst_out_ctl">cvmx_rst_out_ctl</a> {
<a name="l00743"></a><a class="code" href="unioncvmx__rst__out__ctl.html#af98bc3326eb45e89b68e83e667604d22">00743</a>     uint64_t <a class="code" href="unioncvmx__rst__out__ctl.html#af98bc3326eb45e89b68e83e667604d22">u64</a>;
<a name="l00744"></a><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html">00744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html">cvmx_rst_out_ctl_s</a> {
<a name="l00745"></a>00745 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#a36ba8be88d66a3b7158ef30bfc589565">reserved_1_63</a>                : 63;
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#af0e2b121be176cf65b7475652ea232eb">soft_rst</a>                     : 1;  <span class="comment">/**&lt; Soft reset. When set to 1 by software, this field drives the RST_OUT_N pin</span>
<a name="l00748"></a>00748 <span class="comment">                                                         active low. In this case the field must also be cleared by software to deassert</span>
<a name="l00749"></a>00749 <span class="comment">                                                         the pin. The pin is also automatically asserted and deasserted by hardware</span>
<a name="l00750"></a>00750 <span class="comment">                                                         during a cold/warm/soft reset. */</span>
<a name="l00751"></a>00751 <span class="preprocessor">#else</span>
<a name="l00752"></a><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#af0e2b121be176cf65b7475652ea232eb">00752</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#af0e2b121be176cf65b7475652ea232eb">soft_rst</a>                     : 1;
<a name="l00753"></a><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#a36ba8be88d66a3b7158ef30bfc589565">00753</a>     uint64_t <a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html#a36ba8be88d66a3b7158ef30bfc589565">reserved_1_63</a>                : 63;
<a name="l00754"></a>00754 <span class="preprocessor">#endif</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__out__ctl.html#a98ff74a3bf514414c7dd695f7dedb38b">s</a>;
<a name="l00756"></a><a class="code" href="unioncvmx__rst__out__ctl.html#a55d5b9e12bfa6dc1577bee658bd47f37">00756</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html">cvmx_rst_out_ctl_s</a>             <a class="code" href="unioncvmx__rst__out__ctl.html#a55d5b9e12bfa6dc1577bee658bd47f37">cn73xx</a>;
<a name="l00757"></a><a class="code" href="unioncvmx__rst__out__ctl.html#aef33bb15d03f5fe94a511095c38ec1c0">00757</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__out__ctl_1_1cvmx__rst__out__ctl__s.html">cvmx_rst_out_ctl_s</a>             <a class="code" href="unioncvmx__rst__out__ctl.html#aef33bb15d03f5fe94a511095c38ec1c0">cnf75xx</a>;
<a name="l00758"></a>00758 };
<a name="l00759"></a><a class="code" href="cvmx-rst-defs_8h.html#aeaaea1ff326c1d82747e6f21e8922a2b">00759</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__out__ctl.html" title="cvmx_rst_out_ctl">cvmx_rst_out_ctl</a> <a class="code" href="unioncvmx__rst__out__ctl.html" title="cvmx_rst_out_ctl">cvmx_rst_out_ctl_t</a>;
<a name="l00760"></a>00760 <span class="comment"></span>
<a name="l00761"></a>00761 <span class="comment">/**</span>
<a name="l00762"></a>00762 <span class="comment"> * cvmx_rst_power_dbg</span>
<a name="l00763"></a>00763 <span class="comment"> */</span>
<a name="l00764"></a><a class="code" href="unioncvmx__rst__power__dbg.html">00764</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__power__dbg.html" title="cvmx_rst_power_dbg">cvmx_rst_power_dbg</a> {
<a name="l00765"></a><a class="code" href="unioncvmx__rst__power__dbg.html#a05fe18f83e905f67d5e00afbacc9bf00">00765</a>     uint64_t <a class="code" href="unioncvmx__rst__power__dbg.html#a05fe18f83e905f67d5e00afbacc9bf00">u64</a>;
<a name="l00766"></a><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">00766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">cvmx_rst_power_dbg_s</a> {
<a name="l00767"></a>00767 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00768"></a>00768 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#aea14d6a584ad479abcaf7e1f565bc20c">reserved_3_63</a>                : 61;
<a name="l00769"></a>00769     uint64_t <a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#a0a8c0483ad91dc762decef78d80b1195">str</a>                          : 3;  <span class="comment">/**&lt; Reserved. */</span>
<a name="l00770"></a>00770 <span class="preprocessor">#else</span>
<a name="l00771"></a><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#a0a8c0483ad91dc762decef78d80b1195">00771</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#a0a8c0483ad91dc762decef78d80b1195">str</a>                          : 3;
<a name="l00772"></a><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#aea14d6a584ad479abcaf7e1f565bc20c">00772</a>     uint64_t <a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html#aea14d6a584ad479abcaf7e1f565bc20c">reserved_3_63</a>                : 61;
<a name="l00773"></a>00773 <span class="preprocessor">#endif</span>
<a name="l00774"></a>00774 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__power__dbg.html#a5db4542c1a7ba44b73ee850e079361df">s</a>;
<a name="l00775"></a><a class="code" href="unioncvmx__rst__power__dbg.html#ac4ef65c886fc6a6a01936000054616c3">00775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">cvmx_rst_power_dbg_s</a>           <a class="code" href="unioncvmx__rst__power__dbg.html#ac4ef65c886fc6a6a01936000054616c3">cn73xx</a>;
<a name="l00776"></a><a class="code" href="unioncvmx__rst__power__dbg.html#a491c7f76d00875348c1f05971c2bae83">00776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">cvmx_rst_power_dbg_s</a>           <a class="code" href="unioncvmx__rst__power__dbg.html#a491c7f76d00875348c1f05971c2bae83">cn78xx</a>;
<a name="l00777"></a><a class="code" href="unioncvmx__rst__power__dbg.html#a9fca228a3d0b3db375130aad68a6b085">00777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">cvmx_rst_power_dbg_s</a>           <a class="code" href="unioncvmx__rst__power__dbg.html#a9fca228a3d0b3db375130aad68a6b085">cn78xxp1</a>;
<a name="l00778"></a><a class="code" href="unioncvmx__rst__power__dbg.html#a748f8db49de03161a6c1648861639d96">00778</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__power__dbg_1_1cvmx__rst__power__dbg__s.html">cvmx_rst_power_dbg_s</a>           <a class="code" href="unioncvmx__rst__power__dbg.html#a748f8db49de03161a6c1648861639d96">cnf75xx</a>;
<a name="l00779"></a>00779 };
<a name="l00780"></a><a class="code" href="cvmx-rst-defs_8h.html#af0f377cdeb929e07a6f3840a1d81e2f7">00780</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__power__dbg.html" title="cvmx_rst_power_dbg">cvmx_rst_power_dbg</a> <a class="code" href="unioncvmx__rst__power__dbg.html" title="cvmx_rst_power_dbg">cvmx_rst_power_dbg_t</a>;
<a name="l00781"></a>00781 <span class="comment"></span>
<a name="l00782"></a>00782 <span class="comment">/**</span>
<a name="l00783"></a>00783 <span class="comment"> * cvmx_rst_pp_power</span>
<a name="l00784"></a>00784 <span class="comment"> *</span>
<a name="l00785"></a>00785 <span class="comment"> * These bits should only be changed while the corresponding PP is in reset (see CIU3_PP_RST).</span>
<a name="l00786"></a>00786 <span class="comment"> *</span>
<a name="l00787"></a>00787 <span class="comment"> */</span>
<a name="l00788"></a><a class="code" href="unioncvmx__rst__pp__power.html">00788</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__pp__power.html" title="cvmx_rst_pp_power">cvmx_rst_pp_power</a> {
<a name="l00789"></a><a class="code" href="unioncvmx__rst__pp__power.html#a8eaf89b58df1b9cbbd3a8f73b2333694">00789</a>     uint64_t <a class="code" href="unioncvmx__rst__pp__power.html#a8eaf89b58df1b9cbbd3a8f73b2333694">u64</a>;
<a name="l00790"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html">00790</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html">cvmx_rst_pp_power_s</a> {
<a name="l00791"></a>00791 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00792"></a>00792 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#a84c7b7ddef998e1aa83affa172cff5ce">reserved_48_63</a>               : 16;
<a name="l00793"></a>00793     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#af4ad04ee2650a57e7296de03c186df06">gate</a>                         : 48; <span class="comment">/**&lt; Powerdown enable. When both a bit and the corresponding CIU_PP_RST bit are set, the core</span>
<a name="l00794"></a>00794 <span class="comment">                                                         has voltage removed to save power. In typical operation these bits are setup during</span>
<a name="l00795"></a>00795 <span class="comment">                                                         initialization and PP resets are controlled through CIU_PP_RST. These bits may only be</span>
<a name="l00796"></a>00796 <span class="comment">                                                         changed when the corresponding core is in reset using CIU_PP_RST. */</span>
<a name="l00797"></a>00797 <span class="preprocessor">#else</span>
<a name="l00798"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#af4ad04ee2650a57e7296de03c186df06">00798</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#af4ad04ee2650a57e7296de03c186df06">gate</a>                         : 48;
<a name="l00799"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#a84c7b7ddef998e1aa83affa172cff5ce">00799</a>     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html#a84c7b7ddef998e1aa83affa172cff5ce">reserved_48_63</a>               : 16;
<a name="l00800"></a>00800 <span class="preprocessor">#endif</span>
<a name="l00801"></a>00801 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__pp__power.html#ae25b731e9aa0b4ca7e069a8ffca963eb">s</a>;
<a name="l00802"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html">00802</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html">cvmx_rst_pp_power_cn70xx</a> {
<a name="l00803"></a>00803 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#ae02a16365ec1d3de4e9ecf9be16f2e55">reserved_4_63</a>                : 60;
<a name="l00805"></a>00805     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#a608144f996fe0ae5ccce264a849a56c5">gate</a>                         : 4;  <span class="comment">/**&lt; When set, corresponding PP has voltage removed to save power. */</span>
<a name="l00806"></a>00806 <span class="preprocessor">#else</span>
<a name="l00807"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#a608144f996fe0ae5ccce264a849a56c5">00807</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#a608144f996fe0ae5ccce264a849a56c5">gate</a>                         : 4;
<a name="l00808"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#ae02a16365ec1d3de4e9ecf9be16f2e55">00808</a>     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html#ae02a16365ec1d3de4e9ecf9be16f2e55">reserved_4_63</a>                : 60;
<a name="l00809"></a>00809 <span class="preprocessor">#endif</span>
<a name="l00810"></a>00810 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__pp__power.html#a8a4a7ae5ea454dab3a37affad6e44d73">cn70xx</a>;
<a name="l00811"></a><a class="code" href="unioncvmx__rst__pp__power.html#a38daea76618f0c4e7d31d8226fde2096">00811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn70xx.html">cvmx_rst_pp_power_cn70xx</a>       <a class="code" href="unioncvmx__rst__pp__power.html#a38daea76618f0c4e7d31d8226fde2096">cn70xxp1</a>;
<a name="l00812"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html">00812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html">cvmx_rst_pp_power_cn73xx</a> {
<a name="l00813"></a>00813 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00814"></a>00814 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#a6f03d953d65686fb13e9208f6a1b960a">reserved_16_63</a>               : 48;
<a name="l00815"></a>00815     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#ab30bc9d8bfd46e04dd6ad2e4db3d59f8">gate</a>                         : 16; <span class="comment">/**&lt; Powerdown enable. When both a bit and the corresponding CIU_PP_RST bit are set, the core</span>
<a name="l00816"></a>00816 <span class="comment">                                                         has voltage removed to save power. In typical operation these bits are setup during</span>
<a name="l00817"></a>00817 <span class="comment">                                                         initialization and PP resets are controlled through CIU_PP_RST. These bits may only be</span>
<a name="l00818"></a>00818 <span class="comment">                                                         changed when the corresponding core is in reset using CIU_PP_RST.</span>
<a name="l00819"></a>00819 <span class="comment">                                                         The upper bits of this field remain accessible but will have no effect if the cores</span>
<a name="l00820"></a>00820 <span class="comment">                                                         are disabled. The number of bits cleared in CIU_FUSE[FUSE] indicate the number of cores. */</span>
<a name="l00821"></a>00821 <span class="preprocessor">#else</span>
<a name="l00822"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#ab30bc9d8bfd46e04dd6ad2e4db3d59f8">00822</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#ab30bc9d8bfd46e04dd6ad2e4db3d59f8">gate</a>                         : 16;
<a name="l00823"></a><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#a6f03d953d65686fb13e9208f6a1b960a">00823</a>     uint64_t <a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html#a6f03d953d65686fb13e9208f6a1b960a">reserved_16_63</a>               : 48;
<a name="l00824"></a>00824 <span class="preprocessor">#endif</span>
<a name="l00825"></a>00825 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__pp__power.html#af5705028ec7d4b93be9577b25db73543">cn73xx</a>;
<a name="l00826"></a><a class="code" href="unioncvmx__rst__pp__power.html#a91c3a67124c13ad6ea8ae5a3500af76c">00826</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html">cvmx_rst_pp_power_s</a>            <a class="code" href="unioncvmx__rst__pp__power.html#a91c3a67124c13ad6ea8ae5a3500af76c">cn78xx</a>;
<a name="l00827"></a><a class="code" href="unioncvmx__rst__pp__power.html#a2a695fd35506835beb9c1c95f3671114">00827</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__s.html">cvmx_rst_pp_power_s</a>            <a class="code" href="unioncvmx__rst__pp__power.html#a2a695fd35506835beb9c1c95f3671114">cn78xxp1</a>;
<a name="l00828"></a><a class="code" href="unioncvmx__rst__pp__power.html#a1365e58a193dca980a853163674adaef">00828</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__pp__power_1_1cvmx__rst__pp__power__cn73xx.html">cvmx_rst_pp_power_cn73xx</a>       <a class="code" href="unioncvmx__rst__pp__power.html#a1365e58a193dca980a853163674adaef">cnf75xx</a>;
<a name="l00829"></a>00829 };
<a name="l00830"></a><a class="code" href="cvmx-rst-defs_8h.html#a18de7e2125bc3952010f695f40c1845e">00830</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__pp__power.html" title="cvmx_rst_pp_power">cvmx_rst_pp_power</a> <a class="code" href="unioncvmx__rst__pp__power.html" title="cvmx_rst_pp_power">cvmx_rst_pp_power_t</a>;
<a name="l00831"></a>00831 <span class="comment"></span>
<a name="l00832"></a>00832 <span class="comment">/**</span>
<a name="l00833"></a>00833 <span class="comment"> * cvmx_rst_ref_cntr</span>
<a name="l00834"></a>00834 <span class="comment"> */</span>
<a name="l00835"></a><a class="code" href="unioncvmx__rst__ref__cntr.html">00835</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ref__cntr.html" title="cvmx_rst_ref_cntr">cvmx_rst_ref_cntr</a> {
<a name="l00836"></a><a class="code" href="unioncvmx__rst__ref__cntr.html#a3d26f52aeb063823d0c7ace389bcfd25">00836</a>     uint64_t <a class="code" href="unioncvmx__rst__ref__cntr.html#a3d26f52aeb063823d0c7ace389bcfd25">u64</a>;
<a name="l00837"></a><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html">00837</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html">cvmx_rst_ref_cntr_s</a> {
<a name="l00838"></a>00838 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00839"></a>00839 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html#a89ce45ef297924fed8ef9d0cba04b006">cnt</a>                          : 64; <span class="comment">/**&lt; Count. The counter is initialized to 0x0 during a cold reset and is otherwise continuously</span>
<a name="l00840"></a>00840 <span class="comment">                                                         running.</span>
<a name="l00841"></a>00841 <span class="comment">                                                         CNT is incremented every reference clock cycle (i.e. at 50 MHz). */</span>
<a name="l00842"></a>00842 <span class="preprocessor">#else</span>
<a name="l00843"></a><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html#a89ce45ef297924fed8ef9d0cba04b006">00843</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html#a89ce45ef297924fed8ef9d0cba04b006">cnt</a>                          : 64;
<a name="l00844"></a>00844 <span class="preprocessor">#endif</span>
<a name="l00845"></a>00845 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__ref__cntr.html#a37589dfc38e8a37b2a7baeae673ae6f4">s</a>;
<a name="l00846"></a><a class="code" href="unioncvmx__rst__ref__cntr.html#a5ff040aa097340f9fc54d62042eb99bc">00846</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html">cvmx_rst_ref_cntr_s</a>            <a class="code" href="unioncvmx__rst__ref__cntr.html#a5ff040aa097340f9fc54d62042eb99bc">cn73xx</a>;
<a name="l00847"></a><a class="code" href="unioncvmx__rst__ref__cntr.html#aebd5b80c7287307d70ec1e437bfb6c29">00847</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html">cvmx_rst_ref_cntr_s</a>            <a class="code" href="unioncvmx__rst__ref__cntr.html#aebd5b80c7287307d70ec1e437bfb6c29">cn78xx</a>;
<a name="l00848"></a><a class="code" href="unioncvmx__rst__ref__cntr.html#ab17b198fed975b314b797ac26938ea35">00848</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__ref__cntr_1_1cvmx__rst__ref__cntr__s.html">cvmx_rst_ref_cntr_s</a>            <a class="code" href="unioncvmx__rst__ref__cntr.html#ab17b198fed975b314b797ac26938ea35">cnf75xx</a>;
<a name="l00849"></a>00849 };
<a name="l00850"></a><a class="code" href="cvmx-rst-defs_8h.html#ad40bc367260d45b0b841ef57af6576c7">00850</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__ref__cntr.html" title="cvmx_rst_ref_cntr">cvmx_rst_ref_cntr</a> <a class="code" href="unioncvmx__rst__ref__cntr.html" title="cvmx_rst_ref_cntr">cvmx_rst_ref_cntr_t</a>;
<a name="l00851"></a>00851 <span class="comment"></span>
<a name="l00852"></a>00852 <span class="comment">/**</span>
<a name="l00853"></a>00853 <span class="comment"> * cvmx_rst_soft_prst#</span>
<a name="l00854"></a>00854 <span class="comment"> */</span>
<a name="l00855"></a><a class="code" href="unioncvmx__rst__soft__prstx.html">00855</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__soft__prstx.html" title="cvmx_rst_soft_prst#">cvmx_rst_soft_prstx</a> {
<a name="l00856"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#ac5e7be48309c3ca215a949064c3dd035">00856</a>     uint64_t <a class="code" href="unioncvmx__rst__soft__prstx.html#ac5e7be48309c3ca215a949064c3dd035">u64</a>;
<a name="l00857"></a><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">00857</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a> {
<a name="l00858"></a>00858 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00859"></a>00859 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#a28f0f70475fdfaed8278ad307f5fb6c7">reserved_1_63</a>                : 63;
<a name="l00860"></a>00860     uint64_t <a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#ab3c52e2755c374a1c76845fff7c339ba">soft_prst</a>                    : 1;  <span class="comment">/**&lt; Resets the PCIe logic and corresponding common logic associated with the SLI controller in</span>
<a name="l00861"></a>00861 <span class="comment">                                                         all modes, not just RC mode.</span>
<a name="l00862"></a>00862 <span class="comment">                                                         * If the RST_CTL()[HOST_MODE] = 0, SOFT_PRST resets to 0.</span>
<a name="l00863"></a>00863 <span class="comment">                                                         * If the RST_CTL()[HOST_MODE] = 1, SOFT_PRST resets to 1.</span>
<a name="l00864"></a>00864 <span class="comment">                                                         When CNXXXX is configured to drive PERST*_L (i.e.</span>
<a name="l00865"></a>00865 <span class="comment">                                                         RST_CTL()[RST_DRV] = 1), this controls the output value on PERST*_L. */</span>
<a name="l00866"></a>00866 <span class="preprocessor">#else</span>
<a name="l00867"></a><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#ab3c52e2755c374a1c76845fff7c339ba">00867</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#ab3c52e2755c374a1c76845fff7c339ba">soft_prst</a>                    : 1;
<a name="l00868"></a><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#a28f0f70475fdfaed8278ad307f5fb6c7">00868</a>     uint64_t <a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html#a28f0f70475fdfaed8278ad307f5fb6c7">reserved_1_63</a>                : 63;
<a name="l00869"></a>00869 <span class="preprocessor">#endif</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__soft__prstx.html#ae494c7c125c35d427c8cea16c6ab7425">s</a>;
<a name="l00871"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#a765d9227cd5fc0c276451c48af8b336f">00871</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#a765d9227cd5fc0c276451c48af8b336f">cn70xx</a>;
<a name="l00872"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#a86def93bbff7719686e77f71aa2d00ad">00872</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#a86def93bbff7719686e77f71aa2d00ad">cn70xxp1</a>;
<a name="l00873"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#a69581b0da644bc84f7fe57de1acef35c">00873</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#a69581b0da644bc84f7fe57de1acef35c">cn73xx</a>;
<a name="l00874"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#aa571cc513b42458b22ddec3787a3f856">00874</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#aa571cc513b42458b22ddec3787a3f856">cn78xx</a>;
<a name="l00875"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#aa3fcbb15d51c92df9558afd93441f86d">00875</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#aa3fcbb15d51c92df9558afd93441f86d">cn78xxp1</a>;
<a name="l00876"></a><a class="code" href="unioncvmx__rst__soft__prstx.html#ab4aa9ba73f4013045169d83dcde2a76f">00876</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__prstx_1_1cvmx__rst__soft__prstx__s.html">cvmx_rst_soft_prstx_s</a>          <a class="code" href="unioncvmx__rst__soft__prstx.html#ab4aa9ba73f4013045169d83dcde2a76f">cnf75xx</a>;
<a name="l00877"></a>00877 };
<a name="l00878"></a><a class="code" href="cvmx-rst-defs_8h.html#a3ae51b621f6463cfc0b1291c0bd0d49a">00878</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__soft__prstx.html" title="cvmx_rst_soft_prst#">cvmx_rst_soft_prstx</a> <a class="code" href="unioncvmx__rst__soft__prstx.html" title="cvmx_rst_soft_prst#">cvmx_rst_soft_prstx_t</a>;
<a name="l00879"></a>00879 <span class="comment"></span>
<a name="l00880"></a>00880 <span class="comment">/**</span>
<a name="l00881"></a>00881 <span class="comment"> * cvmx_rst_soft_rst</span>
<a name="l00882"></a>00882 <span class="comment"> */</span>
<a name="l00883"></a><a class="code" href="unioncvmx__rst__soft__rst.html">00883</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__soft__rst.html" title="cvmx_rst_soft_rst">cvmx_rst_soft_rst</a> {
<a name="l00884"></a><a class="code" href="unioncvmx__rst__soft__rst.html#acf74f2637d24069fddc80d4b33f462a9">00884</a>     uint64_t <a class="code" href="unioncvmx__rst__soft__rst.html#acf74f2637d24069fddc80d4b33f462a9">u64</a>;
<a name="l00885"></a><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">00885</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a> {
<a name="l00886"></a>00886 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#a5cf7b4c051340977c3b23be1f29d8403">reserved_1_63</a>                : 63;
<a name="l00888"></a>00888     uint64_t <a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#ac8b896752ff07204abc32e4c0861f6b4">soft_rst</a>                     : 1;  <span class="comment">/**&lt; When set, resets the CNXXXX core. When performing a soft reset from a remote PCIe host,</span>
<a name="l00889"></a>00889 <span class="comment">                                                         always read this register and wait for the results before setting SOFT_RST to 1. */</span>
<a name="l00890"></a>00890 <span class="preprocessor">#else</span>
<a name="l00891"></a><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#ac8b896752ff07204abc32e4c0861f6b4">00891</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#ac8b896752ff07204abc32e4c0861f6b4">soft_rst</a>                     : 1;
<a name="l00892"></a><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#a5cf7b4c051340977c3b23be1f29d8403">00892</a>     uint64_t <a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html#a5cf7b4c051340977c3b23be1f29d8403">reserved_1_63</a>                : 63;
<a name="l00893"></a>00893 <span class="preprocessor">#endif</span>
<a name="l00894"></a>00894 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__soft__rst.html#a7556d51466884b33e7bb62635348b5be">s</a>;
<a name="l00895"></a><a class="code" href="unioncvmx__rst__soft__rst.html#a3a4bdf6849e06d7b8a427b05b372cd80">00895</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#a3a4bdf6849e06d7b8a427b05b372cd80">cn70xx</a>;
<a name="l00896"></a><a class="code" href="unioncvmx__rst__soft__rst.html#aeef1487b62a55d422033aa938d49ecee">00896</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#aeef1487b62a55d422033aa938d49ecee">cn70xxp1</a>;
<a name="l00897"></a><a class="code" href="unioncvmx__rst__soft__rst.html#ae0fbda69784df00468c84861a3f53028">00897</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#ae0fbda69784df00468c84861a3f53028">cn73xx</a>;
<a name="l00898"></a><a class="code" href="unioncvmx__rst__soft__rst.html#a2e54afbfcafd9dc777720de290c2578c">00898</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#a2e54afbfcafd9dc777720de290c2578c">cn78xx</a>;
<a name="l00899"></a><a class="code" href="unioncvmx__rst__soft__rst.html#a04f8f9307d443e493bd5a6b0e66b49c2">00899</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#a04f8f9307d443e493bd5a6b0e66b49c2">cn78xxp1</a>;
<a name="l00900"></a><a class="code" href="unioncvmx__rst__soft__rst.html#acc2717a30272ca0b0e717f55fdc47e56">00900</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__soft__rst_1_1cvmx__rst__soft__rst__s.html">cvmx_rst_soft_rst_s</a>            <a class="code" href="unioncvmx__rst__soft__rst.html#acc2717a30272ca0b0e717f55fdc47e56">cnf75xx</a>;
<a name="l00901"></a>00901 };
<a name="l00902"></a><a class="code" href="cvmx-rst-defs_8h.html#ab23a961b8b51c8d42e0996d77dc73246">00902</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__soft__rst.html" title="cvmx_rst_soft_rst">cvmx_rst_soft_rst</a> <a class="code" href="unioncvmx__rst__soft__rst.html" title="cvmx_rst_soft_rst">cvmx_rst_soft_rst_t</a>;
<a name="l00903"></a>00903 <span class="comment"></span>
<a name="l00904"></a>00904 <span class="comment">/**</span>
<a name="l00905"></a>00905 <span class="comment"> * cvmx_rst_thermal_alert</span>
<a name="l00906"></a>00906 <span class="comment"> */</span>
<a name="l00907"></a><a class="code" href="unioncvmx__rst__thermal__alert.html">00907</a> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__thermal__alert.html" title="cvmx_rst_thermal_alert">cvmx_rst_thermal_alert</a> {
<a name="l00908"></a><a class="code" href="unioncvmx__rst__thermal__alert.html#a64ffb1e805e6c1e2f0ec70a879a2ab12">00908</a>     uint64_t <a class="code" href="unioncvmx__rst__thermal__alert.html#a64ffb1e805e6c1e2f0ec70a879a2ab12">u64</a>;
<a name="l00909"></a><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html">00909</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html">cvmx_rst_thermal_alert_s</a> {
<a name="l00910"></a>00910 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00911"></a>00911 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a9eca8a6cd0eaaa0d6201808d4122534b">reserved_9_63</a>                : 55;
<a name="l00912"></a>00912     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a298c1b2985136a1de7ec65f8a37514e2">trip</a>                         : 1;  <span class="comment">/**&lt; This field is set by the onboard temperature sensor. For diagnostic use</span>
<a name="l00913"></a>00913 <span class="comment">                                                         only. The bit can only be cleared by a deassertion of the PLL_DC_OK pin which</span>
<a name="l00914"></a>00914 <span class="comment">                                                         completely resets the chip. */</span>
<a name="l00915"></a>00915     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a2ab76a3379216da9f02f5780f85dee45">reserved_1_7</a>                 : 7;
<a name="l00916"></a>00916     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a0d2b547aa34d402babf1d141a90ff9e2">alert</a>                        : 1;  <span class="comment">/**&lt; Thermal alert status. When set to 1, indicates the temperature sensor is currently at the</span>
<a name="l00917"></a>00917 <span class="comment">                                                         failure threshold. */</span>
<a name="l00918"></a>00918 <span class="preprocessor">#else</span>
<a name="l00919"></a><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a0d2b547aa34d402babf1d141a90ff9e2">00919</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a0d2b547aa34d402babf1d141a90ff9e2">alert</a>                        : 1;
<a name="l00920"></a><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a2ab76a3379216da9f02f5780f85dee45">00920</a>     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a2ab76a3379216da9f02f5780f85dee45">reserved_1_7</a>                 : 7;
<a name="l00921"></a><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a298c1b2985136a1de7ec65f8a37514e2">00921</a>     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a298c1b2985136a1de7ec65f8a37514e2">trip</a>                         : 1;
<a name="l00922"></a><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a9eca8a6cd0eaaa0d6201808d4122534b">00922</a>     uint64_t <a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html#a9eca8a6cd0eaaa0d6201808d4122534b">reserved_9_63</a>                : 55;
<a name="l00923"></a>00923 <span class="preprocessor">#endif</span>
<a name="l00924"></a>00924 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__rst__thermal__alert.html#a6b5b99b327d6ffdd0002e07268748419">s</a>;
<a name="l00925"></a><a class="code" href="unioncvmx__rst__thermal__alert.html#a8926088b877cafa772b050adb79cc109">00925</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html">cvmx_rst_thermal_alert_s</a>       <a class="code" href="unioncvmx__rst__thermal__alert.html#a8926088b877cafa772b050adb79cc109">cn73xx</a>;
<a name="l00926"></a><a class="code" href="unioncvmx__rst__thermal__alert.html#a8c0ccececa05fdf72acd923c24eced2f">00926</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__rst__thermal__alert_1_1cvmx__rst__thermal__alert__s.html">cvmx_rst_thermal_alert_s</a>       <a class="code" href="unioncvmx__rst__thermal__alert.html#a8c0ccececa05fdf72acd923c24eced2f">cnf75xx</a>;
<a name="l00927"></a>00927 };
<a name="l00928"></a><a class="code" href="cvmx-rst-defs_8h.html#aa8224ca7bc5040849d67307d0c6389cf">00928</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__rst__thermal__alert.html" title="cvmx_rst_thermal_alert">cvmx_rst_thermal_alert</a> <a class="code" href="unioncvmx__rst__thermal__alert.html" title="cvmx_rst_thermal_alert">cvmx_rst_thermal_alert_t</a>;
<a name="l00929"></a>00929 
<a name="l00930"></a>00930 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
