// Seed: 251297177
module module_0;
  wire id_1;
  tri  id_2;
  assign id_2 = -1 && id_1 ? -1 : 1'd0 ? -1 : ~id_1 ? -1 : !id_1;
  logic id_3;
  ;
  assign id_1 = id_3[-1];
endmodule
module module_1 #(
    parameter id_8 = 32'd56
) (
    input supply0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5,
    output supply1 id_6,
    output tri0 id_7,
    output tri _id_8,
    output tri1 id_9,
    output tri0 id_10,
    output logic id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri0 id_14,
    output supply1 id_15
);
  initial begin : LABEL_0
    id_11 <= -1'b0 == {id_2{1}};
    id_5  <= id_2 - id_3;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic [$realtime : id_8] id_17 = id_2, id_18 = {id_4{id_13}};
endmodule
