{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741763692510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741763692510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 12 01:14:52 2025 " "Processing started: Wed Mar 12 01:14:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741763692510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1741763692510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_design_lab1_problem3 -c digital_design_lab1_problem3 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_design_lab1_problem3 -c digital_design_lab1_problem3 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1741763692510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1741763692890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1741763692890 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "digital_design_lab1_problem3.sv(15) " "Verilog HDL information at digital_design_lab1_problem3.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1741763699929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_design_lab1_problem3.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_design_lab1_problem3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_design_lab1_problem3 " "Found entity 1: digital_design_lab1_problem3" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741763699929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741763699929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_design_lab1_problem3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file digital_design_lab1_problem3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digital_design_lab1_problem3_tb " "Found entity 1: digital_design_lab1_problem3_tb" {  } { { "digital_design_lab1_problem3_tb.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741763699929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1741763699929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_design_lab1_problem3 " "Elaborating entity \"digital_design_lab1_problem3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1741763699960 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(29) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(29): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(36) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(36): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(38) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(46) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(46): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(54) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(54): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 digital_design_lab1_problem3.sv(58) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(58): truncated value with size 32 to match size of target (6)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(63) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 digital_design_lab1_problem3.sv(64) " "Verilog HDL assignment warning at digital_design_lab1_problem3.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "digital_design_lab1_problem3.sv" "" { Text "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/digital_design_lab1_problem3.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1741763699960 "|digital_design_lab1_problem3"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/output_files/digital_design_lab1_problem3.map.smsg " "Generated suppressed messages file C:/Users/caman/Documents/Github/arodriguez_isomarribas_osoto_digital_design_lab_2025/Problem3.1/output_files/digital_design_lab1_problem3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1741763700007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4754 " "Peak virtual memory: 4754 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741763700022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 12 01:15:00 2025 " "Processing ended: Wed Mar 12 01:15:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741763700022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741763700022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741763700022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1741763700022 ""}
