{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1436346515359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1436346515361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  8 10:08:35 2015 " "Processing started: Wed Jul  8 10:08:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1436346515361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1436346515361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off scpu -c scpu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off scpu -c scpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1436346515362 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1436346515569 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "scpu EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"scpu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1436346515592 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436346515642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1436346515643 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1436346515700 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1436346515700 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a14 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a8 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a5 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a11 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a13 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a4 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a7 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a10 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a12 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a6 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a9 " "Atom \"vga:vga_\|vga_adapter:VGA_ADAPTER\|altsyncram:VideoMemory\|altsyncram_ncg1:auto_generated\|altsyncram_n6r1:altsyncram1\|ram_block2a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 "|cpu_vga|vga:vga_|vga_adapter:VGA_ADAPTER|altsyncram:VideoMemory|altsyncram_ncg1:auto_generated|altsyncram_n6r1:altsyncram1|ram_block2a9"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1 1436346515707 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1436346515979 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1436346515999 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436346516502 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436346516502 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1436346516502 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1436346516502 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1237 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436346516513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1238 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436346516513 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 1239 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1436346516513 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1436346516513 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1436346516522 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 77 " "No exact pin location assignment(s) for 35 pins of 77 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[0\] " "Pin e4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 64 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[1\] " "Pin e4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 65 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[2\] " "Pin e4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 66 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[3\] " "Pin e4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 67 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[4\] " "Pin e4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 68 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[5\] " "Pin e4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 69 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[6\] " "Pin e4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 70 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "e4\[7\] " "Pin e4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { e4[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 7 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { e4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 71 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 80 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 81 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 82 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 83 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 84 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 85 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 86 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s2[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 87 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[0\] " "Pin s3\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 88 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[1\] " "Pin s3\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 89 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[2\] " "Pin s3\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 90 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[3\] " "Pin s3\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 91 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[4\] " "Pin s3\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 92 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[5\] " "Pin s3\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 93 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[6\] " "Pin s3\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 94 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[7\] " "Pin s3\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s3[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 95 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[0\] " "Pin s4\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[0] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[1\] " "Pin s4\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[1] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[2\] " "Pin s4\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[2] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 98 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[3\] " "Pin s4\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[3] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 99 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[4\] " "Pin s4\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[4] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 100 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[5\] " "Pin s4\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[5] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 101 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[6\] " "Pin s4\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[6] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 102 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s4\[7\] " "Pin s4\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { s4[7] } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 9 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { s4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 103 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_BLANK " "Pin VGA_BLANK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_BLANK } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 17 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_BLANK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_SYNC " "Pin VGA_SYNC not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_SYNC } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 18 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_SYNC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_CLK " "Pin VGA_CLK not assigned to an exact location on the device" {  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_CLK } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 19 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 130 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1436346516612 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1436346516612 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1436346516776 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "scpu.sdc " "Synopsys Design Constraints File file not found: 'scpu.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1436346516779 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1436346516780 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1436346516789 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~43  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~43  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436346516797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|microc_\|memoria_\|mem~44  from: dataa  to: combout " "Cell: cpu_\|microc_\|memoria_\|mem~44  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436346516797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|uc_\|WideOr5~0  from: dataa  to: combout " "Cell: cpu_\|uc_\|WideOr5~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436346516797 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: cpu_\|uc_\|WideOr5~0  from: datab  to: combout " "Cell: cpu_\|uc_\|WideOr5~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "" 0 -1 1436346516797 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1 1436346516797 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1436346516807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node vga:vga_\|vga_adapter:VGA_ADAPTER\|vga_pll:mypll\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516860 ""}  } { { "altpll.tdf" "" { Text "/opt/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { vga:vga_|vga_adapter:VGA_ADAPTER|vga_pll:mypll|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 169 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node VGA_CLOCK (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516860 ""}  } { { "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/12.1sp1/quartus/linux/pin_planner.ppl" { VGA_CLOCK } } } { "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/12.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "VGA_CLOCK" } } } } { "../modules/cpu_vga.v" "" { Text "/home/alumno/Escritorio/scpu/modules/cpu_vga.v" 8 0 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { VGA_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~45  " "Automatically promoted node cpu:cpu_\|microc:microc_\|memprog:memoria_\|mem~45 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]~2 " "Destination node cpu:cpu_\|microc:microc_\|registro:PC_\|q\[9\]~2" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 37 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|registro:PC_|q[9]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 406 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|uc:uc_\|rwe1~0 " "Destination node cpu:cpu_\|uc:uc_\|rwe1~0" {  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|rwe1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 465 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|uc:uc_\|rwe3~0 " "Destination node cpu:cpu_\|uc:uc_\|rwe3~0" {  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|rwe3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 466 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|mux1:mux4_\|y\[9\]~4 " "Destination node cpu:cpu_\|microc:microc_\|mux1:mux4_\|y\[9\]~4" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 54 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|mux1:mux4_|y[9]~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 508 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~152 " "Destination node cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~152" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|regfile:banco_|regb~152 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 732 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~153 " "Destination node cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~153" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|regfile:banco_|regb~153 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 733 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~154 " "Destination node cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~154" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|regfile:banco_|regb~154 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 734 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~155 " "Destination node cpu:cpu_\|microc:microc_\|regfile:banco_\|regb~155" {  } { { "../modules/componentes.v" "" { Text "/home/alumno/Escritorio/scpu/modules/componentes.v" 10 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|regfile:banco_|regb~155 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 735 8336 9085 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1436346516860 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1436346516860 ""}  } { { "../modules/memprog.v" "" { Text "/home/alumno/Escritorio/scpu/modules/memprog.v" 7 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|microc:microc_|memprog:memoria_|mem~45 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 464 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516860 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|uc:uc_\|swe  " "Automatically promoted node cpu:cpu_\|uc:uc_\|swe " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516862 ""}  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|swe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 327 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|uc:uc_\|rwe1~0  " "Automatically promoted node cpu:cpu_\|uc:uc_\|rwe1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516862 ""}  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|rwe1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 465 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:cpu_\|uc:uc_\|rwe3~0  " "Automatically promoted node cpu:cpu_\|uc:uc_\|rwe3~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1436346516862 ""}  } { { "../modules/uc.v" "" { Text "/home/alumno/Escritorio/scpu/modules/uc.v" 2 -1 0 } } { "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/12.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { cpu:cpu_|uc:uc_|rwe3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 0 { 0 ""} 0 466 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1436346516862 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1436346517025 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1436346517028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1436346517028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1436346517032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1436346517034 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1436346517035 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1436346517036 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1436346517037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1436346517091 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1436346517093 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1436346517093 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 8 27 0 " "Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 8 input, 27 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1436346517101 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1436346517101 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1436346517101 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 29 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 19 17 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 19 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1436346517105 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1436346517105 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1436346517105 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436346517157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1436346518849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436346519185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1436346519193 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1436346522296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436346522296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1436346522884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X25_Y0 X37_Y13 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13" {  } { { "loc" "" { Generic "/home/alumno/Escritorio/scpu/scpu/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y0 to location X37_Y13"} 25 0 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1436346526255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1436346526255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436346530011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1436346530014 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1436346530014 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1436346530148 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[7\] 0 " "Pin \"s3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[0\] 0 " "Pin \"s4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[1\] 0 " "Pin \"s4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[2\] 0 " "Pin \"s4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[3\] 0 " "Pin \"s4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[4\] 0 " "Pin \"s4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[5\] 0 " "Pin \"s4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[6\] 0 " "Pin \"s4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s4\[7\] 0 " "Pin \"s4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[0\] 0 " "Pin \"opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[1\] 0 " "Pin \"opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[2\] 0 " "Pin \"opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[3\] 0 " "Pin \"opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[4\] 0 " "Pin \"opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "opcode\[5\] 0 " "Pin \"opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "z 0 " "Pin \"z\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1436346530186 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1436346530186 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1436346530866 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1436346531001 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1436346531738 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1436346532198 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1436346532230 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1436346532287 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/alumno/Escritorio/scpu/scpu/output_files/scpu.fit.smsg " "Generated suppressed messages file /home/alumno/Escritorio/scpu/scpu/output_files/scpu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1436346532587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "408 " "Peak virtual memory: 408 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1436346532951 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  8 10:08:52 2015 " "Processing ended: Wed Jul  8 10:08:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1436346532951 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1436346532951 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1436346532951 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1436346532951 ""}
