Analysis & Elaboration report for anomaly_detection
Fri Dec 06 22:26:19 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Failed - Fri Dec 06 22:26:19 2024           ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; anomaly_detection                           ;
; Top-level Entity Name         ; anomaly_detection                           ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; anomaly_detection  ; anomaly_detection  ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Dec 06 22:25:40 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off anomaly_detection -c anomaly_detection --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform.vhd
    Info (12022): Found design unit 1: dma_platform-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd Line: 104
    Info (12023): Found entity 1: dma_platform File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller.vhd
    Info (12022): Found design unit 1: dma_platform_rst_controller-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: dma_platform_rst_controller File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file dma_platform/synthesis/dma_platform_rst_controller_001.vhd
    Info (12022): Found design unit 1: dma_platform_rst_controller_001-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: dma_platform_rst_controller_001 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/dma_platform_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv
    Info (12023): Found entity 1: dma_platform_irq_mapper File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_3 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_3.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_2 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_2.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_rsp_mux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_rsp_demux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_cmd_mux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_cmd_demux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_router_002_default_decode File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv Line: 45
    Info (12023): Found entity 2: dma_platform_mm_interconnect_1_router_002 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_1_router_default_decode File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: dma_platform_mm_interconnect_1_router File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_rsp_mux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_rsp_demux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_cmd_mux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_cmd_demux File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_router_004_default_decode File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: dma_platform_mm_interconnect_0_router_004 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_router_002_default_decode File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: dma_platform_mm_interconnect_0_router_002 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: dma_platform_mm_interconnect_0_router_default_decode File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: dma_platform_mm_interconnect_0_router File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll.v
    Info (12023): Found entity 1: dma_platform_System_PLL File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_system_pll_sys_pll.v
    Info (12023): Found entity 1: dma_platform_System_PLL_sys_pll File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_System_PLL_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram.v
    Info (12023): Found entity 1: dma_platform_SDRAM_input_efifo_module File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 21
    Info (12023): Found entity 2: dma_platform_SDRAM File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file dma_platform/synthesis/submodules/dma_platform_sdram_test_component.v
    Info (12023): Found entity 1: dma_platform_SDRAM_test_component_ram_module File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v Line: 21
    Info (12023): Found entity 2: dma_platform_SDRAM_test_component File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v
    Info (12023): Found entity 1: altera_up_video_dma_control_slave File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_control_slave.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v
    Info (12023): Found entity 1: altera_up_video_dma_to_memory File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_memory.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v
    Info (12023): Found entity 1: altera_up_video_dma_to_stream File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_video_dma_to_stream.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_stream_to_mem_dma.v
    Info (12023): Found entity 1: dma_platform_Change_Detection_Stream_to_Mem_DMA File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Stream_to_Mem_DMA.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v
    Info (12023): Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_change_detection_mem_to_stream_dma.v
    Info (12023): Found entity 1: dma_platform_Change_Detection_Mem_to_Stream_DMA File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_Change_Detection_Mem_to_Stream_DMA.v Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file dma_platform/synthesis/submodules/anomaly_detection.vhd
    Info (12022): Found design unit 1: anomaly_detection-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd Line: 31
    Info (12023): Found entity 1: anomaly_detection File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps.v
    Info (12023): Found entity 1: dma_platform_ARM_A9_HPS File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io.v
    Info (12023): Found entity 1: dma_platform_ARM_A9_HPS_hps_io File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_hps_io_border.sv
    Info (12023): Found entity 1: dma_platform_ARM_A9_HPS_hps_io_border File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file dma_platform/synthesis/submodules/dma_platform_arm_a9_hps_fpga_interfaces.sv
    Info (12023): Found entity 1: dma_platform_ARM_A9_HPS_fpga_interfaces File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_ARM_A9_HPS_fpga_interfaces.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file tb/write_data.vhd
    Info (12022): Found design unit 1: write_data-behavioral File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/write_data.vhd Line: 23
    Info (12023): Found entity 1: write_data File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/write_data.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file tb/read_data.vhd
    Info (12022): Found design unit 1: read_data-behavioral File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/read_data.vhd Line: 26
    Info (12023): Found entity 1: read_data File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/read_data.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file anomaly_detection.vhd
    Info (12022): Found design unit 1: anomaly_detection-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd Line: 31
    Info (12023): Found entity 1: anomaly_detection File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bram_row.vhd
    Info (12022): Found design unit 1: bram_row-SYN File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd Line: 55
    Info (12023): Found entity 1: bram_row File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_row.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file bram_histogram.vhd
    Info (12022): Found design unit 1: bram_histogram-SYN File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd Line: 55
    Info (12023): Found entity 1: bram_histogram File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/bram_histogram.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file threshold_cdf.vhd
    Info (12022): Found design unit 1: threshold_cdf-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd Line: 22
    Info (12023): Found entity 1: threshold_cdf File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/threshold_cdf.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file histogram.vhd
    Info (12022): Found design unit 1: histogram-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd Line: 22
    Info (12023): Found entity 1: histogram File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/histogram.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file scan_image.vhd
    Info (12022): Found design unit 1: scan_image-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd Line: 21
    Info (12023): Found entity 1: scan_image File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/scan_image.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file control_fsm.vhd
    Info (12022): Found design unit 1: control_fsm-rtl File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd Line: 36
    Info (12023): Found entity 1: control_fsm File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/control_fsm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file tb/anomaly_tb.vhd
    Info (12022): Found design unit 1: anomaly_tb-tb File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd Line: 8
    Info (12023): Found entity 1: anomaly_tb File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/tb/anomaly_tb.vhd Line: 5
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10037): Verilog HDL or VHDL warning at dma_platform_SDRAM.v(318): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at dma_platform_SDRAM.v(328): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at dma_platform_SDRAM.v(338): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at dma_platform_SDRAM.v(682): conditional expression evaluates to a constant File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/dma_platform_SDRAM.v Line: 682
Error (12181): Top-level entity "anomaly_detection" is ambiguous
    Error (12180): Instance could be entity "anomaly_detection" in file dma_platform/synthesis/submodules/anomaly_detection.vhd compiled in library dma_platform File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/dma_platform/synthesis/submodules/anomaly_detection.vhd Line: 6
    Error (12180): Instance could be entity "anomaly_detection" in file anomaly_detection.vhd compiled in library work File: C:/intelFPGA_lite/18.1/projects/anomaly_detection/anomaly_detection.vhd Line: 6
Info (12127): Elaborating entity "anomaly_detection" for the top level hierarchy
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.map.smsg
Error: Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 6 warnings
    Error: Peak virtual memory: 4944 megabytes
    Error: Processing ended: Fri Dec 06 22:26:19 2024
    Error: Elapsed time: 00:00:39
    Error: Total CPU time (on all processors): 00:01:06


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/18.1/projects/anomaly_detection/output_files/anomaly_detection.map.smsg.


