
---------- Begin Simulation Statistics ----------
final_tick                                33351967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88061                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724352                       # Number of bytes of host memory used
host_op_rate                                   136608                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1135.57                       # Real time elapsed on the host
host_tick_rate                               29370117                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033352                       # Number of seconds simulated
sim_ticks                                 33351967500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  85643752                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 84195607                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.667039                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.667039                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7312194                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5636602                       # number of floating regfile writes
system.cpu.idleCycles                          134517                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               639028                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 11419402                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.567747                       # Inst execution rate
system.cpu.iew.exec_refs                     44841498                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13482229                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 4998597                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              36070685                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                932                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4920                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             13563227                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           190826321                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              31359269                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1287431                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             171278804                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13321                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2398236                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 566534                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2428858                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1858                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       266250                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         372778                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 228972774                       # num instructions consuming a value
system.cpu.iew.wb_count                     170268051                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.563542                       # average fanout of values written-back
system.cpu.iew.wb_producers                 129035702                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.552594                       # insts written-back per cycle
system.cpu.iew.wb_sent                      170800906                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                285017313                       # number of integer regfile reads
system.cpu.int_regfile_writes               138383344                       # number of integer regfile writes
system.cpu.ipc                               1.499162                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.499162                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1983565      1.15%      1.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             120446171     69.80%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   49      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44391      0.03%     70.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1678669      0.97%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1387      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 9025      0.01%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                59655      0.03%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                20182      0.01%     72.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356951      1.95%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               5150      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30949      0.02%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          13927      0.01%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             31345118     18.16%     92.14% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12372846      7.17%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           68277      0.04%     99.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1129918      0.65%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              172566236                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7209489                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14005198                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6766725                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            6981376                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2517802                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014590                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  838596     33.31%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    187      0.01%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     52      0.00%     33.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412797     16.40%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   50      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     49.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1256365     49.90%     99.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8483      0.34%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               463      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              808      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              165890984                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          400254137                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    163501326                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         219544909                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  190824941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 172566236                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1380                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        35698115                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             39643                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            177                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     82424598                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      66569419                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.592275                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.146759                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13834528     20.78%     20.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            10385644     15.60%     36.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11394052     17.12%     53.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11421282     17.16%     70.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5993514      9.00%     79.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             4934688      7.41%     87.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5407479      8.12%     95.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1549584      2.33%     97.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1648648      2.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        66569419                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.587047                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2933417                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1039112                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             36070685                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            13563227                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70893539                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         66703936                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1502                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91439                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        91196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          899                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       183417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            899                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                20290812                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16014530                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            565274                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10455503                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10418010                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.641404                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1966692                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           25633                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              12333                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            13300                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1866                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        35691702                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            564319                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     61878862                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.506965                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.457048                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        12670666     20.48%     20.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14644006     23.67%     44.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12784030     20.66%     64.80% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7251627     11.72%     76.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1610103      2.60%     79.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4203398      6.79%     85.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1531183      2.47%     88.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          954109      1.54%     89.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6229740     10.07%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     61878862                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6229740                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     33893901                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33893901                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     33893901                       # number of overall hits
system.cpu.dcache.overall_hits::total        33893901                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       155440                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         155440                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       155440                       # number of overall misses
system.cpu.dcache.overall_misses::total        155440                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6555612993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6555612993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6555612993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6555612993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34049341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34049341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34049341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34049341                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004565                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004565                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004565                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004565                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 42174.556054                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42174.556054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 42174.556054                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42174.556054                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29449                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          182                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               724                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              32                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.675414                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     5.687500                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        71205                       # number of writebacks
system.cpu.dcache.writebacks::total             71205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        65790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        65790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        89650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        89650                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4073918493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4073918493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4073918493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4073918493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002633                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002633                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002633                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002633                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45442.481796                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45442.481796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45442.481796                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45442.481796                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89137                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20596963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20596963                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       114704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        114704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3616591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3616591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20711667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20711667                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005538                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31529.772283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31529.772283                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        65781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        65781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        48923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        48923                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1176000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1176000500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002362                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24037.783864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24037.783864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13296938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13296938                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40736                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2939021993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2939021993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72148.026144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72148.026144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2897917993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2897917993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003054                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71154.712918                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71154.712918                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.488769                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33983551                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             89649                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            379.073397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.488769                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          345                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          68188331                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         68188331                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  9499879                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              28932592                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  19785736                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7784678                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 566534                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9632437                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1838                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              200379782                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9583                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    31358357                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13482244                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5092                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16844                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9352454                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      129601280                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    20290812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12397035                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      56641788                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1136666                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  875                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5938                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   9202191                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 27902                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           66569419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.147744                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.477821                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31916519     47.94%     47.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1341677      2.02%     49.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2832435      4.25%     54.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  4118169      6.19%     60.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1527155      2.29%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2214657      3.33%     66.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3435772      5.16%     71.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1078380      1.62%     72.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18104655     27.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             66569419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.304192                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.942933                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      9198878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9198878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9198878                       # number of overall hits
system.cpu.icache.overall_hits::total         9198878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3313                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3313                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3313                       # number of overall misses
system.cpu.icache.overall_misses::total          3313                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203278999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203278999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203278999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203278999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9202191                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9202191                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9202191                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9202191                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000360                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000360                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61357.983399                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61357.983399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61357.983399                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61357.983399                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          278                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.888889                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2059                       # number of writebacks
system.cpu.icache.writebacks::total              2059                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          742                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          742                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          742                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          742                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2571                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    161990499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    161990499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    161990499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    161990499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000279                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63006.806301                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63006.806301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63006.806301                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63006.806301                       # average overall mshr miss latency
system.cpu.icache.replacements                   2059                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9198878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9198878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3313                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203278999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203278999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9202191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9202191                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61357.983399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61357.983399                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          742                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    161990499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    161990499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63006.806301                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63006.806301                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.844987                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9201449                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2571                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3578.937767                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.844987                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          18406953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         18406953                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     9203196                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1330                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10642942                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6518698                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2880                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1858                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 225562                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  33351967500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 566534                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12683668                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 7983007                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          12897                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  23904775                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              21418538                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197056335                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  8942                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7531177                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9986794                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3959865                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             256                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           261534600                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   546716737                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                332209187                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7421443                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 49784343                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     747                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 718                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  40115775                       # count of insts added to the skid buffer
system.cpu.rob.reads                        246456422                       # The number of ROB reads
system.cpu.rob.writes                       386331818                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                41713                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42181                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 468                       # number of overall hits
system.l2.overall_hits::.cpu.data               41713                       # number of overall hits
system.l2.overall_hits::total                   42181                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47936                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50036                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2100                       # number of overall misses
system.l2.overall_misses::.cpu.data             47936                       # number of overall misses
system.l2.overall_misses::total                 50036                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    153016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3494340500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3647357000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    153016500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3494340500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3647357000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            89649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                92217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           89649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               92217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.817757                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.534708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542590                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.817757                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.534708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542590                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst        72865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72895.955023                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72894.655848                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst        72865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72895.955023                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72894.655848                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31277                       # number of writebacks
system.l2.writebacks::total                     31277                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50035                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50035                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131562750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3004488250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3136051000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131562750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3004488250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3136051000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.817368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.534708                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542579                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.817368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.534708                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542579                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62678.775607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62677.074641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62677.145998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62678.775607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62677.074641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62677.145998                       # average overall mshr miss latency
system.l2.replacements                          42299                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        71205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            71205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        71205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        71205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2057                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2057                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2057                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2057                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1910                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1910                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2815000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2815000000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.953102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.953102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72519.772265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72519.772265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2418169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2418169500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.953102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.953102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62296.661257                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62296.661257                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                468                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    153016500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    153016500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2568                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.817757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817757                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst        72865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        72865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2099                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131562750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131562750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.817368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.817368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62678.775607                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62678.775607                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         39803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             39803                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    679340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    679340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        48922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         48922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.186399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.186399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74497.258471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74497.258471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9119                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    586318750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    586318750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.186399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.186399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64296.386665                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64296.386665                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8103.644337                       # Cycle average of tags in use
system.l2.tags.total_refs                      183393                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50491                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.632192                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.509036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       114.618766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7921.516535                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.966982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989214                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6890                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1517651                       # Number of tag accesses
system.l2.tags.data_accesses                  1517651                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002493919250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1938                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1938                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137639                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29367                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50035                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31277                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50035                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31277                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.68                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50035                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31277                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     638                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1938                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.812178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.972958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.655410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1930     99.59%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            7      0.36%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1938                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1938                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.128999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.121323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.518003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1821     93.96%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     94.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              100      5.16%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.77%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1938                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3202240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001728                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     96.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33350523500                       # Total gap between requests
system.mem_ctrls.avgGap                     410155.00                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134336                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000512                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4027828.343260408379                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 91972265.204444080591                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59981828.658234328032                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2099                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47936                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31277                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     62293250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1422665500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 804898616000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29677.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29678.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25734521.09                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3202240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134336                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001728                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2099                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50035                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31277                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4027828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     91985698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         96013526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4027828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4027828                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     60018288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        60018288                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     60018288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4027828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     91985698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       156031814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50028                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3355                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3249                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3256                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3177                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3048                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3153                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1861                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1983                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2015                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2006                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1632                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               546933750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250140000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1484958750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10932.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29682.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40009                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28244                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.36                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        13032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   399.189687                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.995049                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   401.181491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5666     43.48%     43.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1503     11.53%     55.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          696      5.34%     60.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          586      4.50%     64.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          655      5.03%     69.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          335      2.57%     72.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          258      1.98%     74.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          232      1.78%     76.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3101     23.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        13032                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201792                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               96.000094                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.981829                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.22                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               83.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50551200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26868600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187282200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83608740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2632503120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3832681140                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9579634560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16393129560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.519115                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  24844168000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1113580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7394219500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42504420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22587840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169917720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79558020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2632503120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3222418620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10093539840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16263029580                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   487.618297                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  26190709250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1113580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6047678250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11218                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31277                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10127                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38817                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11218                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141474                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50035                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50035    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50035                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54136750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62543750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             51493                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       102482                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2059                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           28954                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2571                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        48922                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7198                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       268437                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                275635                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       296128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10294656                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10590784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42302                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           134520                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082638                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 133595     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    925      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             134520                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33351967500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          164972500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3858496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         134474000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
