{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 03 00:57:13 2014 " "Info: Processing started: Tue Jun 03 00:57:13 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off main -c main --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "sysclk " "Info: Assuming node \"sysclk\" is an undefined clock" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "sysclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "my_clk " "Info: Detected ripple clock \"my_clk\" as buffer" {  } { { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "my_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sysclk register control:c\|count\[0\] register control:c\|DataEn 205.51 MHz 4.866 ns Internal " "Info: Clock \"sysclk\" has Internal fmax of 205.51 MHz between source register \"control:c\|count\[0\]\" and destination register \"control:c\|DataEn\" (period= 4.866 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.219 ns + Longest register register " "Info: + Longest register to register delay is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:c\|count\[0\] 1 REG LCFF_X46_Y8_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y8_N25; Fanout = 5; REG Node = 'control:c\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:c|count[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.271 ns) 0.606 ns control:c\|Equal0~75 2 COMB LCCOMB_X46_Y8_N20 2 " "Info: 2: + IC(0.335 ns) + CELL(0.271 ns) = 0.606 ns; Loc. = LCCOMB_X46_Y8_N20; Fanout = 2; COMB Node = 'control:c\|Equal0~75'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { control:c|count[0] control:c|Equal0~75 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.438 ns) 1.327 ns control:c\|outready~38 3 COMB LCCOMB_X46_Y8_N26 2 " "Info: 3: + IC(0.283 ns) + CELL(0.438 ns) = 1.327 ns; Loc. = LCCOMB_X46_Y8_N26; Fanout = 2; COMB Node = 'control:c\|outready~38'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { control:c|Equal0~75 control:c|outready~38 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.149 ns) 2.135 ns control:c\|DataEn~41 4 COMB LCCOMB_X46_Y8_N16 1 " "Info: 4: + IC(0.659 ns) + CELL(0.149 ns) = 2.135 ns; Loc. = LCCOMB_X46_Y8_N16; Fanout = 1; COMB Node = 'control:c\|DataEn~41'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.808 ns" { control:c|outready~38 control:c|DataEn~41 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.219 ns control:c\|DataEn 5 REG LCFF_X46_Y8_N17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 2.219 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 2; REG Node = 'control:c\|DataEn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { control:c|DataEn~41 control:c|DataEn } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.942 ns ( 42.45 % ) " "Info: Total cell delay = 0.942 ns ( 42.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.277 ns ( 57.55 % ) " "Info: Total interconnect delay = 1.277 ns ( 57.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { control:c|count[0] control:c|Equal0~75 control:c|outready~38 control:c|DataEn~41 control:c|DataEn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { control:c|count[0] {} control:c|Equal0~75 {} control:c|outready~38 {} control:c|DataEn~41 {} control:c|DataEn {} } { 0.000ns 0.335ns 0.283ns 0.659ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 4.300 ns + Shortest register " "Info: + Shortest clock path from clock \"sysclk\" to destination register is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns my_clk 2 REG LCFF_X1_Y18_N31 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'my_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sysclk my_clk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns my_clk~clkctrl 3 COMB CLKCTRL_G0 58 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 58; COMB Node = 'my_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { my_clk my_clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.300 ns control:c\|DataEn 4 REG LCFF_X46_Y8_N17 2 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.300 ns; Loc. = LCFF_X46_Y8_N17; Fanout = 2; REG Node = 'control:c\|DataEn'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { my_clk~clkctrl control:c|DataEn } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.02 % ) " "Info: Total cell delay = 2.323 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.977 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|DataEn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|DataEn {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 4.300 ns - Longest register " "Info: - Longest clock path from clock \"sysclk\" to source register is 4.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns my_clk 2 REG LCFF_X1_Y18_N31 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'my_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sysclk my_clk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns my_clk~clkctrl 3 COMB CLKCTRL_G0 58 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 58; COMB Node = 'my_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { my_clk my_clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 4.300 ns control:c\|count\[0\] 4 REG LCFF_X46_Y8_N25 5 " "Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 4.300 ns; Loc. = LCFF_X46_Y8_N25; Fanout = 5; REG Node = 'control:c\|count\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { my_clk~clkctrl control:c|count[0] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.02 % ) " "Info: Total cell delay = 2.323 ns ( 54.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.977 ns ( 45.98 % ) " "Info: Total interconnect delay = 1.977 ns ( 45.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|count[0] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|DataEn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|DataEn {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|count[0] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 4 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 20 -1 0 } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 4 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.219 ns" { control:c|count[0] control:c|Equal0~75 control:c|outready~38 control:c|DataEn~41 control:c|DataEn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "2.219 ns" { control:c|count[0] {} control:c|Equal0~75 {} control:c|outready~38 {} control:c|DataEn~41 {} control:c|DataEn {} } { 0.000ns 0.335ns 0.283ns 0.659ns 0.000ns } { 0.000ns 0.271ns 0.438ns 0.149ns 0.084ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|DataEn } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|DataEn {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { sysclk my_clk my_clk~clkctrl control:c|count[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.300 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|count[0] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.012ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "control:c\|data\[7\] KEY\[0\] sysclk 4.638 ns register " "Info: tsu for register \"control:c\|data\[7\]\" (data pin = \"KEY\[0\]\", clock pin = \"sysclk\") is 4.638 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.975 ns + Longest pin register " "Info: + Longest pin to register delay is 8.975 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 60 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 60; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.426 ns) + CELL(0.393 ns) 7.681 ns control:c\|data\[5\]~335 2 COMB LCCOMB_X46_Y8_N12 8 " "Info: 2: + IC(6.426 ns) + CELL(0.393 ns) = 7.681 ns; Loc. = LCCOMB_X46_Y8_N12; Fanout = 8; COMB Node = 'control:c\|data\[5\]~335'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.819 ns" { KEY[0] control:c|data[5]~335 } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.660 ns) 8.975 ns control:c\|data\[7\] 3 REG LCFF_X48_Y8_N9 7 " "Info: 3: + IC(0.634 ns) + CELL(0.660 ns) = 8.975 ns; Loc. = LCFF_X48_Y8_N9; Fanout = 7; REG Node = 'control:c\|data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { control:c|data[5]~335 control:c|data[7] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 21.34 % ) " "Info: Total cell delay = 1.915 ns ( 21.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.060 ns ( 78.66 % ) " "Info: Total interconnect delay = 7.060 ns ( 78.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.975 ns" { KEY[0] control:c|data[5]~335 control:c|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.975 ns" { KEY[0] {} KEY[0]~combout {} control:c|data[5]~335 {} control:c|data[7] {} } { 0.000ns 0.000ns 6.426ns 0.634ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 45 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 4.301 ns - Shortest register " "Info: - Shortest clock path from clock \"sysclk\" to destination register is 4.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns my_clk 2 REG LCFF_X1_Y18_N31 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'my_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sysclk my_clk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns my_clk~clkctrl 3 COMB CLKCTRL_G0 58 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 58; COMB Node = 'my_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { my_clk my_clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.301 ns control:c\|data\[7\] 4 REG LCFF_X48_Y8_N9 7 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.301 ns; Loc. = LCFF_X48_Y8_N9; Fanout = 7; REG Node = 'control:c\|data\[7\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { my_clk~clkctrl control:c|data[7] } "NODE_NAME" } } { "Control.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Control.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.01 % ) " "Info: Total cell delay = 2.323 ns ( 54.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 45.99 % ) " "Info: Total interconnect delay = 1.978 ns ( 45.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { sysclk my_clk my_clk~clkctrl control:c|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|data[7] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "8.975 ns" { KEY[0] control:c|data[5]~335 control:c|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "8.975 ns" { KEY[0] {} KEY[0]~combout {} control:c|data[5]~335 {} control:c|data[7] {} } { 0.000ns 0.000ns 6.426ns 0.634ns } { 0.000ns 0.862ns 0.393ns 0.660ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.301 ns" { sysclk my_clk my_clk~clkctrl control:c|data[7] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.301 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} control:c|data[7] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "sysclk UART_TX Tx:t\|DataOut 10.078 ns register " "Info: tco from clock \"sysclk\" to destination pin \"UART_TX\" through register \"Tx:t\|DataOut\" is 10.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk source 4.299 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to source register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns my_clk 2 REG LCFF_X1_Y18_N31 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'my_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sysclk my_clk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns my_clk~clkctrl 3 COMB CLKCTRL_G0 58 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 58; COMB Node = 'my_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { my_clk my_clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.299 ns Tx:t\|DataOut 4 REG LCFF_X45_Y8_N25 2 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X45_Y8_N25; Fanout = 2; REG Node = 'Tx:t\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { my_clk~clkctrl Tx:t|DataOut } "NODE_NAME" } } { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { sysclk my_clk my_clk~clkctrl Tx:t|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} Tx:t|DataOut {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 4 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.529 ns + Longest register pin " "Info: + Longest register to pin delay is 5.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tx:t\|DataOut 1 REG LCFF_X45_Y8_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y8_N25; Fanout = 2; REG Node = 'Tx:t\|DataOut'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { Tx:t|DataOut } "NODE_NAME" } } { "Tx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Tx.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.857 ns) + CELL(2.672 ns) 5.529 ns UART_TX 2 PIN PIN_B25 0 " "Info: 2: + IC(2.857 ns) + CELL(2.672 ns) = 5.529 ns; Loc. = PIN_B25; Fanout = 0; PIN Node = 'UART_TX'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { Tx:t|DataOut UART_TX } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.672 ns ( 48.33 % ) " "Info: Total cell delay = 2.672 ns ( 48.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.857 ns ( 51.67 % ) " "Info: Total interconnect delay = 2.857 ns ( 51.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { Tx:t|DataOut UART_TX } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.529 ns" { Tx:t|DataOut {} UART_TX {} } { 0.000ns 2.857ns } { 0.000ns 2.672ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { sysclk my_clk my_clk~clkctrl Tx:t|DataOut } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} Tx:t|DataOut {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.529 ns" { Tx:t|DataOut UART_TX } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.529 ns" { Tx:t|DataOut {} UART_TX {} } { 0.000ns 2.857ns } { 0.000ns 2.672ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Rx:r\|sample\[1\] UART_RX sysclk -2.776 ns register " "Info: th for register \"Rx:r\|sample\[1\]\" (data pin = \"UART_RX\", clock pin = \"sysclk\") is -2.776 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sysclk destination 4.299 ns + Longest register " "Info: + Longest clock path from clock \"sysclk\" to destination register is 4.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns sysclk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'sysclk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { sysclk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.787 ns) 2.117 ns my_clk 2 REG LCFF_X1_Y18_N31 2 " "Info: 2: + IC(0.331 ns) + CELL(0.787 ns) = 2.117 ns; Loc. = LCFF_X1_Y18_N31; Fanout = 2; REG Node = 'my_clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { sysclk my_clk } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.634 ns) + CELL(0.000 ns) 2.751 ns my_clk~clkctrl 3 COMB CLKCTRL_G0 58 " "Info: 3: + IC(0.634 ns) + CELL(0.000 ns) = 2.751 ns; Loc. = CLKCTRL_G0; Fanout = 58; COMB Node = 'my_clk~clkctrl'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { my_clk my_clk~clkctrl } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 4.299 ns Rx:r\|sample\[1\] 4 REG LCFF_X45_Y8_N5 3 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 4.299 ns; Loc. = LCFF_X45_Y8_N5; Fanout = 3; REG Node = 'Rx:r\|sample\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { my_clk~clkctrl Rx:r|sample[1] } "NODE_NAME" } } { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 54.04 % ) " "Info: Total cell delay = 2.323 ns ( 54.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.976 ns ( 45.96 % ) " "Info: Total interconnect delay = 1.976 ns ( 45.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { sysclk my_clk my_clk~clkctrl Rx:r|sample[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} Rx:r|sample[1] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.341 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.341 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RX 1 PIN PIN_C25 6 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 6; PIN Node = 'UART_RX'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "main.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/main.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.100 ns) + CELL(0.275 ns) 7.257 ns Rx:r\|sample\[1\]~518 2 COMB LCCOMB_X45_Y8_N4 1 " "Info: 2: + IC(6.100 ns) + CELL(0.275 ns) = 7.257 ns; Loc. = LCCOMB_X45_Y8_N4; Fanout = 1; COMB Node = 'Rx:r\|sample\[1\]~518'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { UART_RX Rx:r|sample[1]~518 } "NODE_NAME" } } { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.341 ns Rx:r\|sample\[1\] 3 REG LCFF_X45_Y8_N5 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.341 ns; Loc. = LCFF_X45_Y8_N5; Fanout = 3; REG Node = 'Rx:r\|sample\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Rx:r|sample[1]~518 Rx:r|sample[1] } "NODE_NAME" } } { "Rx.v" "" { Text "C:/Users/Jason/Documents/Github/Verilog/Ex10/Rx.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 16.91 % ) " "Info: Total cell delay = 1.241 ns ( 16.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 83.09 % ) " "Info: Total interconnect delay = 6.100 ns ( 83.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { UART_RX Rx:r|sample[1]~518 Rx:r|sample[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { UART_RX {} UART_RX~combout {} Rx:r|sample[1]~518 {} Rx:r|sample[1] {} } { 0.000ns 0.000ns 6.100ns 0.000ns } { 0.000ns 0.882ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.299 ns" { sysclk my_clk my_clk~clkctrl Rx:r|sample[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "4.299 ns" { sysclk {} sysclk~combout {} my_clk {} my_clk~clkctrl {} Rx:r|sample[1] {} } { 0.000ns 0.000ns 0.331ns 0.634ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "7.341 ns" { UART_RX Rx:r|sample[1]~518 Rx:r|sample[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "7.341 ns" { UART_RX {} UART_RX~combout {} Rx:r|sample[1]~518 {} Rx:r|sample[1] {} } { 0.000ns 0.000ns 6.100ns 0.000ns } { 0.000ns 0.882ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "178 " "Info: Allocated 178 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 03 00:57:13 2014 " "Info: Processing ended: Tue Jun 03 00:57:13 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
