
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.978760 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.978760 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.812012 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.812012 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.013929    0.078225    1.924946 2372.736816 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.078225    0.000227 2372.737061 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034020    0.270207    0.346290 2373.083496 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.270207    0.000227 2373.083740 ^ io_west_out[13] (out)
                                           2373.083740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2373.083740   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.666504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.978760 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.978760 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028454    0.147908    1.833087 2370.812012 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.147908    0.000000 2370.812012 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005573    0.043041    1.816943 2372.628906 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.043041    0.000000 2372.628906 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272388    0.331511 2372.960449 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.272388    0.000455 2372.960938 ^ io_south_out[13] (out)
                                           2372.960938   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.960938   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.789062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.978760 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.978760 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.185397    0.883985    2.419711 2371.398682 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.884749    0.023419 2371.422119 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.172728    1.309012    1.325134 2372.747070 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      1.314628    0.070486 2372.817627 ^ io_east_out[13] (out)
                                           2372.817627   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.817627   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.932617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.454590 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.455322 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.621094 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.621094 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.010991    0.065476    1.696890 2372.318115 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.065476    0.000227 2372.318359 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270727    0.340833 2372.659180 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.270727    0.000227 2372.659424 ^ io_west_out[4] (out)
                                           2372.659424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.659424   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.090820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.409912 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.409912 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.320312 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.320312 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010113    0.064240    1.821036 2372.141357 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.064240    0.000227 2372.141602 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.269350    0.339242 2372.480957 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.269350    0.000227 2372.481201 ^ io_west_out[12] (out)
                                           2372.481201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.481201   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.269043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.454590 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.455322 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014839    0.085447    2.165962 2370.621094 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085447    0.000000 2370.621094 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.005700    0.038849    1.454509 2372.075684 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.038849    0.000000 2372.075684 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271913    0.329464 2372.405273 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.271913    0.000455 2372.405518 ^ io_south_out[4] (out)
                                           2372.405518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.405518   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.344238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.293213 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.293457 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.320312 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.320312 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.008898    0.063528    1.735998 2372.056396 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.063528    0.000227 2372.056641 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270724    0.339924 2372.396484 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.270724    0.000227 2372.396729 ^ io_west_out[5] (out)
                                           2372.396729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.396729   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.353027   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.409912 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.409912 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031139    0.160550    1.910394 2370.320312 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160550    0.000000 2370.320312 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006033    0.042945    1.602530 2371.922852 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.042945    0.000000 2371.922852 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272388    0.331511 2372.254395 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.272388    0.000455 2372.254883 ^ io_south_out[12] (out)
                                           2372.254883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.254883   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.495117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.277100 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.277588 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.270508 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.270508 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009110    0.056493    1.603667 2371.874268 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.056493    0.000227 2371.874512 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.270357    0.336513 2372.210938 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.270357    0.000227 2372.211182 ^ io_west_out[6] (out)
                                           2372.211182   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.211182   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.538574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.293213 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.293457 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014039    0.087419    2.026809 2370.320312 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087419    0.000000 2370.320312 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.005833    0.046173    1.489980 2371.810303 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.046173    0.000000 2371.810303 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272393    0.333102 2372.143555 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.272393    0.000455 2372.143799 ^ io_south_out[5] (out)
                                           2372.143799   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.143799   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.605957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.277100 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.277588 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015454    0.087205    1.992930 2370.270508 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087205    0.000000 2370.270508 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006473    0.044563    1.505441 2371.776123 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.044563    0.000000 2371.776123 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272390    0.332420 2372.108398 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.272390    0.000455 2372.108887 ^ io_south_out[6] (out)
                                           2372.108887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.108887   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.641602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.409912 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.409912 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.103456    0.498624    2.225761 2370.635742 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.501554    0.032969 2370.668701 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.142509    1.083901    1.057515 2371.726318 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      1.088056    0.055252 2371.781494 ^ io_east_out[12] (out)
                                           2371.781494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.781494   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.968750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.454590 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.455322 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.011307    0.063048    2.379693 2370.834961 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.063048    0.000455 2370.835449 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040264    0.316703    0.371529 2371.207031 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.316708    0.001592 2371.208496 ^ io_east_out[4] (out)
                                           2371.208496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.208496   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.541992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008528    0.054592    2.071602 2368.978760 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.054592    0.000000 2368.978760 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005495    0.042752    1.676654 2370.655518 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042752    0.000000 2370.655518 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272387    0.331511 2370.987061 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.272387    0.000455 2370.987549 ^ io_south_out[29] (out)
                                           2370.987549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.987549   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.762695   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.277100 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.277588 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.011992    0.065819    2.102525 2370.380127 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.065819    0.000455 2370.380615 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.043536    0.341096    0.389719 2370.770264 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.341210    0.002274 2370.772705 ^ io_east_out[6] (out)
                                           2370.772705   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.772705   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.977539   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.293213 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.293457 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014752    0.077925    2.038860 2370.332520 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.077925    0.000455 2370.333008 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.042942    0.336681    0.392220 2370.725098 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.336792    0.002046 2370.727051 ^ io_east_out[5] (out)
                                           2370.727051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.727051   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.022949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053528    0.260592    1.613444 2368.454590 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.260592    0.000682 2368.455322 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005851    0.039473    1.910621 2370.365967 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.039473    0.000000 2370.365967 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.272461    0.330147 2370.696045 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.272461    0.000455 2370.696533 ^ io_south_out[20] (out)
                                           2370.696533   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.696533   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.053711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.132763    0.640036    2.627985 2369.535156 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.642792    0.036835 2369.572021 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.132717    1.008681    1.065246 2370.637451 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      1.012057    0.047976 2370.685303 ^ io_east_out[29] (out)
                                           2370.685303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.685303   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.064941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029528    0.148567    1.882654 2368.277100 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.148567    0.000455 2368.277588 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006395    0.044251    1.872195 2370.149902 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.044251    0.000000 2370.149902 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272390    0.332193 2370.481934 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.272390    0.000455 2370.482422 ^ io_south_out[22] (out)
                                           2370.482422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.482422   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.267578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031672    0.159363    1.557055 2368.293213 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.159363    0.000455 2368.293457 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005912    0.046456    1.761464 2370.054932 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.046456    0.000000 2370.054932 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034328    0.272484    0.333330 2370.388428 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.272484    0.000455 2370.388916 ^ io_south_out[21] (out)
                                           2370.388916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.388916   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.361328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.490234 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.490234 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2368.004883 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2368.004883 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006184    0.040578    2.041134 2370.045898 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.040578    0.000000 2370.045898 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.271826    0.330147 2370.375977 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.271826    0.000455 2370.376465 ^ io_north_out[1] (out)
                                           2370.376465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.376465   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.373535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009128    0.055608    1.549097 2368.409912 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.055608    0.000000 2368.409912 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006085    0.043151    1.620720 2370.030762 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.043151    0.000000 2370.030762 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272388    0.331738 2370.362549 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.272388    0.000455 2370.362793 ^ io_south_out[28] (out)
                                           2370.362793   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.362793   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.387207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.114184    0.551608    2.180968 2369.041748 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.553776    0.030241 2369.072021 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.141085    1.067146    1.100261 2370.172363 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      1.067315    0.011369 2370.183838 ^ io_east_out[28] (out)
                                           2370.183838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.183838   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.566406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.104904    0.503792    2.220304 2369.061523 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.505081    0.022965 2369.084473 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.125116    0.952846    0.974978 2370.059326 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.955484    0.041382 2370.100830 ^ io_east_out[20] (out)
                                           2370.100830   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.100830   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.649414   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.150053    0.718980    2.185061 2368.921143 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.719096    0.009095 2368.930176 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.123215    0.937957    1.035687 2369.965820 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.940615    0.041382 2370.007324 ^ io_east_out[21] (out)
                                           2370.007324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.007324   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.742676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.147489    0.705980    2.478828 2368.873291 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.706026    0.006366 2368.879639 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.120093    0.914309    1.018861 2369.898682 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.916780    0.039336 2369.937988 ^ io_east_out[22] (out)
                                           2369.937988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.937988   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.812500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.490234 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.490234 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014621    0.081571    1.514536 2368.004883 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.081571    0.000000 2368.004883 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.009895    0.057398    1.548869 2369.553711 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.057398    0.000227 2369.553955 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270714    0.337195 2369.891113 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.270714    0.000227 2369.891357 ^ io_west_out[17] (out)
                                           2369.891357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.891357   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.858887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.490234 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.490234 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.152622    0.732026    2.208481 2368.698730 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.732232    0.011823 2368.710693 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.094513    0.722869    0.899036 2369.609619 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.724400    0.027512 2369.637207 ^ io_east_out[17] (out)
                                           2369.637207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.637207   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.112793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008336    0.053196    1.993385 2366.907227 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053196    0.000000 2366.907227 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.007841    0.047849    2.012712 2368.919922 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.047849    0.000000 2368.919922 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.037993    0.299792    0.352884 2369.272949 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.299792    0.000909 2369.273682 ^ io_north_out[29] (out)
                                           2369.273682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.273682   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.476074   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011421    0.066393    1.925400 2366.860840 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066393    0.000000 2366.860840 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.010932    0.061236    2.047045 2368.907959 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.061236    0.000227 2368.908203 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.036754    0.290574    0.352657 2369.260742 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.290574    0.000682 2369.261475 ^ io_north_out[28] (out)
                                           2369.261475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.261475   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.488770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005921    0.041745    1.714398 2366.394531 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.041745    0.000000 2366.394531 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008269    0.049531    2.499064 2368.893555 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.049531    0.000000 2368.893555 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272096    0.334467 2369.228027 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.272096    0.000455 2369.228516 ^ io_north_out[22] (out)
                                           2369.228516   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.228516   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.521973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009221    0.056469    1.748731 2366.736084 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056469    0.000000 2366.736084 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008438    0.050272    2.024535 2368.760498 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.050272    0.000000 2368.760498 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271817    0.334467 2369.094971 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.271817    0.000455 2369.095459 ^ io_north_out[21] (out)
                                           2369.095459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.095459   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.654785   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007221    0.047718    1.909712 2366.841064 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.047718    0.000000 2366.841064 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.007896    0.047878    1.871740 2368.712891 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.047878    0.000000 2368.712891 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272094    0.333557 2369.046387 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.272094    0.000455 2369.046875 ^ io_north_out[20] (out)
                                           2369.046875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.046875   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.703125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.007872    0.047834    1.855824 2366.490234 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.047834    0.000000 2366.490234 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006377    0.041390    1.991111 2368.481445 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.041390    0.000000 2368.481445 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.272478    0.330829 2368.812256 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.272478    0.000455 2368.812744 ^ io_north_out[17] (out)
                                           2368.812744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.812744   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.937500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.008630    0.051152    2.103661 2367.039062 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.051152    0.000227 2367.039307 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034540    0.274071    0.336513 2367.375977 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.274071    0.000455 2367.376465 ^ io_north_out[12] (out)
                                           2367.376465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.376465   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.373535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008448    0.050313    2.046136 2367.033447 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.050313    0.000000 2367.033447 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271817    0.334467 2367.367920 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.271817    0.000455 2367.368408 ^ io_north_out[5] (out)
                                           2367.368408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.368408   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.381836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008359    0.049923    2.200295 2366.880371 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.049923    0.000000 2366.880371 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.272353    0.334694 2367.215088 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.272353    0.000455 2367.215576 ^ io_north_out[6] (out)
                                           2367.215576   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.215576   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.534668   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012525    0.072233    1.920171 2366.833984 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.072233    0.000000 2366.833984 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272132    0.344698 2367.178711 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.272132    0.000455 2367.179199 ^ io_west_out[29] (out)
                                           2367.179199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.179199   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.570801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007882    0.047816    1.871740 2366.803223 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.047816    0.000000 2366.803223 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272094    0.333557 2367.136719 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.272094    0.000455 2367.137207 ^ io_north_out[4] (out)
                                           2367.137207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.137207   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.612793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.022828    0.114852    6.523578 2363.012207 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.114852    0.000227 2363.012451 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031121    0.160470    1.923127 2364.935547 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160470    0.000000 2364.935547 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009641    0.062357    1.819217 2366.754639 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.062357    0.000000 2366.754639 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270722    0.339469 2367.094238 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.270722    0.000227 2367.094482 ^ io_west_out[28] (out)
                                           2367.094482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.094482   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.655273   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014021    0.087340    5.884886 2364.987305 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087340    0.000000 2364.987305 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008568    0.062317    1.734634 2366.721924 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.062317    0.000000 2366.721924 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270722    0.339242 2367.061279 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.270722    0.000227 2367.061523 ^ io_west_out[21] (out)
                                           2367.061523   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.061523   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.688477   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028454    0.147907    5.811444 2364.913818 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.147907    0.000000 2364.913818 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.007872    0.047967    1.768967 2366.682861 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.047967    0.000000 2366.682861 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.272155    0.333785 2367.016602 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.272155    0.000455 2367.017090 ^ io_north_out[13] (out)
                                           2367.017090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.017090   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.732910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014821    0.085366    5.828952 2364.931396 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085366    0.000000 2364.931396 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010611    0.063924    1.695526 2366.626953 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.063924    0.000000 2366.626953 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.271793    0.340833 2366.967773 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.271793    0.000227 2366.968018 ^ io_west_out[20] (out)
                                           2366.968018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.968018   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.781738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.144235    0.689222    6.487198 2365.589600 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.690110    0.021828 2365.611572 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.137441    1.039555    1.125955 2366.737549 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      1.039701    0.010459 2366.747803 ^ io_east_out[24] (out)
                                           2366.747803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.747803   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.001953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.182058    0.871420    6.455139 2365.557617 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.871490    0.008185 2365.565674 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.132814    1.010317    1.121862 2366.687744 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      1.013489    0.046612 2366.734131 ^ io_east_out[25] (out)
                                           2366.734131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.734131   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.015625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.141089    0.679173    6.467417 2365.569824 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.680050    0.021828 2365.591797 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.126304    0.961056    1.041144 2366.632812 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.964126    0.044793 2366.677734 ^ io_east_out[27] (out)
                                           2366.677734   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.677734   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.072266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.103608    0.498459    6.449000 2365.551514 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.500277    0.026603 2365.578125 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.138686    1.050205    1.067747 2366.645752 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      1.050343    0.010232 2366.656006 ^ io_east_out[26] (out)
                                           2366.656006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.656006   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.093750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.012532    0.067938    1.613898 2366.248291 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.067938    0.000227 2366.248535 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.039504    0.311106    0.369937 2366.618408 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.311107    0.001137 2366.619629 ^ io_east_out[1] (out)
                                           2366.619629   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.619629   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.130371   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013372    0.071680    6.641358 2363.129883 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.071680    0.000227 2363.130127 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015421    0.087055    1.550006 2364.680176 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087055    0.000000 2364.680176 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008202    0.052782    1.600483 2366.280518 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.052782    0.000000 2366.280518 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.270796    0.334921 2366.615479 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.270796    0.000227 2366.615723 ^ io_west_out[22] (out)
                                           2366.615723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.615723   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.134277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.166603    0.793501    6.380788 2365.483154 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.793604    0.009322 2365.492676 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.091991    0.704295    0.901309 2366.393799 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.705871    0.027512 2366.421387 ^ io_east_out[18] (out)
                                           2366.421387   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.421387   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.328613   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012339    0.070451    1.804665 2364.634521 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070451    0.000000 2364.634521 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006095    0.040514    1.282388 2365.916748 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.040514    0.000000 2365.916748 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271916    0.330147 2366.247070 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.271916    0.000455 2366.247559 ^ io_south_out[17] (out)
                                           2366.247559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.247559   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.502441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.146463    0.703268    5.697302 2364.799805 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.703954    0.028649 2364.828369 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.097124    0.742054    0.906312 2365.734619 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.743429    0.026375 2365.760986 ^ io_east_out[16] (out)
                                           2365.760986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.760986   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.988770   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009638    0.055720    6.090431 2365.192871 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.055720    0.000000 2365.192871 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.272500    0.337423 2365.530273 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.272500    0.000455 2365.530762 ^ io_north_out[26] (out)
                                           2365.530762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.530762   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.219238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.177924    0.851092    5.401489 2364.503906 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.851150    0.007503 2364.511475 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.104788    0.800447    0.979071 2365.490479 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.802434    0.032969 2365.523438 ^ io_east_out[19] (out)
                                           2365.523438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.523438   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.226562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009177    0.054589    6.080654 2365.183105 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.054589    0.000000 2365.183105 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272104    0.336740 2365.519775 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.272104    0.000455 2365.520264 ^ io_north_out[24] (out)
                                           2365.520264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.520264   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.229980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014596    0.077183    6.045639 2365.148193 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.077183    0.000000 2365.148193 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272140    0.346972 2365.495117 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.272140    0.000455 2365.495605 ^ io_north_out[27] (out)
                                           2365.495605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.495605   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.254395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     3    0.094823    0.455438    5.325774 2364.428223 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.456012    0.021373 2364.449707 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.131281    1.000143    0.986120 2365.435791 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      1.003133    0.045247 2365.480957 ^ io_east_out[23] (out)
                                           2365.480957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.480957   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.269043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.011649    0.064484    6.036089 2365.138428 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.064484    0.000000 2365.138428 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034367    0.272809    0.341743 2365.480225 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.272809    0.000455 2365.480713 ^ io_north_out[25] (out)
                                           2365.480713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.480713   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.269531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.100055    7.365088 2356.328369 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.100055    0.000227 2356.328613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.098408    2.390607 2358.719238 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.098408    0.000227 2358.719482 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009592    0.037658    6.285291 2365.004883 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.037658    0.000000 2365.004883 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034277    0.166019    0.329919 2365.334717 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.166019    0.000455 2365.335205 v io_north_out[18] (out)
                                           2365.335205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.335205   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.415039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.009620    0.056211    1.547960 2364.377686 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.056211    0.000000 2364.377686 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270712    0.336513 2364.714355 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.270712    0.000227 2364.714600 ^ io_west_out[1] (out)
                                           2364.714600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.714600   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.035645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014639    0.081654    6.341225 2362.829834 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.081654    0.000000 2362.829834 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006222    0.041044    1.474291 2364.303955 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.041044    0.000000 2364.303955 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271917    0.330374 2364.634521 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.271917    0.000455 2364.635010 ^ io_south_out[1] (out)
                                           2364.635010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.635010   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.115234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     3    0.019938    0.101982    6.783694 2363.272217 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.101982    0.000682 2363.272949 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.045648    0.356982    0.417003 2363.689941 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.357123    0.003183 2363.693115 ^ io_east_out[10] (out)
                                           2363.693115   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.693115   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.057129   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     3    0.024942    0.124648    6.695700 2363.184326 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.124648    0.000455 2363.184814 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.049268    0.383708    0.448608 2363.633301 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.383708    0.000909 2363.634277 ^ io_east_out[11] (out)
                                           2363.634277   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.634277   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.116211   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.012385    0.067873    6.658411 2363.146973 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.067873    0.000455 2363.147461 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.045327    0.354464    0.399723 2363.547119 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.354591    0.002728 2363.549805 ^ io_east_out[8] (out)
                                           2363.549805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.549805   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.200195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.018915    0.097283    6.516303 2363.004883 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.097283    0.000227 2363.005127 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.044570    0.348914    0.409500 2363.414551 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.349041    0.002728 2363.417236 ^ io_east_out[9] (out)
                                           2363.417236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.417236   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.332520   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.009729    0.057764    6.466735 2362.955322 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.057764    0.000227 2362.955566 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.039790    0.313130    0.366754 2363.322266 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.313131    0.001364 2363.323730 ^ io_east_out[2] (out)
                                           2363.323730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.323730   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.426270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006295    0.044646    6.232768 2362.721436 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.044646    0.000000 2362.721436 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271922    0.331966 2363.053223 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.271922    0.000455 2363.053711 ^ io_south_out[24] (out)
                                           2363.053711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.053711   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.696289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005751    0.040354    6.215260 2362.703857 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.040354    0.000000 2362.703857 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.272462    0.330374 2363.034180 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.272462    0.000455 2363.034668 ^ io_south_out[27] (out)
                                           2363.034668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.034668   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.715332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005842    0.039864    6.174560 2362.663086 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.039864    0.000000 2362.663086 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272383    0.330147 2362.993164 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.272383    0.000455 2362.993652 ^ io_south_out[26] (out)
                                           2362.993652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.993652   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.756348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005434    0.038248    6.062237 2362.550781 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.038248    0.000000 2362.550781 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272380    0.329464 2362.880371 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.272380    0.000455 2362.880615 ^ io_south_out[25] (out)
                                           2362.880615   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.880615   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.869141   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006334    0.041185    6.035635 2362.524170 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.041185    0.000000 2362.524170 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272385    0.330829 2362.854980 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.272385    0.000455 2362.855469 ^ io_south_out[18] (out)
                                           2362.855469   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.855469   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.894531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007295    0.047543    5.853281 2362.341797 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.047543    0.000000 2362.341797 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039268    0.309147    0.359705 2362.701660 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.309147    0.000682 2362.702148 ^ io_east_out[0] (out)
                                           2362.702148   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.702148   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.047852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.017852    0.091945    5.676839 2362.165283 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.091945    0.000455 2362.165771 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.044162    0.345828    0.404953 2362.570801 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.345949    0.002501 2362.573242 ^ io_east_out[7] (out)
                                           2362.573242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.573242   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.176758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.015630    0.081947    5.465154 2361.953613 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.081947    0.000227 2361.953857 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.040890    0.321508    0.383579 2362.337402 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.321510    0.001592 2362.339111 ^ io_east_out[3] (out)
                                           2362.339111   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.339111   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.411133   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019228    0.056433    2.613661 2359.102295 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056433    0.000227 2359.102539 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008189    0.034510    1.994522 2361.096924 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.034510    0.000000 2361.096924 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.166021    0.328555 2361.425537 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.166021    0.000455 2361.426025 v io_north_out[23] (out)
                                           2361.426025   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.426025   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.324219   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019528    0.057069    7.524932 2356.488281 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057069    0.000227 2356.488525 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005662    0.029402    1.856733 2358.345215 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029402    0.000000 2358.345215 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166204    0.326281 2358.671631 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.166204    0.000455 2358.672119 v io_south_out[23] (out)
                                           2358.672119   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.672119   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.078125   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009310    0.037009    4.324193 2353.287598 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037009    0.000000 2353.287598 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034358    0.166342    0.329919 2353.617432 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.166342    0.000455 2353.617920 v io_north_out[19] (out)
                                           2353.617920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.617920   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.132324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012328    0.042913    7.768449 2348.963379 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.042913    0.000000 2348.963379 v cell3/SBsouth_in[3] (fpgacell)
     1    0.010989    0.040918    4.195726 2353.159180 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.040918    0.000000 2353.159180 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.166319    0.331738 2353.490967 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.166319    0.000455 2353.491211 v io_north_out[16] (out)
                                           2353.491211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.491211   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.258789   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.012621    0.071719    5.135917 2339.838379 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.071719    0.000000 2339.838379 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.032928    0.164062    1.356057 2341.194580 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.164062    0.000455 2341.195068 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006514    0.031026    4.790536 2345.985596 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031026    0.000000 2345.985596 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166196    0.326963 2346.312500 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.166196    0.000455 2346.312988 v io_south_out[19] (out)
                                           2346.312988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.312988   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.437500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.009648    0.055760    6.366918 2341.069336 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.055760    0.000000 2341.069336 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.272722    0.337650 2341.406982 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.272722    0.000455 2341.407471 ^ io_north_out[10] (out)
                                           2341.407471   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.407471   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.342285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.008981    0.053756    6.356231 2341.058838 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.053756    0.000000 2341.058838 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271822    0.336058 2341.394775 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.271822    0.000455 2341.395264 ^ io_north_out[8] (out)
                                           2341.395264   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.395264   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.354980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.014582    0.077117    6.321898 2341.024414 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.077117    0.000000 2341.024414 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.272534    0.347200 2341.371582 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.272534    0.000455 2341.372070 ^ io_north_out[11] (out)
                                           2341.372070   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.372070   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.377930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.011517    0.063940    6.312121 2341.014648 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.063940    0.000000 2341.014648 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.273688    0.341970 2341.356689 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.273688    0.000455 2341.357178 ^ io_north_out[9] (out)
                                           2341.357178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.357178   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.393066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.009754    0.056010    6.129767 2340.832275 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.056010    0.000000 2340.832275 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.272107    0.337423 2341.169678 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.272107    0.000455 2341.170166 ^ io_north_out[2] (out)
                                           2341.170166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.170166   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.579590   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.006641    0.051439    6.126129 2340.828613 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.051439    0.000000 2340.828613 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.270793    0.334467 2341.163086 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.270793    0.000227 2341.163330 ^ io_west_out[24] (out)
                                           2341.163330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.163330   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.586914   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.008483    0.055796    6.026312 2340.728760 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.055796    0.000000 2340.728760 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270712    0.336286 2341.065186 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.270712    0.000227 2341.065430 ^ io_west_out[18] (out)
                                           2341.065430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.065430   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.684570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.008589    0.057621    6.022674 2340.725098 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.057621    0.000000 2340.725098 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.270821    0.337195 2341.062500 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.270821    0.000227 2341.062500 ^ io_west_out[25] (out)
                                           2341.062500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.062500   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.687500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.015709    0.083826    5.997663 2340.700195 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.083826    0.000000 2340.700195 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.270845    0.349246 2341.049316 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.270845    0.000227 2341.049561 ^ io_west_out[26] (out)
                                           2341.049561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.049561   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.700684   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.013514    0.074086    6.001073 2340.703613 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.074086    0.000000 2340.703613 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.270347    0.344471 2341.048096 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.270347    0.000227 2341.048340 ^ io_west_out[27] (out)
                                           2341.048340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.048340   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.701660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.008187    0.034505    2.271008 2336.973633 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.034505    0.000000 2336.973633 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.166025    0.328555 2337.302002 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.166025    0.000455 2337.302490 v io_north_out[7] (out)
                                           2337.302490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.302490   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.447754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009065    0.057714   15.850447 2322.562744 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.057714    0.000000 2322.562744 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029421    0.079733   12.139709 2334.702637 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079733    0.000000 2334.702637 v cell2/CBeast_in[7] (fpgacell)
     1    0.010760    0.041234    1.704393 2336.406982 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.041234    0.000000 2336.406982 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.165251    0.331056 2336.738037 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.165251    0.000227 2336.738281 v io_west_out[23] (out)
                                           2336.738281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.738281   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.011719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009320    0.037030    8.564712 2315.277100 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037030    0.000000 2315.277100 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.166009    0.329692 2315.606689 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.166009    0.000455 2315.607178 v io_north_out[3] (out)
                                           2315.607178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.607178   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.143066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011095    0.062014    8.500137 2315.212402 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.062014    0.000000 2315.212402 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034499    0.273793    0.341288 2315.553711 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.273793    0.000455 2315.554199 ^ io_north_out[0] (out)
                                           2315.554199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.554199   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.195801   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007479    0.034164    5.734591 2312.447021 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034164    0.000000 2312.447021 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.165256    0.327873 2312.774902 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.165256    0.000227 2312.775146 v io_west_out[19] (out)
                                           2312.775146   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.775146   data arrival time
---------------------------------------------------------------------------------------------
                                           5686.975098   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010539    0.062491    1.865374 2290.388672 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062491    0.000000 2290.388672 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030372    0.151849    2.015668 2292.404541 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.151849    0.000227 2292.404541 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028121    0.145083    1.895842 2294.300537 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145083    0.000000 2294.300537 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010521    0.062412    1.865146 2296.165527 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062412    0.000000 2296.165527 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020228    0.103561    1.587068 2297.752686 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.103561    0.000227 2297.752930 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012428    0.067546    7.514018 2305.266846 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.067546    0.000000 2305.266846 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007836    0.051291    1.445415 2306.712402 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051291    0.000000 2306.712402 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006179    0.041810    1.461103 2308.173584 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.041810    0.000000 2308.173584 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.271789    0.330601 2308.504150 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.271789    0.000227 2308.504395 ^ io_west_out[16] (out)
                                           2308.504395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.504395   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.246094   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.014563    0.078762    1.541366 2290.064697 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.078762    0.000227 2290.064941 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034031    0.270290    0.346518 2290.411377 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.270290    0.000227 2290.411621 ^ io_west_out[11] (out)
                                           2290.411621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.411621   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.338379   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007639    0.050171    1.948592 2265.637207 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050171    0.000000 2265.637207 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.026928    0.133819    2.123215 2267.760254 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.133819    0.000227 2267.760498 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031721    0.161629    1.860599 2269.621094 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.161629    0.000000 2269.621094 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007621    0.050092    1.948365 2271.569580 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050092    0.000000 2271.569580 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.025772    0.130752    1.621402 2273.190918 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.130752    0.000227 2273.191162 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028139    0.145165   15.332262 2288.523438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145165    0.000000 2288.523438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005600    0.039751    1.432227 2289.955566 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039751    0.000000 2289.955566 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271915    0.329692 2290.285400 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.271915    0.000455 2290.285645 ^ io_south_out[11] (out)
                                           2290.285645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.285645   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.463867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016123    0.085675    1.524541 2265.213135 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.085675    0.000227 2265.213379 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033924    0.269514    0.349246 2265.562500 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.269514    0.000227 2265.562744 ^ io_west_out[10] (out)
                                           2265.562744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.562744   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.187500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010639    0.063322    1.739863 2241.323486 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063322    0.000000 2241.323486 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027528    0.136549    1.938361 2243.261963 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.136549    0.000227 2243.262207 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025621    0.135505    1.824674 2245.086914 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135505    0.000000 2245.086914 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010621    0.063242    1.739636 2246.826416 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063242    0.000000 2246.826416 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028328    0.142664    1.393346 2248.219727 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.142664    0.000455 2248.220215 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031739    0.161712   15.468231 2263.688477 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.161712    0.000000 2263.688477 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.005947    0.040293    1.381295 2265.069824 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.040293    0.000000 2265.069824 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272384    0.330374 2265.400146 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.272384    0.000455 2265.400635 ^ io_south_out[10] (out)
                                           2265.400635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.400635   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.349609   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.008850    0.058642    1.594117 2241.177734 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.058642    0.000000 2241.177734 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.270805    0.337650 2241.515381 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.270805    0.000227 2241.515625 ^ io_west_out[9] (out)
                                           2241.515625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.515625   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.234375   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008539    0.054359    1.934950 2216.285889 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054359    0.000000 2216.285889 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023328    0.117644    2.153001 2218.438965 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.117644    0.000227 2218.438965 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014721    0.087379    1.962690 2220.401855 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087379    0.000000 2220.401855 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008521    0.054281    1.934723 2222.336426 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054281    0.000000 2222.336426 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018128    0.094868    1.703256 2224.039795 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.094868    0.000227 2224.040039 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025639    0.135586   15.543719 2239.583740 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.135586    0.000000 2239.583740 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005500    0.038513    1.313765 2240.897461 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.038513    0.000000 2240.897461 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272381    0.329464 2241.227051 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.272381    0.000455 2241.227295 ^ io_south_out[9] (out)
                                           2241.227295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.227295   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.522949   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007446    0.054382    1.738272 2216.089111 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.054382    0.000227 2216.089355 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.270709    0.335604 2216.425049 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.270709    0.000227 2216.425293 ^ io_west_out[8] (out)
                                           2216.425293   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.425293   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.325195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.012639    0.071803    5.136144 2202.173340 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.071803    0.000000 2202.173340 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014739    0.087459   12.177452 2214.350830 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087459    0.000000 2214.350830 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006373    0.044952    1.522949 2215.873779 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.044952    0.000000 2215.873779 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.271923    0.332193 2216.206055 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.271923    0.000455 2216.206543 ^ io_south_out[8] (out)
                                           2216.206543   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.206543   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.543457   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.009016    0.057922    6.028358 2203.065674 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.057922    0.000227 2203.065918 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034037    0.270321    0.336968 2203.402832 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.270321    0.000227 2203.403076 ^ io_west_out[2] (out)
                                           2203.403076   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.403076   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.347168   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.006400    0.041462    5.716629 2202.753906 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.041462    0.000000 2202.753906 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272385    0.330829 2203.084717 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.272385    0.000455 2203.085205 ^ io_south_out[2] (out)
                                           2203.085205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.085205   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.664551   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.011339    0.042599    1.705985 2198.743408 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.042599    0.000227 2198.743408 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034102    0.165263    0.331738 2199.075195 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.165263    0.000227 2199.075439 v io_west_out[7] (out)
                                           2199.075439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2199.075439   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.674805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007239    0.034235   16.004833 2179.251709 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034235    0.000000 2179.251709 v cell1/SBwest_in[2] (fpgacell)
     1    0.013128    0.044426    2.001116 2181.252686 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044426    0.000000 2181.252686 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015121    0.050732    1.343778 2182.596680 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050732    0.000000 2182.596680 v cell2/CBeast_in[2] (fpgacell)
     1    0.007221    0.034196    1.888111 2184.484619 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034196    0.000000 2184.484619 v cell3/SBwest_in[2] (fpgacell)
     1    0.030628    0.080240    1.260787 2185.745361 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080240    0.000455 2185.745850 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029454    0.079797   11.291377 2197.037354 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079797    0.000000 2197.037354 v cell0/CBeast_in[7] (fpgacell)
     1    0.005792    0.029641    1.537956 2198.575195 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029641    0.000000 2198.575195 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166203    0.326509 2198.901855 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.166203    0.000455 2198.902344 v io_south_out[7] (out)
                                           2198.902344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.902344   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.847656   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007941    0.035117    5.735728 2168.982666 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.035117    0.000227 2168.982910 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.165280    0.328328 2169.311035 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.165280    0.000227 2169.311279 v io_west_out[3] (out)
                                           2169.311279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.311279   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.438965   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006619    0.031233    5.594757 2168.841553 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031233    0.000000 2168.841553 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.166195    0.327191 2169.168701 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.166195    0.000455 2169.169189 v io_south_out[3] (out)
                                           2169.169189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2169.169189   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.580566   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006352    0.042504    1.461785 2164.708740 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.042504    0.000000 2164.708740 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.270742    0.330374 2165.039062 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.270742    0.000227 2165.039307 ^ io_west_out[0] (out)
                                           2165.039307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2165.039307   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.710449   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007839    0.051304    1.555918 2163.246826 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051304    0.000000 2163.246826 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005524    0.037917    1.375383 2164.622314 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.037917    0.000000 2164.622314 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272380    0.329237 2164.951416 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.272380    0.000455 2164.951904 ^ io_south_out[0] (out)
                                           2164.951904   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.951904   data arrival time
---------------------------------------------------------------------------------------------
                                           5834.797852   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003916    0.039750    0.021600 2000.021606 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.039750    0.000000 2000.021606 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011015    0.219361    0.243972 2000.265625 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.219361    0.000227 2000.265869 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035270    0.174890   16.427294 2016.693115 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.174890    0.000455 2016.693604 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012498    0.067823    7.761856 2024.455444 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.067823    0.000000 2024.455444 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.036941    0.182113    1.459284 2025.914795 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.182113    0.000455 2025.915161 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.007844    0.047714   16.046898 2041.962036 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.047714    0.000000 2041.962036 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012321    0.070371    1.753733 2043.715820 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070371    0.000000 2043.715820 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035228    0.174699    1.380386 2045.096191 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.174699    0.000455 2045.096680 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015139    0.087254   15.616707 2060.713379 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087254    0.000000 2060.713379 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013170    0.070750    1.781700 2062.495117 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.070750    0.000000 2062.495117 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030670    0.153170    1.231001 2063.726074 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.153170    0.000455 2063.726562 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012370    0.042979    7.813015 2071.539551 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.042979    0.000000 2071.539551 v cell2/SBsouth_in[3] (fpgacell)
     1    0.032970    0.085157    1.294666 2072.834229 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085157    0.000455 2072.834717 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019270    0.056518   11.800467 2084.635010 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.056518    0.000227 2084.635254 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019570    0.057156    1.291710 2085.927002 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057156    0.000227 2085.927246 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023370    0.117836    6.724122 2092.651367 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.117836    0.000227 2092.651611 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018170    0.095061    1.761691 2094.413330 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.095061    0.000227 2094.413574 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027570    0.136743   15.827937 2110.241455 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.136743    0.000227 2110.241699 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028398    0.142990    1.563876 2111.805664 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.142990    0.000455 2111.806152 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027002    0.134164   15.842488 2127.648438 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.134164    0.000227 2127.648682 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.025756    0.130680    1.732815 2129.381592 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.130680    0.000227 2129.381836 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030345    0.149260   15.656952 2145.038818 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.149260    0.000227 2145.039062 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020276    0.103780    1.792159 2146.831055 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.103780    0.000227 2146.831299 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009039    0.057600   14.859552 2161.690918 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.057600    0.000000 2161.690918 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005390    0.037367    1.463604 2163.154541 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.037367    0.000000 2163.154541 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.272379    0.329010 2163.483643 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.272379    0.000455 2163.483887 ^ io_south_out[16] (out)
                                           2163.483887   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.483887   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.265625   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022034    0.164180    0.112496    0.112496 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000    0.112496 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309780    0.422276 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000271    0.422546 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340903    0.763450 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.183998    0.003959    0.767408 ^ cell3/clk (fpgacell)
     3    0.079893    0.384987    2.013634    2.781043 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.385108    0.006501    2.787544 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.108956    0.830325    0.858915    3.646459 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.831028    0.020142    3.666601 ^ config_data_out (out)
                                              3.666601   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -3.666601   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.083984   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012030    0.095017    0.062528 2000.062622 ^ config_en (in)
                                                         config_en (net)
                      0.095017    0.000000 2000.062622 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.123095    0.229124    0.310820 2000.373413 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.229175    0.002956 2000.376343 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.184425    0.337103    0.421551 2000.797852 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.346081    0.043656 2000.841553 ^ cell0/config_en (fpgacell)
                                           2000.841553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.239722    0.009095 10000.809570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.559570   clock uncertainty
                                  0.000000 10000.559570   clock reconvergence pessimism
                                 -2.286230 9998.272461   library setup time
                                           9998.272461   data required time
---------------------------------------------------------------------------------------------
                                           9998.272461   data required time
                                           -2000.841553   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.430664   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012030    0.095017    0.062528 2000.062622 ^ config_en (in)
                                                         config_en (net)
                      0.095017    0.000000 2000.062622 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.123095    0.229124    0.310820 2000.373413 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.229175    0.002956 2000.376343 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.184425    0.337103    0.421551 2000.797852 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.342706    0.035016 2000.832886 ^ cell1/config_en (fpgacell)
                                           2000.832886   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.242553    0.022737 10000.823242 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.573242   clock uncertainty
                                  0.000000 10000.573242   clock reconvergence pessimism
                                 -2.286230 9998.286133   library setup time
                                           9998.286133   data required time
---------------------------------------------------------------------------------------------
                                           9998.286133   data required time
                                           -2000.832886   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.453613   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012030    0.095017    0.062528 2000.062622 ^ config_en (in)
                                                         config_en (net)
                      0.095017    0.000000 2000.062622 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.123095    0.229124    0.310820 2000.373413 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.230268    0.012960 2000.386353 ^ cell2/config_en (fpgacell)
                                           2000.386353   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.184036    0.004547 10000.767578 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -2.286230 9998.231445   library setup time
                                           9998.231445   data required time
---------------------------------------------------------------------------------------------
                                           9998.231445   data required time
                                           -2000.386353   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.844727   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012030    0.095017    0.062528 2000.062622 ^ config_en (in)
                                                         config_en (net)
                      0.095017    0.000000 2000.062622 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.123095    0.229124    0.310820 2000.373413 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.229203    0.003638 2000.377075 ^ cell3/config_en (fpgacell)
                                           2000.377075   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.183998    0.004547 10000.767578 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -2.286230 9998.231445   library setup time
                                           9998.231445   data required time
---------------------------------------------------------------------------------------------
                                           9998.231445   data required time
                                           -2000.377075   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.854004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011340    0.090283    0.059117 2000.059204 ^ nrst (in)
                                                         nrst (net)
                      0.090283    0.000000 2000.059204 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.117035    0.218998    0.301270 2000.360474 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.219068    0.003183 2000.363647 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.175415    0.321827    0.410410 2000.774048 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.329624    0.039790 2000.813843 ^ cell0/nrst (fpgacell)
                                           2000.813843   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.239722    0.009095 10000.809570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.559570   clock uncertainty
                                  0.000000 10000.559570   clock reconvergence pessimism
                                 -1.362410 9999.197266   library setup time
                                           9999.197266   data required time
---------------------------------------------------------------------------------------------
                                           9999.197266   data required time
                                           -2000.813843   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.383301   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011340    0.090283    0.059117 2000.059204 ^ nrst (in)
                                                         nrst (net)
                      0.090283    0.000000 2000.059204 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.117035    0.218998    0.301270 2000.360474 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.219068    0.003183 2000.363647 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.175415    0.321827    0.410410 2000.774048 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.326935    0.032742 2000.806763 ^ cell1/nrst (fpgacell)
                                           2000.806763   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.242553    0.022737 10000.823242 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.573242   clock uncertainty
                                  0.000000 10000.573242   clock reconvergence pessimism
                                 -1.362410 9999.210938   library setup time
                                           9999.210938   data required time
---------------------------------------------------------------------------------------------
                                           9999.210938   data required time
                                           -2000.806763   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.403809   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011340    0.090283    0.059117 2000.059204 ^ nrst (in)
                                                         nrst (net)
                      0.090283    0.000000 2000.059204 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.117035    0.218998    0.301270 2000.360474 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.220124    0.012733 2000.373169 ^ cell2/nrst (fpgacell)
                                           2000.373169   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.184036    0.004547 10000.767578 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -1.362410 9999.155273   library setup time
                                           9999.155273   data required time
---------------------------------------------------------------------------------------------
                                           9999.155273   data required time
                                           -2000.373169   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.782227   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011340    0.090283    0.059117 2000.059204 ^ nrst (in)
                                                         nrst (net)
                      0.090283    0.000000 2000.059204 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.117035    0.218998    0.301270 2000.360474 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.219087    0.003638 2000.364136 ^ cell3/nrst (fpgacell)
                                           2000.364136   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.183998    0.004547 10000.767578 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                 -1.362410 9999.155273   library setup time
                                           9999.155273   data required time
---------------------------------------------------------------------------------------------
                                           9999.155273   data required time
                                           -2000.364136   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.791504   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003769    0.022224    0.012278 2000.012329 v config_data_in (in)
                                                         config_data_in (net)
                      0.022224    0.000000 2000.012329 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.040940    0.160082    0.318551 2000.330933 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.160117    0.002274 2000.333130 v cell0/config_data_in (fpgacell)
                                           2000.333130   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.239722    0.009095 10000.809570 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.559570   clock uncertainty
                                  0.000000 10000.559570   clock reconvergence pessimism
                                  0.146400 10000.706055   library setup time
                                           10000.706055   data required time
---------------------------------------------------------------------------------------------
                                           10000.706055   data required time
                                           -2000.333130   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.372070   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022034    0.164180    0.112496    0.112496 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000    0.112496 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309780    0.422276 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.006811    0.429087 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371181    0.800268 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.242553    0.022559    0.822827 ^ cell1/clk (fpgacell)
     3    0.134818    0.648385    2.166948    2.989774 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.653176    0.047278    3.037053 ^ cell2/config_data_in (fpgacell)
                                              3.037053   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.184036    0.004547 10000.767578 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                  0.295790 10000.813477   library setup time
                                           10000.813477   data required time
---------------------------------------------------------------------------------------------
                                           10000.813477   data required time
                                             -3.037053   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.776367   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022034    0.164180    0.112496    0.112496 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000    0.112496 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309780    0.422276 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.006811    0.429087 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371181    0.800268 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.239722    0.009127    0.809395 ^ cell0/clk (fpgacell)
     3    0.113311    0.545191    2.110755    2.920151 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.547162    0.028353    2.948504 ^ cell1/config_data_in (fpgacell)
                                              2.948504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.116396    0.007276 10000.429688 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.142421    0.239225    0.371074 10000.800781 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.242553    0.022737 10000.823242 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.573242   clock uncertainty
                                  0.000000 10000.573242   clock reconvergence pessimism
                                  0.295790 10000.868164   library setup time
                                           10000.868164   data required time
---------------------------------------------------------------------------------------------
                                           10000.868164   data required time
                                             -2.948504   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.919922   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022034    0.164180    0.112496    0.112496 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000    0.112496 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309780    0.422276 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000271    0.422546 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340903    0.763450 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.184036    0.004494    0.767944 ^ cell2/clk (fpgacell)
     3    0.087026    0.421446    2.028667    2.796611 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.422930    0.021846    2.818457 ^ cell3/config_data_in (fpgacell)
                                              2.818457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022034    0.164180    0.112777 10000.113281 ^ clk (in)
                                                         clk (net)
                      0.164191    0.000000 10000.113281 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.056334    0.115727    0.309228 10000.421875 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.115727    0.000909 10000.422852 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105517    0.183783    0.340151 10000.762695 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.183998    0.004547 10000.767578 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.517578   clock uncertainty
                                  0.000000 10000.517578   clock reconvergence pessimism
                                  0.295790 10000.813477   library setup time
                                           10000.813477   data required time
---------------------------------------------------------------------------------------------
                                           10000.813477   data required time
                                             -2.818457   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.994141   slack (MET)



