<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART1::CR2 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html">USART1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html">CR2</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART1::CR2 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 2.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aee373945e2201ebc31c33d1171868041"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#aee373945e2201ebc31c33d1171868041">ADD4</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 28, 4 &gt;</td></tr>
<tr class="memdesc:aee373945e2201ebc31c33d1171868041"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the USART node.  <a href="#aee373945e2201ebc31c33d1171868041">More...</a><br /></td></tr>
<tr class="separator:aee373945e2201ebc31c33d1171868041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7068687b1ea201974525f3f3ab55a636"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a7068687b1ea201974525f3f3ab55a636">ADD0</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 24, 4 &gt;</td></tr>
<tr class="memdesc:a7068687b1ea201974525f3f3ab55a636"><td class="mdescLeft">&#160;</td><td class="mdescRight">Address of the USART node.  <a href="#a7068687b1ea201974525f3f3ab55a636">More...</a><br /></td></tr>
<tr class="separator:a7068687b1ea201974525f3f3ab55a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250135f8c54ea3b7e057bf577f564e18"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a250135f8c54ea3b7e057bf577f564e18">RTOEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 23, 1 &gt;</td></tr>
<tr class="memdesc:a250135f8c54ea3b7e057bf577f564e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout enable.  <a href="#a250135f8c54ea3b7e057bf577f564e18">More...</a><br /></td></tr>
<tr class="separator:a250135f8c54ea3b7e057bf577f564e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a428b7957e50253c3cbd70c9cbe3793"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a3a428b7957e50253c3cbd70c9cbe3793">ABRMOD</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 21, 2 &gt;</td></tr>
<tr class="memdesc:a3a428b7957e50253c3cbd70c9cbe3793"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate mode.  <a href="#a3a428b7957e50253c3cbd70c9cbe3793">More...</a><br /></td></tr>
<tr class="separator:a3a428b7957e50253c3cbd70c9cbe3793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56b2485a8e0ac142a81c39b1c9efb958"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a56b2485a8e0ac142a81c39b1c9efb958">ABREN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 20, 1 &gt;</td></tr>
<tr class="memdesc:a56b2485a8e0ac142a81c39b1c9efb958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto baud rate enable.  <a href="#a56b2485a8e0ac142a81c39b1c9efb958">More...</a><br /></td></tr>
<tr class="separator:a56b2485a8e0ac142a81c39b1c9efb958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a791c6efd88788df81f54e082e153a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a88a791c6efd88788df81f54e082e153a">MSBFIRST</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 19, 1 &gt;</td></tr>
<tr class="memdesc:a88a791c6efd88788df81f54e082e153a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Most significant bit first.  <a href="#a88a791c6efd88788df81f54e082e153a">More...</a><br /></td></tr>
<tr class="separator:a88a791c6efd88788df81f54e082e153a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae10677255c6514e4e48969b9f0836397"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#ae10677255c6514e4e48969b9f0836397">DATAINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 18, 1 &gt;</td></tr>
<tr class="memdesc:ae10677255c6514e4e48969b9f0836397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Binary data inversion.  <a href="#ae10677255c6514e4e48969b9f0836397">More...</a><br /></td></tr>
<tr class="separator:ae10677255c6514e4e48969b9f0836397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911c6d9883b913a92e10748e99cc7e70"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a911c6d9883b913a92e10748e99cc7e70">TXINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 17, 1 &gt;</td></tr>
<tr class="memdesc:a911c6d9883b913a92e10748e99cc7e70"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pin active level inversion.  <a href="#a911c6d9883b913a92e10748e99cc7e70">More...</a><br /></td></tr>
<tr class="separator:a911c6d9883b913a92e10748e99cc7e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b82dfce9c5338ffa89710745a827cd9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a6b82dfce9c5338ffa89710745a827cd9">RXINV</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 16, 1 &gt;</td></tr>
<tr class="memdesc:a6b82dfce9c5338ffa89710745a827cd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX pin active level inversion.  <a href="#a6b82dfce9c5338ffa89710745a827cd9">More...</a><br /></td></tr>
<tr class="separator:a6b82dfce9c5338ffa89710745a827cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a770425b1e936784bbcc95a49215e4223"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a770425b1e936784bbcc95a49215e4223">SWAP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 15, 1 &gt;</td></tr>
<tr class="memdesc:a770425b1e936784bbcc95a49215e4223"><td class="mdescLeft">&#160;</td><td class="mdescRight">Swap TX/RX pins.  <a href="#a770425b1e936784bbcc95a49215e4223">More...</a><br /></td></tr>
<tr class="separator:a770425b1e936784bbcc95a49215e4223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a765f51b368be4ececf580ca88b32b20c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a765f51b368be4ececf580ca88b32b20c">LINEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 14, 1 &gt;</td></tr>
<tr class="memdesc:a765f51b368be4ececf580ca88b32b20c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN mode enable.  <a href="#a765f51b368be4ececf580ca88b32b20c">More...</a><br /></td></tr>
<tr class="separator:a765f51b368be4ececf580ca88b32b20c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51931161779c0dce24625a8d8ddbfbc5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a51931161779c0dce24625a8d8ddbfbc5">STOP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 12, 2 &gt;</td></tr>
<tr class="memdesc:a51931161779c0dce24625a8d8ddbfbc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">STOP bits.  <a href="#a51931161779c0dce24625a8d8ddbfbc5">More...</a><br /></td></tr>
<tr class="separator:a51931161779c0dce24625a8d8ddbfbc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5faa07fd5a4599e83eb742ee59f7bb71"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a5faa07fd5a4599e83eb742ee59f7bb71">CLKEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 11, 1 &gt;</td></tr>
<tr class="memdesc:a5faa07fd5a4599e83eb742ee59f7bb71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock enable.  <a href="#a5faa07fd5a4599e83eb742ee59f7bb71">More...</a><br /></td></tr>
<tr class="separator:a5faa07fd5a4599e83eb742ee59f7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384a2a062ea205a6cde9a249931f91f8"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a384a2a062ea205a6cde9a249931f91f8">CPOL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 10, 1 &gt;</td></tr>
<tr class="memdesc:a384a2a062ea205a6cde9a249931f91f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a384a2a062ea205a6cde9a249931f91f8">More...</a><br /></td></tr>
<tr class="separator:a384a2a062ea205a6cde9a249931f91f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ce3e0d808571b94e34e20d04b4d717"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#ac1ce3e0d808571b94e34e20d04b4d717">CPHA</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 9, 1 &gt;</td></tr>
<tr class="memdesc:ac1ce3e0d808571b94e34e20d04b4d717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#ac1ce3e0d808571b94e34e20d04b4d717">More...</a><br /></td></tr>
<tr class="separator:ac1ce3e0d808571b94e34e20d04b4d717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9da2fe753b6300c4a05b3de1e6f14212"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a9da2fe753b6300c4a05b3de1e6f14212">LBCL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 8, 1 &gt;</td></tr>
<tr class="memdesc:a9da2fe753b6300c4a05b3de1e6f14212"><td class="mdescLeft">&#160;</td><td class="mdescRight">Last bit clock pulse.  <a href="#a9da2fe753b6300c4a05b3de1e6f14212">More...</a><br /></td></tr>
<tr class="separator:a9da2fe753b6300c4a05b3de1e6f14212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc1ac985b0cf3e87eb1fc332b9fddc9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a7cc1ac985b0cf3e87eb1fc332b9fddc9">LBDIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 6, 1 &gt;</td></tr>
<tr class="memdesc:a7cc1ac985b0cf3e87eb1fc332b9fddc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection interrupt enable.  <a href="#a7cc1ac985b0cf3e87eb1fc332b9fddc9">More...</a><br /></td></tr>
<tr class="separator:a7cc1ac985b0cf3e87eb1fc332b9fddc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb45c765de7a7a9fd27fe27b94fabc19"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#acb45c765de7a7a9fd27fe27b94fabc19">LBDL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 5, 1 &gt;</td></tr>
<tr class="memdesc:acb45c765de7a7a9fd27fe27b94fabc19"><td class="mdescLeft">&#160;</td><td class="mdescRight">LIN break detection length.  <a href="#acb45c765de7a7a9fd27fe27b94fabc19">More...</a><br /></td></tr>
<tr class="separator:acb45c765de7a7a9fd27fe27b94fabc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d6a86531e56546e9c491781fd92f6cb"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a9d6a86531e56546e9c491781fd92f6cb">ADDM7</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 4, 1 &gt;</td></tr>
<tr class="memdesc:a9d6a86531e56546e9c491781fd92f6cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">7-bit Address Detection/4-bit Address Detection  <a href="#a9d6a86531e56546e9c491781fd92f6cb">More...</a><br /></td></tr>
<tr class="separator:a9d6a86531e56546e9c491781fd92f6cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 2. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aee373945e2201ebc31c33d1171868041"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#aee373945e2201ebc31c33d1171868041">STM32LIB::reg::USART1::CR2::ADD4</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 28, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the USART node. </p>

</div>
</div>
<a class="anchor" id="a7068687b1ea201974525f3f3ab55a636"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a7068687b1ea201974525f3f3ab55a636">STM32LIB::reg::USART1::CR2::ADD0</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 24, 4&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Address of the USART node. </p>

</div>
</div>
<a class="anchor" id="a250135f8c54ea3b7e057bf577f564e18"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a250135f8c54ea3b7e057bf577f564e18">STM32LIB::reg::USART1::CR2::RTOEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 23, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout enable. </p>

</div>
</div>
<a class="anchor" id="a3a428b7957e50253c3cbd70c9cbe3793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a3a428b7957e50253c3cbd70c9cbe3793">STM32LIB::reg::USART1::CR2::ABRMOD</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 21, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate mode. </p>

</div>
</div>
<a class="anchor" id="a56b2485a8e0ac142a81c39b1c9efb958"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a56b2485a8e0ac142a81c39b1c9efb958">STM32LIB::reg::USART1::CR2::ABREN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 20, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto baud rate enable. </p>

</div>
</div>
<a class="anchor" id="a88a791c6efd88788df81f54e082e153a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a88a791c6efd88788df81f54e082e153a">STM32LIB::reg::USART1::CR2::MSBFIRST</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 19, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Most significant bit first. </p>

</div>
</div>
<a class="anchor" id="ae10677255c6514e4e48969b9f0836397"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#ae10677255c6514e4e48969b9f0836397">STM32LIB::reg::USART1::CR2::DATAINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 18, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Binary data inversion. </p>

</div>
</div>
<a class="anchor" id="a911c6d9883b913a92e10748e99cc7e70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a911c6d9883b913a92e10748e99cc7e70">STM32LIB::reg::USART1::CR2::TXINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 17, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TX pin active level inversion. </p>

</div>
</div>
<a class="anchor" id="a6b82dfce9c5338ffa89710745a827cd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a6b82dfce9c5338ffa89710745a827cd9">STM32LIB::reg::USART1::CR2::RXINV</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 16, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RX pin active level inversion. </p>

</div>
</div>
<a class="anchor" id="a770425b1e936784bbcc95a49215e4223"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a770425b1e936784bbcc95a49215e4223">STM32LIB::reg::USART1::CR2::SWAP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Swap TX/RX pins. </p>

</div>
</div>
<a class="anchor" id="a765f51b368be4ececf580ca88b32b20c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a765f51b368be4ececf580ca88b32b20c">STM32LIB::reg::USART1::CR2::LINEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN mode enable. </p>

</div>
</div>
<a class="anchor" id="a51931161779c0dce24625a8d8ddbfbc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a51931161779c0dce24625a8d8ddbfbc5">STM32LIB::reg::USART1::CR2::STOP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 12, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>STOP bits. </p>

</div>
</div>
<a class="anchor" id="a5faa07fd5a4599e83eb742ee59f7bb71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a5faa07fd5a4599e83eb742ee59f7bb71">STM32LIB::reg::USART1::CR2::CLKEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock enable. </p>

</div>
</div>
<a class="anchor" id="a384a2a062ea205a6cde9a249931f91f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a384a2a062ea205a6cde9a249931f91f8">STM32LIB::reg::USART1::CR2::CPOL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

</div>
</div>
<a class="anchor" id="ac1ce3e0d808571b94e34e20d04b4d717"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#ac1ce3e0d808571b94e34e20d04b4d717">STM32LIB::reg::USART1::CR2::CPHA</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

</div>
</div>
<a class="anchor" id="a9da2fe753b6300c4a05b3de1e6f14212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a9da2fe753b6300c4a05b3de1e6f14212">STM32LIB::reg::USART1::CR2::LBCL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Last bit clock pulse. </p>

</div>
</div>
<a class="anchor" id="a7cc1ac985b0cf3e87eb1fc332b9fddc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a7cc1ac985b0cf3e87eb1fc332b9fddc9">STM32LIB::reg::USART1::CR2::LBDIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection interrupt enable. </p>

</div>
</div>
<a class="anchor" id="acb45c765de7a7a9fd27fe27b94fabc19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#acb45c765de7a7a9fd27fe27b94fabc19">STM32LIB::reg::USART1::CR2::LBDL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LIN break detection length. </p>

</div>
</div>
<a class="anchor" id="a9d6a86531e56546e9c491781fd92f6cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r2.html#a9d6a86531e56546e9c491781fd92f6cb">STM32LIB::reg::USART1::CR2::ADDM7</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013804, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7-bit Address Detection/4-bit Address Detection </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
