==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'deconvo-algo/deconv-algo.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 95.922 ; gain = 46.316
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 95.922 ; gain = 46.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 102.633 ; gain = 53.027
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 106.262 ; gain = 56.656
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'OFEAT_DEPTH_LOOP' (deconvo-algo/deconv-algo.cpp:18) in function 'deconvolution' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'KERNEL_ROW_LOOP' (deconvo-algo/deconv-algo.cpp:20) in function 'deconvolution' completely.
INFO: [XFORM 203-501] Unrolling loop 'KERNEL_COL_LOOP' (deconvo-algo/deconv-algo.cpp:21) in function 'deconvolution' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 131.957 ; gain = 82.352
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'IFEAT_COL_LOOP' (deconvo-algo/deconv-algo.cpp:17:61) in function 'deconvolution' : 
                         the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'IFEAT_ROW_LOOP' (deconvo-algo/deconv-algo.cpp:16:60) in function 'deconvolution' : 
                         the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'IFEAT_DEPTH_LOOP' (deconvo-algo/deconv-algo.cpp:15:60) in function 'deconvolution'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 133.453 ; gain = 83.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'deconvolution' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'deconvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OFEAT_DEPTH_LOOP'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('kernel_V_load_2', deconvo-algo/deconv-algo.cpp:25) on array 'kernel_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'kernel_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 5, Depth: 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 11.353 seconds; current allocated memory: 87.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 87.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'deconvolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'deconvolution/kernel_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconvolution/ifeat_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'deconvolution/ofeat_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'deconvolution' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'deconvolution'.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 88.590 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 133.453 ; gain = 83.848
INFO: [SYSC 207-301] Generating SystemC RTL for deconvolution.
INFO: [VHDL 208-304] Generating VHDL RTL for deconvolution.
INFO: [VLOG 209-307] Generating Verilog RTL for deconvolution.
INFO: [HLS 200-112] Total elapsed time: 12.425 seconds; peak allocated memory: 88.590 MB.
