
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -373.81

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -22.67

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -22.67

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.58   18.04   36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.05    0.03   36.08 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.84    7.29   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.84    0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.38   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.38   data arrival time
-----------------------------------------------------------------------------
                                 34.99   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.90   30.52   43.09   43.09 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.52    0.18   43.27 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.25   69.10  112.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.25    0.07  112.44 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.14   19.12   42.49  154.93 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.12    0.02  154.95 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.81   21.94  176.89 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.81    0.01  176.90 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.80   20.29  197.19 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.82    0.20  197.39 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.51   16.01   20.34  217.73 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.01    0.01  217.75 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.96   24.04  241.78 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.96    0.01  241.79 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.18   10.30   28.85  270.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.30    0.03  270.67 ^ resp_msg[13] (out)
                                270.67   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.67   data arrival time
-----------------------------------------------------------------------------
                                -22.67   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.90   30.52   43.09   43.09 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.52    0.18   43.27 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.25   69.10  112.37 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.25    0.07  112.44 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.14   19.12   42.49  154.93 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.12    0.02  154.95 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.70    8.81   21.94  176.89 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.81    0.01  176.90 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.87   11.80   20.29  197.19 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.82    0.20  197.39 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.51   16.01   20.34  217.73 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.01    0.01  217.75 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.09   10.96   24.04  241.78 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.96    0.01  241.79 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.18   10.30   28.85  270.64 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 10.30    0.03  270.67 ^ resp_msg[13] (out)
                                270.67   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -270.67   data arrival time
-----------------------------------------------------------------------------
                                -22.67   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
233.52813720703125

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7298

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.77206039428711

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8148

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.76   42.76 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  68.76  111.52 v _569_/SN (HAxp5_ASAP7_75t_R)
  38.25  149.77 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.77  167.54 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.47  188.01 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.35  208.36 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.33  225.68 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.92  252.60 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.20  278.80 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.23  289.03 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.72  314.75 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.02  314.77 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         314.77   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.95  299.05   library setup time
         299.05   data required time
---------------------------------------------------------
         299.05   data required time
        -314.77   data arrival time
---------------------------------------------------------
         -15.72   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.06   36.06 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.38 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.38   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.38   data arrival time
---------------------------------------------------------
          34.99   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
270.6705

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-22.6704

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-8.375645

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          68.0%      32.0%       0.0%
