`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 16.01.2026 23:27:50
// Design Name: 
// Module Name: decoder_4X16
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module decoder_4x16 (
    input  [3:0] a,
    output reg [15:0] y
);

    always @(*) begin
        case (a)
            4'd0:  y = 16'b0000_0000_0000_0001;
            4'd1:  y = 16'b0000_0000_0000_0010;
            4'd2:  y = 16'b0000_0000_0000_0100;
            4'd3:  y = 16'b0000_0000_0000_1000;
            4'd4:  y = 16'b0000_0000_0001_0000;
            4'd5:  y = 16'b0000_0000_0010_0000;
            4'd6:  y = 16'b0000_0000_0100_0000;
            4'd7:  y = 16'b0000_0000_1000_0000;
            4'd8:  y = 16'b0000_0001_0000_0000;
            4'd9:  y = 16'b0000_0010_0000_0000;
            4'd10: y = 16'b0000_0100_0000_0000;
            4'd11: y = 16'b0000_1000_0000_0000;
            4'd12: y = 16'b0001_0000_0000_0000;
            4'd13: y = 16'b0010_0000_0000_0000;
            4'd14: y = 16'b0100_0000_0000_0000;
            4'd15: y = 16'b1000_0000_0000_0000;
            default: y = 16'b0;
        endcase
    end

endmodule

