/// Auto-generated register definitions for GPIOF
/// Family: stm32f0
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>

namespace alloy::hal::st::stm32f0::gpiof {

// ============================================================================
// GPIOF - General-purpose I/Os
// Base Address: 0x48001400
// ============================================================================

/// GPIOF Register Structure
struct GPIOF_Registers {
    /// GPIO port mode register
    /// Offset: 0x0000
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t MODER;

    /// GPIO port output type register
    /// Offset: 0x0004
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OTYPER;

    /// GPIO port output speed register
    /// Offset: 0x0008
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t OSPEEDR;

    /// GPIO port pull-up/pull-down register
    /// Offset: 0x000C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t PUPDR;

    /// GPIO port input data register
    /// Offset: 0x0010
    /// Reset value: 0x00000000
    /// Access: read-only
    volatile uint32_t IDR;

    /// GPIO port output data register
    /// Offset: 0x0014
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t ODR;

    /// GPIO port bit set/reset register
    /// Offset: 0x0018
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BSRR;

    /// GPIO port configuration lock register
    /// Offset: 0x001C
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t LCKR;

    /// GPIO alternate function low register
    /// Offset: 0x0020
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AFRL;

    /// GPIO alternate function high register
    /// Offset: 0x0024
    /// Reset value: 0x00000000
    /// Access: read-write
    volatile uint32_t AFRH;

    /// Port bit reset register
    /// Offset: 0x0028
    /// Reset value: 0x00000000
    /// Access: write-only
    volatile uint32_t BRR;
};

static_assert(sizeof(GPIOF_Registers) >= 44, "GPIOF_Registers size mismatch");

/// GPIOF peripheral instance
inline GPIOF_Registers* GPIOF() {
    return reinterpret_cast<GPIOF_Registers*>(0x48001400);
}

}  // namespace alloy::hal::st::stm32f0::gpiof
