Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs_tb_0_isim_beh.exe" -prj "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs_tb_0_beh.prj" "work.pcs_tb_0" "work.glbl" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/../mux_1_bit/mux_1_bit.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/../adder_16_bit/adder_16_bit.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs.v" into library work
Analyzing Verilog file "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs_tb_0.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs_tb_0.v" Line 20: Port RArestore is not connected to this instance
WARNING:HDLCompiler:189 - "/home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs.v" Line 30: Size mismatch in connection of port <B>. Formal port size is 16-bit while actual signal size is 1-bit.
Completed static elaboration
Fuse Memory Usage: 82932 KB
Fuse CPU Usage: 1240 ms
Compiling module adder_16_bit
Compiling module mux_1_bit
Compiling module pcs
Compiling module pcs_tb_0
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/bailey/comparch/3B-dripchar-eckelsjd-morganbm-tuey/Implementation/program_counting_system/pcs_tb_0_isim_beh.exe
Fuse Memory Usage: 1167428 KB
Fuse CPU Usage: 1260 ms
GCC CPU Usage: 180 ms
