Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 4f88569147944da7aa615e5fbf375569 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXITrigger_v1_0_tb_behav xil_defaultlib.AXITrigger_v1_0_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch_imp of entity xil_defaultlib.AXITrigger_v1_0_S00_AXI [axitrigger_v1_0_s00_axi_default]
Compiling architecture arch_imp of entity xil_defaultlib.AXITrigger_v1_0 [axitrigger_v1_0_default]
Compiling architecture behavioral of entity xil_defaultlib.axitrigger_v1_0_tb
Built simulation snapshot AXITrigger_v1_0_tb_behav
