
*** Running vivado
    with args -log design_1_PWM_Decoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PWM_Decoder_0_0.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_PWM_Decoder_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/88691/project/hw2_pwm_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/88691/project/RGB_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top design_1_PWM_Decoder_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1788 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 393.004 ; gain = 97.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_PWM_Decoder_0_0' [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/sources_1/bd/design_1/ip/design_1_PWM_Decoder_0_0/synth/design_1_PWM_Decoder_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'PWM_Decoder' [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/sources_1/imports/Desktop/PWM_Decoder.v:1]
	Parameter red bound to: 0 - type: integer 
	Parameter orange bound to: 1 - type: integer 
	Parameter yellow bound to: 2 - type: integer 
	Parameter green bound to: 3 - type: integer 
	Parameter blue bound to: 4 - type: integer 
	Parameter indigo bound to: 5 - type: integer 
	Parameter purple bound to: 6 - type: integer 
	Parameter s_reset bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/sources_1/imports/Desktop/PWM_Decoder.v:20]
INFO: [Synth 8-226] default block is never used [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/sources_1/imports/Desktop/PWM_Decoder.v:34]
INFO: [Synth 8-6155] done synthesizing module 'PWM_Decoder' (1#1) [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/sources_1/imports/Desktop/PWM_Decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_PWM_Decoder_0_0' (2#1) [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/sources_1/bd/design_1/ip/design_1_PWM_Decoder_0_0/synth/design_1_PWM_Decoder_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 447.832 ; gain = 152.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 447.832 ; gain = 152.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 447.832 ; gain = 152.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/constrs_1/imports/hw2_1/PWM_ooc.xdc] for cell 'inst'
WARNING: [Vivado 12-508] No pins matched 'div_0/clk_div_reg/Q'. [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/constrs_1/imports/hw2_1/PWM_ooc.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-objects [get_pins div_0/clk_div_reg/Q]'. [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/constrs_1/imports/hw2_1/PWM_ooc.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [c:/Users/88691/project/hw2_bd/hw2_bd.srcs/Users/88691/project/hw2_pwm_ip/hw2_pwm_ip.srcs/constrs_1/imports/hw2_1/PWM_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/88691/project/hw2_bd/hw2_bd.runs/design_1_PWM_Decoder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/88691/project/hw2_bd/hw2_bd.runs/design_1_PWM_Decoder_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 790.238 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 790.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 790.238 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 790.238 ; gain = 495.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/88691/project/hw2_bd/hw2_bd.runs/design_1_PWM_Decoder_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 790.238 ; gain = 495.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'PWM_Decoder'
INFO: [Synth 8-5544] ROM "B_time_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "G_time_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "R_time_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                         00000001 |                              111
                     red |                         00000010 |                              000
                  orange |                         00000100 |                              001
                  yellow |                         00001000 |                              010
                   green |                         00010000 |                              011
                    blue |                         00100000 |                              100
                  indigo |                         01000000 |                              101
                  purple |                         10000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cstate_reg' using encoding 'one-hot' in module 'PWM_Decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 790.238 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PWM_Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[0]' (FD) to 'inst/B_time_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[1]' (FD) to 'inst/B_time_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[2]' (FD) to 'inst/B_time_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[3]' (FD) to 'inst/B_time_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[4]' (FD) to 'inst/B_time_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/B_time_out_reg[5]' (FD) to 'inst/B_time_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/G_time_out_reg[0]' (FD) to 'inst/G_time_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/G_time_out_reg[1]' (FD) to 'inst/G_time_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/G_time_out_reg[3]' (FD) to 'inst/G_time_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/G_time_out_reg[5]' (FD) to 'inst/G_time_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[0]' (FD) to 'inst/R_time_out_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[1]' (FD) to 'inst/R_time_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[2]' (FD) to 'inst/R_time_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[3]' (FD) to 'inst/R_time_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[4]' (FD) to 'inst/R_time_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/R_time_out_reg[5]' (FD) to 'inst/R_time_out_reg[6]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 790.238 ; gain = 495.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 803.957 ; gain = 508.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     7|
|2     |LUT2   |     3|
|3     |LUT3   |     5|
|4     |LUT4   |     8|
|5     |LUT5   |     4|
|6     |LUT6   |    29|
|7     |FDCE   |    34|
|8     |FDPE   |     1|
|9     |FDRE   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------+------+
|      |Instance |Module      |Cells |
+------+---------+------------+------+
|1     |top      |            |    99|
|2     |  inst   |PWM_Decoder |    99|
+------+---------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 824.293 ; gain = 186.797
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 824.293 ; gain = 529.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 825.551 ; gain = 538.059
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/88691/project/hw2_bd/hw2_bd.runs/design_1_PWM_Decoder_0_0_synth_1/design_1_PWM_Decoder_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PWM_Decoder_0_0, cache-ID = bb93ab95ca3878f7
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 825.551 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/88691/project/hw2_bd/hw2_bd.runs/design_1_PWM_Decoder_0_0_synth_1/design_1_PWM_Decoder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PWM_Decoder_0_0_utilization_synth.rpt -pb design_1_PWM_Decoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct  9 21:39:04 2019...
