# Digital-VLSI-SoC-design-and-planning

## Contents
## 📘 Day 1 - Inception of Open-Source EDA, OpenLANE and Sky130 PDK 

### 🔬 Theory
This section introduces the basics of open-source EDA tools, OpenLANE flow, and Sky130 PDK. It explains how open-source efforts enable VLSI enthusiasts and students to carry out industry-grade digital SoC implementation flows.

### ⚙️ Implementation

#### Tasks:

- ✅ Run `picorv32a` design synthesis using OpenLANE flow and generate necessary outputs  
- ✅ Calculate the Flop Ratio

1. Run 'picorv32a' design synthesis using OpenLANE flow and generate necessary outputs.
![image](https://github.com/rinki89/Digital-VLSI-SoC-design-and-planning/blob/main/Day1/flow%20.png)

## 📘 Day 2 - Good floorplan vs bad floorplan and introduction to library cells

### 🔬 Theory

### ⚙️ Implementation

#### Tasks:
   
- ✅ Run the picorv32a design floorplanning using the OpenLANE flow, and generate the necessary output files.
- ✅ Calculate the die area in microns using the values from the generated floorplan DEF file:
-              Die Area=Die Width (µm)×Die Height (µm)
- ✅ Load the generated floorplan DEF file in the Magic layout tool and explore the floorplan.
- ✅ Run congestion-aware placement for the picorv32a design using the OpenLANE flow, and generate the necessary output files.
- ✅ Load the generated placement DEF file in Magic and explore the placement.
1. Run 'picorv32a' design floorplan using OpenLANE flow and generate necessary outputs.
Commands to invoke the OpenLANE flow and perform floorplan

## 📘 Day 3 - Design library cell using Magic Layout and ngspice characterization 
## 📘 Day 4 - Pre-layout timing analysis and importance of good clock tree 
## 📘 Day 5 - Final steps for RTL2GDS using tritonRoute and openSTA 













