

================================================================
== Vitis HLS Report for 'CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3'
================================================================
* Date:           Wed Sep 14 20:23:50 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  1.982 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_2_VITIS_LOOP_54_3  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 5 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_out_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_out_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_dest_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_id_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %data_in_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data_in_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%CP_length_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %CP_length_5_reload"   --->   Operation 21 'read' 'CP_length_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%bound_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %bound"   --->   Operation 22 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%add_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add"   --->   Operation 23 'read' 'add_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %t"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_2 = load i31 %t" [../CP_removal.cpp:54]   --->   Operation 27 'load' 't_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i64 %indvar_flatten" [../CP_removal.cpp:53]   --->   Operation 28 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%t_cast = zext i31 %t_2" [../CP_removal.cpp:54]   --->   Operation 29 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 30 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%icmp_ln54 = icmp_slt  i32 %t_cast, i32 %add_read" [../CP_removal.cpp:54]   --->   Operation 31 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.13ns)   --->   "%icmp_ln53 = icmp_eq  i64 %indvar_flatten_load, i64 %bound_read" [../CP_removal.cpp:53]   --->   Operation 32 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.08ns)   --->   "%add_ln53 = add i64 %indvar_flatten_load, i64 1" [../CP_removal.cpp:53]   --->   Operation 33 'add' 'add_ln53' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %._crit_edge.loopexit, void %._crit_edge143.loopexit.exitStub" [../CP_removal.cpp:53]   --->   Operation 34 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_53_2_VITIS_LOOP_54_3_str"   --->   Operation 35 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%select_ln53 = select i1 %icmp_ln54, i31 %t_2, i31 0" [../CP_removal.cpp:53]   --->   Operation 36 'select' 'select_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln55)   --->   "%select_ln53_cast = zext i31 %select_ln53" [../CP_removal.cpp:53]   --->   Operation 37 'zext' 'select_ln53_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../CP_removal.cpp:54]   --->   Operation 39 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.99ns) (out node of the LUT)   --->   "%icmp_ln55 = icmp_slt  i32 %select_ln53_cast, i32 %CP_length_5_reload_read" [../CP_removal.cpp:55]   --->   Operation 40 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = read i84 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_user_V, i1 %data_in_V_last_V, i1 %data_in_V_id_V, i1 %data_in_V_dest_V"   --->   Operation 41 'read' 'empty' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void" [../CP_removal.cpp:55]   --->   Operation 42 'br' 'br_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.00ns)   --->   "%add_ln54 = add i31 %t_2, i31 1" [../CP_removal.cpp:54]   --->   Operation 43 'add' 'add_ln54' <Predicate = (!icmp_ln53)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.41ns)   --->   "%t_3 = select i1 %icmp_ln54, i31 %add_ln54, i31 1" [../CP_removal.cpp:54]   --->   Operation 44 'select' 't_3' <Predicate = (!icmp_ln53)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln53 = store i64 %add_ln53, i64 %indvar_flatten" [../CP_removal.cpp:53]   --->   Operation 45 'store' 'store_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln54 = store i31 %t_3, i31 %t" [../CP_removal.cpp:54]   --->   Operation 46 'store' 'store_ln54' <Predicate = (!icmp_ln53)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = extractvalue i84 %empty"   --->   Operation 48 'extractvalue' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = extractvalue i84 %empty"   --->   Operation 49 'extractvalue' 'tmp_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_2 = extractvalue i84 %empty"   --->   Operation 50 'extractvalue' 'tmp_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = extractvalue i84 %empty"   --->   Operation 51 'extractvalue' 'tmp_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_4 = extractvalue i84 %empty"   --->   Operation 52 'extractvalue' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_5 = extractvalue i84 %empty"   --->   Operation 53 'extractvalue' 'tmp_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = extractvalue i84 %empty"   --->   Operation 54 'extractvalue' 'tmp_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_user_V, i1 %data_out_V_last_V, i1 %data_out_V_id_V, i1 %data_out_V_dest_V, i64 %tmp, i8 %tmp_1, i8 %tmp_2, i1 %tmp_3, i1 %tmp_4, i1 %tmp_5, i1 %tmp_6"   --->   Operation 55 'write' 'write_ln304' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln55)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_in_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ CP_length_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                       (alloca       ) [ 0110]
indvar_flatten          (alloca       ) [ 0110]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
specinterface_ln0       (specinterface) [ 0000]
CP_length_5_reload_read (read         ) [ 0110]
bound_read              (read         ) [ 0110]
add_read                (read         ) [ 0110]
store_ln0               (store        ) [ 0000]
store_ln0               (store        ) [ 0000]
br_ln0                  (br           ) [ 0000]
t_2                     (load         ) [ 0000]
indvar_flatten_load     (load         ) [ 0000]
t_cast                  (zext         ) [ 0000]
specpipeline_ln0        (specpipeline ) [ 0000]
icmp_ln54               (icmp         ) [ 0000]
icmp_ln53               (icmp         ) [ 0110]
add_ln53                (add          ) [ 0000]
br_ln53                 (br           ) [ 0000]
specloopname_ln0        (specloopname ) [ 0000]
select_ln53             (select       ) [ 0000]
select_ln53_cast        (zext         ) [ 0000]
specpipeline_ln0        (specpipeline ) [ 0000]
specloopname_ln54       (specloopname ) [ 0000]
icmp_ln55               (icmp         ) [ 0101]
empty                   (read         ) [ 0101]
br_ln55                 (br           ) [ 0000]
add_ln54                (add          ) [ 0000]
t_3                     (select       ) [ 0000]
store_ln53              (store        ) [ 0000]
store_ln54              (store        ) [ 0000]
br_ln0                  (br           ) [ 0000]
tmp                     (extractvalue ) [ 0000]
tmp_1                   (extractvalue ) [ 0000]
tmp_2                   (extractvalue ) [ 0000]
tmp_3                   (extractvalue ) [ 0000]
tmp_4                   (extractvalue ) [ 0000]
tmp_5                   (extractvalue ) [ 0000]
tmp_6                   (extractvalue ) [ 0000]
write_ln304             (write        ) [ 0000]
br_ln0                  (br           ) [ 0000]
ret_ln0                 (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="bound">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_in_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_in_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_in_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_in_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_in_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_in_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_in_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="CP_length_5_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CP_length_5_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_out_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_out_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_out_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_out_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_out_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_out_V_id_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="data_out_V_dest_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_53_2_VITIS_LOOP_54_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="t_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="CP_length_5_reload_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="CP_length_5_reload_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bound_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="84" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="0" index="3" bw="8" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="1" slack="0"/>
<pin id="108" dir="0" index="7" bw="1" slack="0"/>
<pin id="109" dir="1" index="8" bw="84" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="write_ln304_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="64" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="8" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="0"/>
<pin id="124" dir="0" index="5" bw="1" slack="0"/>
<pin id="125" dir="0" index="6" bw="1" slack="0"/>
<pin id="126" dir="0" index="7" bw="1" slack="0"/>
<pin id="127" dir="0" index="8" bw="64" slack="0"/>
<pin id="128" dir="0" index="9" bw="8" slack="0"/>
<pin id="129" dir="0" index="10" bw="8" slack="0"/>
<pin id="130" dir="0" index="11" bw="1" slack="0"/>
<pin id="131" dir="0" index="12" bw="1" slack="0"/>
<pin id="132" dir="0" index="13" bw="1" slack="0"/>
<pin id="133" dir="0" index="14" bw="1" slack="0"/>
<pin id="134" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln0_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="t_2_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="31" slack="1"/>
<pin id="155" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="t_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="0"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln54_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="31" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln53_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="1"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln53_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln53_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="31" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="select_ln53_cast_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="31" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln53_cast/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln55_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln54_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="31" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="t_3_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="31" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln53_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln54_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="31" slack="0"/>
<pin id="217" dir="0" index="1" bw="31" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="84" slack="1"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="84" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="84" slack="1"/>
<pin id="230" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="84" slack="1"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="84" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_5_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="84" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_6_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="84" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="248" class="1005" name="t_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="255" class="1005" name="indvar_flatten_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="262" class="1005" name="CP_length_5_reload_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="CP_length_5_reload_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="bound_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="add_read_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="1"/>
<pin id="274" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_read "/>
</bind>
</comp>

<comp id="280" class="1005" name="icmp_ln55_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="284" class="1005" name="empty_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="84" slack="1"/>
<pin id="286" dir="1" index="1" bw="84" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="34" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="34" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="48" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="46" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="110"><net_src comp="68" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="135"><net_src comp="72" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="137"><net_src comp="22" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="118" pin=4"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="156" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="156" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="163" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="153" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="179" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="153" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="163" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="70" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="173" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="227"><net_src comp="224" pin="1"/><net_sink comp="118" pin=9"/></net>

<net id="231"><net_src comp="228" pin="1"/><net_sink comp="118" pin=10"/></net>

<net id="235"><net_src comp="232" pin="1"/><net_sink comp="118" pin=11"/></net>

<net id="239"><net_src comp="236" pin="1"/><net_sink comp="118" pin=12"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="118" pin=13"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="118" pin=14"/></net>

<net id="251"><net_src comp="74" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="254"><net_src comp="248" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="258"><net_src comp="78" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="265"><net_src comp="82" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="270"><net_src comp="88" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="275"><net_src comp="94" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="283"><net_src comp="191" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="100" pin="8"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="290"><net_src comp="284" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="293"><net_src comp="284" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="244" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_data_V | {3 }
	Port: data_out_V_keep_V | {3 }
	Port: data_out_V_strb_V | {3 }
	Port: data_out_V_user_V | {3 }
	Port: data_out_V_last_V | {3 }
	Port: data_out_V_id_V | {3 }
	Port: data_out_V_dest_V | {3 }
 - Input state : 
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : add | {1 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : bound | {1 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_data_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_keep_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_strb_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_user_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_last_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_id_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : data_in_V_dest_V | {2 }
	Port: CP_removal_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_54_3 : CP_length_5_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		t_cast : 1
		icmp_ln54 : 2
		icmp_ln53 : 1
		add_ln53 : 1
		br_ln53 : 2
		select_ln53 : 3
		select_ln53_cast : 4
		icmp_ln55 : 5
		br_ln55 : 6
		add_ln54 : 1
		t_3 : 3
		store_ln53 : 2
		store_ln54 : 4
	State 3
		write_ln304 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |           add_ln53_fu_173          |    0    |    71   |
|          |           add_ln54_fu_196          |    0    |    38   |
|----------|------------------------------------|---------|---------|
|          |          icmp_ln54_fu_163          |    0    |    20   |
|   icmp   |          icmp_ln53_fu_168          |    0    |    29   |
|          |          icmp_ln55_fu_191          |    0    |    20   |
|----------|------------------------------------|---------|---------|
|  select  |         select_ln53_fu_179         |    0    |    31   |
|          |             t_3_fu_202             |    0    |    31   |
|----------|------------------------------------|---------|---------|
|          | CP_length_5_reload_read_read_fu_82 |    0    |    0    |
|   read   |        bound_read_read_fu_88       |    0    |    0    |
|          |         add_read_read_fu_94        |    0    |    0    |
|          |          empty_read_fu_100         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |      write_ln304_write_fu_118      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |            t_cast_fu_159           |    0    |    0    |
|          |       select_ln53_cast_fu_187      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          |             tmp_fu_220             |    0    |    0    |
|          |            tmp_1_fu_224            |    0    |    0    |
|          |            tmp_2_fu_228            |    0    |    0    |
|extractvalue|            tmp_3_fu_232            |    0    |    0    |
|          |            tmp_4_fu_236            |    0    |    0    |
|          |            tmp_5_fu_240            |    0    |    0    |
|          |            tmp_6_fu_244            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   240   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|CP_length_5_reload_read_reg_262|   32   |
|        add_read_reg_272       |   32   |
|       bound_read_reg_267      |   64   |
|         empty_reg_284         |   84   |
|       icmp_ln55_reg_280       |    1   |
|     indvar_flatten_reg_255    |   64   |
|           t_reg_248           |   31   |
+-------------------------------+--------+
|             Total             |   308  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   240  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   308  |    -   |
+-----------+--------+--------+
|   Total   |   308  |   240  |
+-----------+--------+--------+
