# Execute VPR for architecture exploration

vpr /home/rsunketa/OpenFPGA/workshop/wlab1/run001/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm/memset/MIN_ROUTE_CHAN_WIDTH/arch/k6_frac_N10_tileable_adder_chain_dpram8K_dsp36_40nm.xml memset.blif \
    --route_chan_width 300 \
    --constant_net_method route

exit