{
    "instructions": [

        {
            "instruction"       :   "SET_B2B_CNTR_10G",
            "ready bound"       :   1
        },

        {
            "instruction"       :   "READ_BYTE_CNT_10G",
            "ready bound"       :   6
        },

        {
            "instruction"       :   "WR_PKT_PAYLOAD_10G",
            "ready bound"       :   2
        },

        {
            "instruction"       :   "WR_PKT_LASTONE_10G",
            "ready bound"       :   2
        }

    ],

    "global invariants" : [
        "(m1.core.tx_10G_wrap.tx_encap.state == 8'h01) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h02) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h04) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h08) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h10) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h20) || (m1.core.tx_10G_wrap.tx_encap.state == 8'h40)(m1.core.tx_10G_wrap.tx_encap.state == 8'h80)",
        "(m1.core.tx_10G_wrap.tx_xgmii.state == 5'h01) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h02) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h04) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h08) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h10)",
        "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h01) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h01) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h04) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h10)",
        "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h02) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h01)",
        "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h04) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h02)",
        "~(m1.core.tx_10G_wrap.tx_encap.state == 8'h10) || (m1.core.tx_10G_wrap.tx_xgmii.state == 5'h04)",
        "~(m1.core.tx_10G_wrap.tx_xgmii.state == 1) || (m1.core.tx_10G_wrap.tx_xgmii.txd == 64'hD5555555555555FB)",
        "~(m1.core.tx_10G_wrap.tx_xgmii.state == 1) || (m1.core.tx_10G_wrap.tx_xgmii.txc == 8'hff)"	
    ]
}
