Inferred RAM
------------
  1. Instance: rtlc__fifo_fifomem_19_fifomem_I1
    File: C:/Verilog_Projects/S2015_practice/Trivium/pres/../fifo.sv , Net: fifomem, Type: single port
    port 1  read
    port 1  address width: 8
    port 1  data width: 8
    port 2  write
    port 2  address width: 8
    port 2  data width: 8

