
---------- Begin Simulation Statistics ----------
final_tick                               1289732592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61211                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702368                       # Number of bytes of host memory used
host_op_rate                                    61390                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23470.34                       # Real time elapsed on the host
host_tick_rate                               54951585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436641361                       # Number of instructions simulated
sim_ops                                    1440845099                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.289733                       # Number of seconds simulated
sim_ticks                                1289732592000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.158402                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              182991555                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209952858                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17824533                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273612261                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          20826836                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22254018                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1427182                       # Number of indirect misses.
system.cpu0.branchPred.lookups              348104538                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187986                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100250                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9910879                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548219                       # Number of branches committed
system.cpu0.commit.bw_lim_events             32334786                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       48432132                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316567824                       # Number of instructions committed
system.cpu0.commit.committedOps            1318671390                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2327159004                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566644                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.279001                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1651361189     70.96%     70.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    417075885     17.92%     88.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    101208527      4.35%     93.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     86466128      3.72%     96.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24263078      1.04%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5289574      0.23%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6517262      0.28%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2642575      0.11%     98.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     32334786      1.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2327159004                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143554                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273939460                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405172367                       # Number of loads committed
system.cpu0.commit.membars                    4203720                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203726      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742075825     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833021      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099837      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407272609     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151186322     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318671390                       # Class of committed instruction
system.cpu0.commit.refs                     558458959                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316567824                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318671390                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.954019                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.954019                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            441376174                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              7967549                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           178375348                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1397085483                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               920251816                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                962905285                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9921041                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8969288                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5986778                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  348104538                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                236183349                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1411223816                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4930973                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          120                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1417729128                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 235                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           54                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35669408                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135312                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         911382165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         203818391                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.551088                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2340441094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.606652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.889263                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1332450681     56.93%     56.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               750248924     32.06%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               145127610      6.20%     95.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90799276      3.88%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12763982      0.55%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4747147      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   93638      0.00%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2100982      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2108854      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2340441094                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      232157752                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10016336                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               333319943                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.527324                       # Inst execution rate
system.cpu0.iew.exec_refs                   584374998                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 154269892                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              361324388                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            429576863                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106487                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8626337                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           154763318                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1367036411                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430105106                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7143054                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1356593078                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2126990                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9261702                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9921041                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13765059                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       208224                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        23955649                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36868                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9826                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4265180                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24404496                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1476715                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9826                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       805901                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9210435                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                613743733                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1344663753                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831197                       # average fanout of values written-back
system.cpu0.iew.wb_producers                510141884                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.522687                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1344767149                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1668265769                       # number of integer regfile reads
system.cpu0.int_regfile_writes              866922363                       # number of integer regfile writes
system.cpu0.ipc                              0.511766                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511766                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205653      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            758783037     55.64%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848400      0.87%     56.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100401      0.15%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           434511286     31.86%     88.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          152287306     11.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1363736133                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2908483                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002133                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 539457     18.55%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1920129     66.02%     84.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               448895     15.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1362438911                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5071026167                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1344663703                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1415410140                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1360726013                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1363736133                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310398                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       48364936                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           204427                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           706                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     21163057                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2340441094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.582683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.833085                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1353507672     57.83%     57.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          714903532     30.55%     88.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          195458949      8.35%     96.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           59373884      2.54%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11117348      0.48%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2791202      0.12%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1922144      0.08%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1096119      0.05%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             270244      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2340441094                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.530101                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20066925                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1429601                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           429576863                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          154763318                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1888                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2572598846                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6866340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              391175565                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845210193                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14099120                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               931696619                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12018438                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21967                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1703538032                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1386326252                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          902826882                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                956153958                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              24332024                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9921041                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51041726                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                57616622                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1703537988                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        452185                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5863                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32208398                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5863                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3661903651                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2747519686                       # The number of ROB writes
system.cpu0.timesIdled                       33371184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1855                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.954805                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20684960                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22742020                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2770612                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30787956                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1058433                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1075380                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16947                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35317224                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47890                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1972145                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120777                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3751656                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15401503                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120073537                       # Number of instructions committed
system.cpu1.commit.committedOps             122173709                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    463370395                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.263663                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.025737                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    413803060     89.30%     89.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24521725      5.29%     94.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8653803      1.87%     96.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6894246      1.49%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2035668      0.44%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1067584      0.23%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2330771      0.50%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       311882      0.07%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3751656      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    463370395                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798175                       # Number of function calls committed.
system.cpu1.commit.int_insts                116610718                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177228                       # Number of loads committed
system.cpu1.commit.membars                    4200120                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200120      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76673221     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277226     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9022998      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122173709                       # Class of committed instruction
system.cpu1.commit.refs                      41300236                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120073537                       # Number of Instructions Simulated
system.cpu1.committedOps                    122173709                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.891156                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.891156                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            370104639                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               849215                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19674536                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144563342                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22679463                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67261671                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1973613                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2041258                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4563479                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35317224                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 21417435                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    440355299                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               242866                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     149633299                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5544160                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075589                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23455485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21743393                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.320260                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         466582865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.325202                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.745163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               369308241     79.15%     79.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61968527     13.28%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20223349      4.33%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11611932      2.49%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2932265      0.63%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  478033      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   60241      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     268      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           466582865                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         642054                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2047726                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30425776                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.283497                       # Inst execution rate
system.cpu1.iew.exec_refs                    44948378                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11504325                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              308534384                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34198888                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100691                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2354429                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11793881                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          137532456                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             33444053                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2114515                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            132456763                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1910185                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6469495                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1973613                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10775248                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        86649                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          855855                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        28191                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1999                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13640                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4021660                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       670873                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1999                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       543540                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1504186                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 75524793                       # num instructions consuming a value
system.cpu1.iew.wb_count                    131190848                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.852386                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64376311                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.280787                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     131251599                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               168221087                       # number of integer regfile reads
system.cpu1.int_regfile_writes               88242231                       # number of integer regfile writes
system.cpu1.ipc                              0.256993                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.256993                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200213      3.12%      3.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84783382     63.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36141584     26.86%     92.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9445952      7.02%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             134571278                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2752054                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020451                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 535510     19.46%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1801129     65.45%     84.91% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               415413     15.09%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133123105                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         738669095                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    131190836                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        152892698                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 131231433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                134571278                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6301023                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15358746                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           191646                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           367                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6286823                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    466582865                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.288419                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.769886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          383767209     82.25%     82.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52255165     11.20%     93.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19495378      4.18%     97.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5231758      1.12%     98.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3677201      0.79%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             752011      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             811669      0.17%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             448582      0.10%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             143892      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      466582865                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.288022                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13461437                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1251629                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34198888                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11793881                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     93                       # number of misc regfile reads
system.cpu1.numCycles                       467224919                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2112224350                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              334873002                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81694500                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14382971                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26584661                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4299583                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                38484                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            180478621                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142012961                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           95605048                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67158605                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              17417021                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1973613                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             35969048                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                13910548                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       180478609                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23936                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               605                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28282252                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           605                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   597193834                       # The number of ROB reads
system.cpu1.rob.rob_writes                  278371998                       # The number of ROB writes
system.cpu1.timesIdled                          17773                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10570899                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 6261                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10649013                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                266157                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13793323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      27511555                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       193601                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       109344                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     71895882                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6331988                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    143793311                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6441332                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           10851342                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3811028                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9907064                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            281                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2941125                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2941123                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      10851342                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41304020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41304020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1126623552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1126623552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              544                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13793463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13793463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13793463                       # Request fanout histogram
system.membus.respLayer1.occupancy        71463972382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         46414757090                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       858293000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   640788935.392666                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       444500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1520627500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1286299420000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3433172000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    197397206                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       197397206                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    197397206                       # number of overall hits
system.cpu0.icache.overall_hits::total      197397206                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38786141                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38786141                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38786141                       # number of overall misses
system.cpu0.icache.overall_misses::total     38786141                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 534806732996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 534806732996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 534806732996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 534806732996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    236183347                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    236183347                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    236183347                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    236183347                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.164220                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.164220                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.164220                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.164220                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13788.603847                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13788.603847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13788.603847                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13788.603847                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2896                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.807018                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36878215                       # number of writebacks
system.cpu0.icache.writebacks::total         36878215                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1907893                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1907893                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1907893                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1907893                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36878248                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36878248                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36878248                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36878248                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 472762007998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 472762007998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 472762007998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 472762007998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.156142                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.156142                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.156142                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.156142                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12819.535462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12819.535462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12819.535462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12819.535462                       # average overall mshr miss latency
system.cpu0.icache.replacements              36878215                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    197397206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      197397206                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38786141                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38786141                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 534806732996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 534806732996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    236183347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    236183347                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.164220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.164220                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13788.603847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13788.603847                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1907893                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1907893                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36878248                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36878248                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 472762007998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 472762007998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.156142                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.156142                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12819.535462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12819.535462                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999968                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          234275213                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36878215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.352672                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999968                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        509244941                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       509244941                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500734484                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500734484                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500734484                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500734484                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     51799202                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      51799202                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     51799202                       # number of overall misses
system.cpu0.dcache.overall_misses::total     51799202                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1616910199774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1616910199774                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1616910199774                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1616910199774                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    552533686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    552533686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    552533686                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    552533686                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.093748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.093748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 31214.963500                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31214.963500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 31214.963500                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31214.963500                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12012451                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       300590                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           247709                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3630                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.494205                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.807163                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32393493                       # number of writebacks
system.cpu0.dcache.writebacks::total         32393493                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20316875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20316875                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20316875                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20316875                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31482327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31482327                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31482327                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31482327                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 607919390728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 607919390728                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 607919390728                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 607919390728                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056978                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056978                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056978                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056978                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19309.862029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19309.862029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19309.862029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19309.862029                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32393493                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    366061343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      366061343                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     35289862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     35289862                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 863957831000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 863957831000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    401351205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    401351205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.087928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.087928                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24481.757140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24481.757140                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8439297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8439297                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26850565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26850565                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 420472440500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 420472440500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066900                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15659.724125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15659.724125                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134673141                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134673141                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16509340                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16509340                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 752952368774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 752952368774                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182481                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182481                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.109201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.109201                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45607.660196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45607.660196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     11877578                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     11877578                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4631762                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4631762                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 187446950228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 187446950228                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.030637                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.030637                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 40469.901137                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 40469.901137                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2114                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    156887500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    156887500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3903                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.458365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.458365                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 87695.640022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 87695.640022                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1775                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003587                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 61071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61071.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3681                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1135500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1135500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.046126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.046126                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6379.213483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6379.213483                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       957500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       957500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.046126                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.046126                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5379.213483                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5379.213483                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188234                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912016                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  93589781500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  93589781500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100250                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434242                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 102618.574126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 102618.574126                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912016                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  92677765500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  92677765500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434242                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 101618.574126                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 101618.574126                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999360                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534323076                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32394105                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.494454                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           203500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999360                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1141677533                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1141677533                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            36545391                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29301622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               22575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              567571                       # number of demand (read+write) hits
system.l2.demand_hits::total                 66437159                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           36545391                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29301622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              22575                       # number of overall hits
system.l2.overall_hits::.cpu1.data             567571                       # number of overall hits
system.l2.overall_hits::total                66437159                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            332856                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3091055                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2029110                       # number of demand (read+write) misses
system.l2.demand_misses::total                5457585                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           332856                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3091055                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4564                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2029110                       # number of overall misses
system.l2.overall_misses::total               5457585                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  26697850000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 299862804000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    416783000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 212314006000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     539291443000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  26697850000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 299862804000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    416783000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 212314006000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    539291443000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36878247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32392677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           27139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2596681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             71894744                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36878247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32392677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          27139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2596681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            71894744                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009026                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.095424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.168171                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.781424                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075911                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009026                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.095424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.168171                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.781424                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075911                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80208.408441                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 97009.857152                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91319.675723                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104634.054339                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98815.033206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80208.408441                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 97009.857152                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91319.675723                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104634.054339                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98815.033206                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7971230                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3811028                       # number of writebacks
system.l2.writebacks::total                   3811028                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         464112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         272590                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              736814                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        464112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        272590                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             736814                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       332780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2626943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1756520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4720771                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       332780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2626943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1756520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      9179995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13900766                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  23365943000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 238462748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    369936500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 170907820500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 433106448000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  23365943000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 238462748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    369936500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 170907820500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 759999502886                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1193105950886                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009024                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.081097                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.166845                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.676448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009024                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.081097                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.166845                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.676448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.193349                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70214.384879                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90775.760266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81699.757067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97299.103056                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91744.854389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70214.384879                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90775.760266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81699.757067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97299.103056                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 82788.661964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85830.230570                       # average overall mshr miss latency
system.l2.replacements                       20004110                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7572070                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7572070                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7572070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7572070                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64133335                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64133335                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64133335                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64133335                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      9179995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        9179995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 759999502886                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 759999502886                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 82788.661964                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 82788.661964                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 57                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           41                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.951220                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.863636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2320.512821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1694.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2122.807018                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            57                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       788000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       350000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1138000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.951220                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.863636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20205.128205                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19444.444444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19964.912281                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       206500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13766.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11472.222222                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       293500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        64000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       357500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19566.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21333.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19861.111111                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3585686                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           192227                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3777913                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1956882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1394506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3351388                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 197801695500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 149371335500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  347173031000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5542568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1586733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7129301                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.353064                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878854                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.470086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101080.032163                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107114.157630                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103590.819983                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       288014                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       166873                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           454887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1668868                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1227633                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2896501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 157979153500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 122096518500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 280075672000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.301100                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.773686                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.406281                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94662.461920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99456.855998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96694.484828                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      36545391                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         22575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           36567966                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       332856                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           337420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  26697850000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    416783000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  27114633000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36878247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        27139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36905386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009026                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.168171                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80208.408441                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91319.675723                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80358.701322                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       332780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       337308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  23365943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    369936500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  23735879500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009024                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.166845                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009140                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70214.384879                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81699.757067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70368.563746                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25715936                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       375344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26091280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1134173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       634604                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1768777                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 102061108500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  62942670500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 165003779000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26850109                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1009948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      27860057                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042241                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.628353                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.063488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 89987.249300                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99184.169183                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93286.931592                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       176098                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       105717                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       281815                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       958075                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       528887                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1486962                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  80483594500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  48811302000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 129294896500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.035682                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.523677                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.053373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84005.526185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92290.606500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86952.387822                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          188                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           83                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               271                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          390                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          198                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             588                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7704500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      5431500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     13136000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          578                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           859                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.674740                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.704626                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.684517                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19755.128205                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 27431.818182                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22340.136054                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          122                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           89                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          211                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          268                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          109                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          377                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5268998                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2161500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7430498                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.463668                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.387900                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.438882                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19660.440299                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19830.275229                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19709.543767                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999962                       # Cycle average of tags in use
system.l2.tags.total_refs                   151935139                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20004590                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.595014                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.934477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.090665                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.111300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.073760                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.759281                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.452101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.063917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.142364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016778                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.324364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            51                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.796875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.203125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1168813398                       # Number of tag accesses
system.l2.tags.data_accesses               1168813398                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21297856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     169624960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        289792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     113792384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    577712768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          882717760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21297856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       289792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21587648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243905792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243905792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         332779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2650390                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1778006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      9026762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13792465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3811028                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3811028                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         16513389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        131519480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           224692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         88229440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    447932208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             684419209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     16513389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       224692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16738081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189113459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189113459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189113459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        16513389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       131519480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          224692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        88229440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    447932208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            873532668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3729022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    332779.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2557357.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1760894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   9021762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004011193250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229882                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229882                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            26131933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511192                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13792465                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3811028                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13792465                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3811028                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 115145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 82006                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            763038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            770589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            774323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            768302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1261257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            968727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1010269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            788241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            780440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            766625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           781779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           755537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           942272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           757255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           859287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           929379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            231096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            233073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            233049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           232553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           229353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           243667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           229688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           234633                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 454888989875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                68386600000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            711338739875                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33258.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52008.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 10264451                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1741394                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13792465                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3811028                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2901530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2907536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3017714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1644594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1374333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1023443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  292316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  214191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  149640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   58767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  37696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  25275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   9250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   5436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 160220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 209123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 233811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 242371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 244010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 244936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 253406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 263285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 256154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 245535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1022                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5400463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    206.279119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.188373                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.661051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1802828     33.38%     33.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2560116     47.41%     80.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       460104      8.52%     89.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       219040      4.06%     93.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65755      1.22%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35552      0.66%     95.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        29296      0.54%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        22437      0.42%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       205335      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5400463                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      59.497103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.562081                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.916313                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229877    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229882                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229882                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.221340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.207285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.706582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207023     90.06%     90.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1942      0.84%     90.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15547      6.76%     97.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4125      1.79%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              920      0.40%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              204      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               84      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               29      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229882                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              875348480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7369280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238655616                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               882717760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243905792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       678.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       185.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    684.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    189.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1289732578000                       # Total gap between requests
system.mem_ctrls.avgGap                      73265.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21297856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    163670848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       289792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    112697216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    577392768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238655616                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 16513389.001803250983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 126902932.449116557837                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 224691.538228569465                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 87380296.271523550153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 447684094.812733113766                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 185042711.551481038332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       332779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2650390                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1778006                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      9026762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3811028                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9669755731                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 129534534594                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    179264030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  97290005205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 474665180315                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30874176554336                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29057.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48873.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39590.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54718.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     52584.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8101272.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18817619940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10001787015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         46928178360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9762767640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101810198880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     286553149680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     253949400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       727823101515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        564.320934                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 656997002033                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43066920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 589668669967                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19741728720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10492970070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         50727886440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9702581040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101810198880.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     394005865200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     163462902720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       749944133070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.472576                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 420402074956                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43066920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 826263597044                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12568885779.761906                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62321632491.003708                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     95.24%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 504268003000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   233946186500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1055786405500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     21382025                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21382025                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     21382025                       # number of overall hits
system.cpu1.icache.overall_hits::total       21382025                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35410                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35410                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35410                       # number of overall misses
system.cpu1.icache.overall_misses::total        35410                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    875985000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    875985000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    875985000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    875985000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     21417435                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21417435                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     21417435                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21417435                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001653                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001653                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001653                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001653                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24738.350748                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24738.350748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24738.350748                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24738.350748                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        27107                       # number of writebacks
system.cpu1.icache.writebacks::total            27107                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8271                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8271                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8271                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8271                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        27139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        27139                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        27139                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        27139                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    707626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    707626000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    707626000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    707626000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001267                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001267                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001267                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001267                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26074.136851                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26074.136851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26074.136851                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26074.136851                       # average overall mshr miss latency
system.cpu1.icache.replacements                 27107                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     21382025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21382025                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35410                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    875985000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    875985000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     21417435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21417435                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001653                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24738.350748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24738.350748                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8271                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8271                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        27139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        27139                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    707626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    707626000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001267                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26074.136851                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26074.136851                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991683                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           19566805                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            27107                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           721.835873                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        333870500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991683                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999740                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         42862009                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        42862009                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32974482                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32974482                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32974482                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32974482                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8321867                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8321867                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8321867                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8321867                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 686492283793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 686492283793                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 686492283793                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 686492283793                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41296349                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41296349                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41296349                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41296349                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.201516                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.201516                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.201516                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.201516                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82492.580546                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82492.580546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82492.580546                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82492.580546                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6392345                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       303808                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96557                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3913                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.202813                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.640685                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2596720                       # number of writebacks
system.cpu1.dcache.writebacks::total          2596720                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6497856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6497856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6497856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6497856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1824011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1824011                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1824011                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1824011                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 147447105721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 147447105721                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 147447105721                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 147447105721                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044169                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044169                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044169                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044169                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80836.741511                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80836.741511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80836.741511                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80836.741511                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2596720                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27441941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27441941                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4831843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4831843                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 345336899500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 345336899500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32273784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32273784                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.149714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149714                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71471.051419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71471.051419                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3821652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3821652                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1010191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1010191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  69041862000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  69041862000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031301                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031301                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 68345.354492                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 68345.354492                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5532541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5532541                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3490024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3490024                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 341155384293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 341155384293                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022565                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.386811                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.386811                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 97751.586893                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 97751.586893                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2676204                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2676204                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       813820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       813820                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78405243721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78405243721                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090198                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96342.242414                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96342.242414                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          383                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          114                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4538500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4538500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.229376                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.229376                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39811.403509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39811.403509                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           48                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2996500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2996500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096579                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096579                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 62427.083333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62427.083333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          339                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          105                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       516000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       516000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.236486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.236486                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4914.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4914.285714                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          104                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       412000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.234234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.234234                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3961.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3961.538462                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326309                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773689                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773689                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76894313500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76894313500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368424                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99386.592675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99386.592675                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773689                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773689                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76120624500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76120624500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98386.592675                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98386.592675                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.918743                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36894601                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2597594                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.203375                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        333882000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.918743                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934961                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89392199                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89392199                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1289732592000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          64766182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11383098                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64323465                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        16193083                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13986015                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7130105                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7130105                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36905387                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     27860796                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          859                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    110634709                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97181339                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        81385                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7791567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             215689000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4720413504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4146314880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3471744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    332377920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9202578048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        33992216                       # Total snoops (count)
system.tol2bus.snoopTraffic                 244004864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105887902                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063710                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.248502                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               99252708     93.73%     93.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6524762      6.16%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109990      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    442      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105887902                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       143792190500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48594691754                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       55317878980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3897553424                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          40723969                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             6003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1413884519500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 436273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707492                       # Number of bytes of host memory used
host_op_rate                                   437529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3631.42                       # Real time elapsed on the host
host_tick_rate                               34188293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1584289520                       # Number of instructions simulated
sim_ops                                    1588849647                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.124152                       # Number of seconds simulated
sim_ticks                                124151927500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.735012                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               40662491                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            40770528                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7153373                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         41898319                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21479                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          36636                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15157                       # Number of indirect misses.
system.cpu0.branchPred.lookups               42038773                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9092                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         41797                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3654877                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21492549                       # Number of branches committed
system.cpu0.commit.bw_lim_events               259482                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         401061                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23069494                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            74193049                       # Number of instructions committed
system.cpu0.commit.committedOps              74370564                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    235825977                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.315362                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.782401                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    194299049     82.39%     82.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     17996124      7.63%     90.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     15946141      6.76%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      7071357      3.00%     99.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       130927      0.06%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        80558      0.03%     99.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        30640      0.01%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        11699      0.00%     99.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       259482      0.11%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    235825977                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  27635633                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               46731                       # Number of function calls committed.
system.cpu0.commit.int_insts                 70489290                       # Number of committed integer instructions.
system.cpu0.commit.loads                     11813173                       # Number of loads committed
system.cpu0.commit.membars                     285443                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       285638      0.38%      0.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40958567     55.07%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2526      0.00%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             556      0.00%     55.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd         67340      0.09%     55.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       3407810      4.58%     60.13% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        103894      0.14%     60.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc        36147      0.05%     60.32% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       3443876      4.63%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          140      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     64.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1564176      2.10%     67.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3923468      5.28%     72.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     10290794     13.84%     86.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     10285632     13.83%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         74370564                       # Class of committed instruction
system.cpu0.commit.refs                      26064070                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   74193049                       # Number of Instructions Simulated
system.cpu0.committedOps                     74370564                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.325641                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.325641                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            148693163                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3499601                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            32326682                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112077217                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                34484474                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50901002                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3657925                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              3775699                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3572005                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   42038773                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22832257                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    205917462                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3013626                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          257                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     129446403                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 728                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1104                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               14313202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.170377                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28232417                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          40683970                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.524628                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         241308569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.539989                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.904947                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               165514632     68.59%     68.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                31251333     12.95%     81.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                36705249     15.21%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 6941841      2.88%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  378329      0.16%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19235      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  335913      0.14%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  104593      0.04%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   57444      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           241308569                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 26445269                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                16700042                       # number of floating regfile writes
system.cpu0.idleCycles                        5430847                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3680925                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                26987665                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.354649                       # Inst execution rate
system.cpu0.iew.exec_refs                    29355903                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  14312223                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15362318                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             15110061                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            169962                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6085260                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            14483249                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           97410711                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             15043680                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4390633                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87505829                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                127724                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             58052759                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3657925                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             58211926                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       352733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5197                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          192                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1393                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           95                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      3296888                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       232363                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1393                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect        87479                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3593446                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 53578940                       # num instructions consuming a value
system.cpu0.iew.wb_count                     86586255                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.705175                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 37782529                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.350922                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      86599617                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107657593                       # number of integer regfile reads
system.cpu0.int_regfile_writes               28463392                       # number of integer regfile writes
system.cpu0.ipc                              0.300694                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.300694                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           287590      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             50088518     54.51%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2843      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  634      0.00%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd              71901      0.08%     54.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            3620972      3.94%     58.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             175533      0.19%     59.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     59.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc          36161      0.04%     59.07% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            3444088      3.75%     62.82% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           4472830      4.87%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     67.69% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             2918305      3.18%     70.86% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3937241      4.28%     75.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       12498516     13.60%     88.75% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      10341329     11.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              91896461                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               34981179                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           70394213                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     30656927                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46670985                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     461936                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005027                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  32143      6.96%      6.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.96% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     61      0.01%      6.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    2      0.00%      6.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                  257      0.06%      7.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.03% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc             1250      0.27%      7.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                13558      2.94%     10.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              287821     62.31%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     72.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 99835     21.61%     94.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10048      2.18%     96.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead            13681      2.96%     99.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            3280      0.71%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              57089628                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         355984562                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     55929328                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73781341                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  96871032                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 91896461                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             539679                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23040231                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           815347                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        138618                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      9833214                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    241308569                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.380826                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.734327                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          178834613     74.11%     74.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           38852251     16.10%     90.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           18700313      7.75%     97.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            4360359      1.81%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             379643      0.16%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              86140      0.04%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              64823      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              19119      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              11308      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      241308569                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.372443                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          4063233                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3493276                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            15110061                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14483249                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               11834196                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               7059207                       # number of misc regfile writes
system.cpu0.numCycles                       246739416                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1564440                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               79395085                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             38480591                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5076202                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39808503                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18894606                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               179022                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            167487010                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             110586856                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           63264634                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 48891188                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              30722700                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3657925                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             50344853                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                24784110                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         45043109                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       122443901                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      19211015                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            126622                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22382787                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        127148                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   332988847                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200363423                       # The number of ROB writes
system.cpu0.timesIdled                          67726                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1762                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.797419                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               40071574                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            40152916                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          7019421                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         41236789                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             16617                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24308                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7691                       # Number of indirect misses.
system.cpu1.branchPred.lookups               41355184                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3956                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         41371                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3584514                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  21371280                       # Number of branches committed
system.cpu1.commit.bw_lim_events               262280                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         402712                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22730396                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73455110                       # Number of instructions committed
system.cpu1.commit.committedOps              73633984                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    232585852                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.316588                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.783945                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    191522046     82.34%     82.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17719079      7.62%     89.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     15799750      6.79%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7061760      3.04%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       123558      0.05%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        57782      0.02%     99.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        28436      0.01%     99.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11161      0.00%     99.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       262280      0.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    232585852                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  27640471                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               29881                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69753559                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11713506                       # Number of loads committed
system.cpu1.commit.membars                     287352                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       287352      0.39%      0.39% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        40663234     55.22%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            432      0.00%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             192      0.00%     55.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd         68459      0.09%     55.71% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       3407664      4.63%     60.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        104954      0.14%     60.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.48% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc        36463      0.05%     60.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       3444111      4.68%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc           42      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     65.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        1463191      1.99%     67.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3579112      4.86%     72.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     10291686     13.98%     86.03% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     10287092     13.97%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         73633984                       # Class of committed instruction
system.cpu1.commit.refs                      25621081                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73455110                       # Number of Instructions Simulated
system.cpu1.committedOps                     73633984                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.270601                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.270601                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            147677717                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              3435712                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            32021115                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             110896567                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                33082648                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50068452                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3586864                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              3627133                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              3564241                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   41355184                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22364844                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    204124025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2952345                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           91                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     127632469                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          636                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               14043626                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.172139                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26833278                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          40088191                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.531265                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237979922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.538201                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.893218                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               162990337     68.49%     68.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30983285     13.02%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                36444121     15.31%     96.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6886764      2.89%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  356432      0.15%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15732      0.01%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  138054      0.06%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  105104      0.04%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   60093      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237979922                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 26426116                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                16662814                       # number of floating regfile writes
system.cpu1.idleCycles                        2262453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3611683                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26806478                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.360591                       # Inst execution rate
system.cpu1.iew.exec_refs                    28875513                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  13965335                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15258139                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             14950590                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            154739                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          6020198                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            14121166                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96335772                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             14910178                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          4326733                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             86629219                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                124191                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             57307482                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3586864                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             57472768                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       327374                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            1381                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          922                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3237084                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       213591                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           922                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        81002                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3530681                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 53278349                       # num instructions consuming a value
system.cpu1.iew.wb_count                     85706754                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.707318                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 37684737                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.356751                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      85721571                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               106318199                       # number of integer regfile reads
system.cpu1.int_regfile_writes               28139819                       # number of integer regfile writes
system.cpu1.ipc                              0.305754                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.305754                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           288887      0.32%      0.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             49690888     54.63%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 451      0.00%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  192      0.00%     54.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd              73086      0.08%     55.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            3622060      3.98%     59.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             178320      0.20%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     59.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc          36475      0.04%     59.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            3444283      3.79%     63.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           4417417      4.86%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             2809717      3.09%     70.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3586945      3.94%     74.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       12463381     13.70%     88.63% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      10343850     11.37%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              90955952                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses               34894746                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           70202235                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     30619893                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46404809                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     446467                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004909                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  32667      7.32%      7.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      7.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      7.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    2      0.00%      7.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    2      0.00%      7.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                  248      0.06%      7.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      7.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc             1514      0.34%      7.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                13991      3.13%     10.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              283167     63.42%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     74.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96549     21.63%     95.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1377      0.31%     96.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead            13672      3.06%     99.27% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            3278      0.73%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              56218786                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         350929684                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     55086861                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         72633648                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  95824822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 90955952                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             510950                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22701788                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           793626                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        108238                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9654099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237979922                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.382200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.735805                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          176206376     74.04%     74.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           38367658     16.12%     90.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18483369      7.77%     97.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            4388832      1.84%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             351443      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              87109      0.04%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              63878      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              19581      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              11676      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237979922                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.378601                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          4125641                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         3508516                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            14950590                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           14121166                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               11827789                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               7061693                       # number of misc regfile writes
system.cpu1.numCycles                       240242375                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7982763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               78573907                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38198109                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5053402                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                38349864                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              18855900                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               184511                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            165709859                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             109408970                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           62690891                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 48105651                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30293683                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3586864                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49919309                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                24492782                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44803395                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       120906464                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      19444327                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            112854                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 22318922                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        113588                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   328676278                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198123600                       # The number of ROB writes
system.cpu1.timesIdled                          28086                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4838011                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                46833                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5030246                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                155                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                130592                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4858543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       9682929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        73317                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        35307                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3518750                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2915905                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7036409                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2951212                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4511079                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2425470                       # Transaction distribution
system.membus.trans_dist::WritebackClean            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2399323                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             5900                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3452                       # Transaction distribution
system.membus.trans_dist::ReadExReq            337618                       # Transaction distribution
system.membus.trans_dist::ReadExResp           337567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4511081                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            82                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     14531575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               14531575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    465543616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               465543616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             7709                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4858133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4858133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4858133                       # Request fanout histogram
system.membus.respLayer1.occupancy        24968875158                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             20.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         20472846621                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   124151927500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   124151927500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                798                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          399                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1960951.127820                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5359409.791062                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          399    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52017500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            399                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   123369508000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    782419500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22758771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22758771                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22758771                       # number of overall hits
system.cpu0.icache.overall_hits::total       22758771                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73483                       # number of overall misses
system.cpu0.icache.overall_misses::total        73483                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   4548038996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   4548038996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   4548038996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   4548038996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22832254                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22832254                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22832254                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22832254                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003218                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003218                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003218                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003218                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 61892.396826                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 61892.396826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 61892.396826                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 61892.396826                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5181                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              119                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.537815                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        67656                       # number of writebacks
system.cpu0.icache.writebacks::total            67656                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5825                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5825                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5825                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5825                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        67658                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67658                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        67658                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67658                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   4176441496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   4176441496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   4176441496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   4176441496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002963                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002963                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002963                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002963                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 61728.716427                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 61728.716427                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 61728.716427                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 61728.716427                       # average overall mshr miss latency
system.cpu0.icache.replacements                 67656                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22758771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22758771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   4548038996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   4548038996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22832254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22832254                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003218                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 61892.396826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 61892.396826                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5825                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5825                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        67658                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67658                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   4176441496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   4176441496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002963                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 61728.716427                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 61728.716427                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999992                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22826669                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67690                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           337.223652                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999992                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         45732166                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        45732166                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     16381408                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16381408                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     16381408                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16381408                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     11970884                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11970884                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     11970884                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11970884                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 773932400963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 773932400963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 773932400963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 773932400963                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     28352292                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     28352292                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     28352292                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     28352292                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.422219                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.422219                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.422219                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.422219                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 64651.232187                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64651.232187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 64651.232187                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64651.232187                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     31592657                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          723                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           483894                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             15                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    65.288383                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    48.200000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1728130                       # number of writebacks
system.cpu0.dcache.writebacks::total          1728130                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     10265929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10265929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     10265929                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10265929                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1704955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1704955                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1704955                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1704955                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 135130217629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 135130217629                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 135130217629                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 135130217629                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.060135                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.060135                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.060135                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.060135                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 79257.351443                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79257.351443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 79257.351443                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79257.351443                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1728130                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11520992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11520992                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2694064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2694064                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 158223729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 158223729500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     14215056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     14215056                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.189522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189522                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 58730.501391                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 58730.501391                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      1922628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1922628                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       771436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       771436                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  57177695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  57177695000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.054269                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.054269                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74118.520525                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74118.520525                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4860416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4860416                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      9276820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      9276820                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 615708671463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 615708671463                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     14137236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14137236                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.656198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.656198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66370.660578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66370.660578                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8343301                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8343301                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       933519                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       933519                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  77952522629                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  77952522629                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.066033                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.066033                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83503.948638                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83503.948638                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        71977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        71977                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          974                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          974                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43063500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43063500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        72951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        72951                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.013351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.013351                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 44213.039014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 44213.039014                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          568                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          406                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          406                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      9573500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      9573500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005565                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005565                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23580.049261                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23580.049261                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        69968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        69968                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1843                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1843                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     13492500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     13492500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        71811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        71811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025665                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7320.944113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7320.944113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1840                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1840                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     11663500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     11663500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025623                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025623                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6338.858696                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6338.858696                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       254000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       254000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9905                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9905                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        31892                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        31892                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   3020420330                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   3020420330                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        41797                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        41797                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.763021                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.763021                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 94707.774050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 94707.774050                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           20                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           20                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        31872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        31872                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2988520830                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2988520830                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.762543                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.762543                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 93766.341303                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 93766.341303                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.952613                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18273836                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1734117                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.537833                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.952613                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998519                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         58811787                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        58811787                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               26983                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              443876                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               13517                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              438362                       # number of demand (read+write) hits
system.l2.demand_hits::total                   922738                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              26983                       # number of overall hits
system.l2.overall_hits::.cpu0.data             443876                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              13517                       # number of overall hits
system.l2.overall_hits::.cpu1.data             438362                       # number of overall hits
system.l2.overall_hits::total                  922738                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40674                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1282592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17444                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1239700                       # number of demand (read+write) misses
system.l2.demand_misses::total                2580410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40674                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1282592                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17444                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1239700                       # number of overall misses
system.l2.overall_misses::total               2580410                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3775780985                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 130293014501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1683774973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 126832972484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     262585542943                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3775780985                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 130293014501                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1683774973                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 126832972484                       # number of overall miss cycles
system.l2.overall_miss_latency::total    262585542943                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           67657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1726468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           30961                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1678062                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3503148                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          67657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1726468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          30961                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1678062                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3503148                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.601179                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.742899                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.563418                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.738769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.736597                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.601179                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.742899                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.563418                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.738769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.736597                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92830.333505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101585.706523                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 96524.591435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102309.407505                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101761.170877                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92830.333505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101585.706523                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 96524.591435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102309.407505                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101761.170877                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             517400                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23229                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.273882                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2703010                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2425465                       # number of writebacks
system.l2.writebacks::total                   2425465                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            718                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         660353                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         632854                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1294381                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           718                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        660353                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        632854                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1294381                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        39956                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       622239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       606846                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1286029                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        39956                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       622239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       606846                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3606043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4892072                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3331436989                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  67944205514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1482160977                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  66662825497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139420628977                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3331436989                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  67944205514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1482160977                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  66662825497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 369007294032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 508427923009                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.590567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.360412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.548690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.361635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.590567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.360412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.548690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.361635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.396479                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83377.640129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 109193.100262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 87247.526313                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109851.305763                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108411.730200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83377.640129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 109193.100262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 87247.526313                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109851.305763                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 102330.253420                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103928.953419                       # average overall mshr miss latency
system.l2.replacements                        7711820                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2451350                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2451350                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            6                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              6                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      2451356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2451356                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            6                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks       993193                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           993193                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            3                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              3                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks       993196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       993196                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            3                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3606043                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3606043                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 369007294032                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 369007294032                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 102330.253420                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 102330.253420                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             180                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             232                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  412                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           619                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           698                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1317                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       846500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1501000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      2347500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          799                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          930                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1729                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.774718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.750538                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.761712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1367.528271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2150.429799                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1782.460137                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              14                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          688                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1303                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12564000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     14337000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     26901000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.769712                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.739785                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20429.268293                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20838.662791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20645.433615                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            52                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 93                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          192                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          184                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              376                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       826000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       258500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1084500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          233                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          236                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            469                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.824034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.779661                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.801706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4302.083333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1404.891304                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2884.308511                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          188                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          181                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          369                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      3916000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3712500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      7628500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.806867                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.766949                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.786780                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20829.787234                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20511.049724                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20673.441734                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           141514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140093                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                281607                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         819000                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         780748                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1599748                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  77637349233                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  74793865237                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  152431214470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       960514                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       920841                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1881355                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.852668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.847864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.850317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94795.298209                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95797.703276                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95284.516355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       654436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       622953                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total          1277389                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       164564                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       157795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         322359                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20329218734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19692359239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40021577973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.171329                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.171360                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.171344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 123533.815014                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 124797.105352                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124152.196691                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         26983                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         13517                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40674                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17444                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58118                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3775780985                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1683774973                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5459555958                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        67657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        30961                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          98618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.601179                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.563418                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.589324                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92830.333505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 96524.591435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93939.157542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          718                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          456                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1174                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        39956                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        56944                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3331436989                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1482160977                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4813597966                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.590567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.548690                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.577420                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83377.640129                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 87247.526313                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84532.136239                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       302362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       298269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            600631                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       463592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       458952                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          922544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  52655665268                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  52039107247                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 104694772515                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       765954                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       757221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1523175                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.605248                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.606100                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.605672                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113581.910965                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113386.818768                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113484.855481                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         5917                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9901                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        15818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       457675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       449051                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       906726                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  47614986780                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46970466258                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  94585453038                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.597523                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.593025                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.595287                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104036.678385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 104599.402424                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104315.364331                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           43                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                48                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           21                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             170                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4639000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        14000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4653000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          192                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           218                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.776042                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.807692                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.779817                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31134.228188                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   666.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 27370.588235                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          101                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1115988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       389499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1505487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.260417                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.316514                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 22319.760000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20499.947368                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21818.652174                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999980                       # Cycle average of tags in use
system.l2.tags.total_refs                     9216733                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7712020                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.195113                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.414576                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.146258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.217577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.097902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.087940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    48.035728                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.178353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.034650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001530                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.750558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63312972                       # Number of tag accesses
system.l2.tags.data_accesses                 63312972                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2557824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      40353728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1087232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      39302336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    227012224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          310313344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2557824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1087232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3645056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    155230080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       155230080                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          39966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         630527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         614099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3547066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4848646                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2425470                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2425470                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         20602370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        325035050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          8757270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        316566458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1828503420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2499464569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     20602370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      8757270                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         29359641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1250323560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1250323560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1250323560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        20602370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       325035050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         8757270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       316566458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1828503420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3749788130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2420558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     39961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    622363.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16988.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    607792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3544609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004616710250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       147065                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       147065                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8145968                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2286295                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4848648                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2425473                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4848648                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2425473                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  16935                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4915                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            289242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            295443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            326174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            337869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            332749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            345565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            293179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            307533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            283092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            284850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           286387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           290427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           303820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           286127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           279540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289716                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            149856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            150451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            152043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            155813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            155547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            158690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            149217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            150642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            152120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            150382                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           149016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           152685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           147278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           148484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           149115                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 250434286167                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24158565000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            341028904917                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51831.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70581.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3903520                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2131453                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4848648                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2425473                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  499213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  575854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  728727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  501235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  329974                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  289069                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  252825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  230949                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  210931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  190714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 189924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 312574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 249868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 104165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  74538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  44824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  26904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  41244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  56263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  77081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  99742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 121873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 150493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 210100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 291730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 285613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 205264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 174072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 173351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 168008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  12540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1217303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    381.289536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   242.093360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.873551                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       221434     18.19%     18.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       582503     47.85%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        59605      4.90%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        36474      3.00%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12735      1.05%     74.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7694      0.63%     75.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7102      0.58%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9095      0.75%     76.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       280661     23.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1217303                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       147065                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.854180                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.721960                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    289.466093                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       147049     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671           15      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        147065                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       147065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.459158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.421889                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.173456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           123988     84.31%     84.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1295      0.88%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9315      6.33%     91.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6234      4.24%     95.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3598      2.45%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1640      1.12%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              692      0.47%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              276      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               20      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        147065                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              309229632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1083840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               154916224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               310313472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            155230272                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2490.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1247.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2499.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1250.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    19.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  124151937500                       # Total gap between requests
system.mem_ctrls.avgGap                      17067.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2557504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     39831232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1087232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38898688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    226854976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    154916224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 20599792.943206623197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 320826529.253845036030                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 8757270.401621432975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 313315216.149181425571                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1827236842.537140607834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1247795560.805932760239                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        39966                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       630527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16988                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       614099                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3547068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2425473                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1669520926                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41858384863                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    771565583                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41236380575                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 255493052970                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3227197124273                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41773.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66386.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     45418.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67149.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     72029.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1330543.41                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4094947080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2176515990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         16450267260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6255162540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9800434800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      53992997490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2206552800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        94976877960                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        765.005263                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5077665279                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4145700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 114928562221                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4596617760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2443148895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18048156420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6380191980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9800434800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      54029409660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2175889920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        97473849435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        785.117488                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4999364980                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4145700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 115006862520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1144                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          573                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7034951.134380                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   18784904.139098                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          573    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    360111500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            573                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   120120900500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4031027000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22331329                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22331329                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22331329                       # number of overall hits
system.cpu1.icache.overall_hits::total       22331329                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        33514                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         33514                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        33514                       # number of overall misses
system.cpu1.icache.overall_misses::total        33514                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2058891499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2058891499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2058891499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2058891499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22364843                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22364843                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22364843                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22364843                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001499                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001499                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001499                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001499                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61433.773915                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61433.773915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61433.773915                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61433.773915                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1228                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    31.487179                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30961                       # number of writebacks
system.cpu1.icache.writebacks::total            30961                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2553                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2553                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2553                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        30961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        30961                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        30961                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        30961                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1882095500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1882095500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1882095500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1882095500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001384                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001384                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001384                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001384                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60789.234844                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60789.234844                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60789.234844                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60789.234844                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30961                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22331329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22331329                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        33514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        33514                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2058891499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2058891499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22364843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22364843                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001499                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001499                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61433.773915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61433.773915                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2553                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2553                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        30961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        30961                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1882095500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1882095500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001384                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60789.234844                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60789.234844                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24204649                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            30993                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           780.971477                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44760647                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44760647                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16238192                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16238192                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16238192                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16238192                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     11636871                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11636871                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     11636871                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11636871                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 754532286635                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 754532286635                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 754532286635                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 754532286635                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     27875063                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27875063                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     27875063                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27875063                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417465                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417465                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417465                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417465                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 64839.791266                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 64839.791266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 64839.791266                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 64839.791266                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     30481381                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          258                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           454888                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.008541                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1677350                       # number of writebacks
system.cpu1.dcache.writebacks::total          1677350                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9982071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9982071                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9982071                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9982071                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1654800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1654800                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1654800                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1654800                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 131491507175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 131491507175                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 131491507175                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 131491507175                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.059365                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059365                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.059365                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059365                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79460.664234                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79460.664234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79460.664234                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79460.664234                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1677350                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11439570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11439570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2641808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2641808                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 155805753500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 155805753500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14081378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14081378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187610                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 58976.940603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58976.940603                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1880332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1880332                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       761476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       761476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  56487291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  56487291500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.054077                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.054077                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 74181.315629                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74181.315629                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4798622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4798622                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8995063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8995063                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 598726533135                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 598726533135                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     13793685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13793685                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.652115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.652115                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66561.683129                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66561.683129                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      8101739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      8101739                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       893324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       893324                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  75004215675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  75004215675                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064763                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 83960.820122                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83960.820122                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        72907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        72907                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          736                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     31264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     31264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        73643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        73643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009994                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009994                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42478.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42478.260870                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          612                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          612                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     25765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     25765000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 42099.673203                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42099.673203                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        70725                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        70725                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1733                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1733                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     12727500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     12727500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        72458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        72458                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.023917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.023917                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7344.200808                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7344.200808                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1733                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1733                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11007500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.023917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.023917                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6351.702250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6351.702250                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       217500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       204500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9445                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9445                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        31926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        31926                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   3023993329                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   3023993329                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        41371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        41371                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.771700                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.771700                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 94718.828823                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 94718.828823                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        31921                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        31921                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   2992067329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   2992067329                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.771579                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.771579                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 93733.508631                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 93733.508631                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.848275                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18086103                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1684330                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.737862                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.848275                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.995259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995259                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57809371                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57809371                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 124151927500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1632577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4876821                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1052740                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5286357                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          5807415                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6307                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3549                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           9856                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1884186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1884186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         98619                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1533958                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          218                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          218                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       202971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5194932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        92883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5045735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10536521                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      8660032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    221094208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3963008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    214746368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              448463616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13540534                       # Total snoops (count)
system.tol2bus.snoopTraffic                 156102656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17048543                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.180098                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.389627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14013465     82.20%     82.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2999758     17.60%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  35307      0.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17048543                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7024977635                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2605292342                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         101765940                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2530737275                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          46666547                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
