// Seed: 258586675
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1 or posedge id_3) begin
    if (id_3 && id_2 == 1) begin
      $display;
    end else
      #(1) begin
        #1 id_1 = 1;
      end
  end
  string id_5 = "";
  wor id_6;
  always @(posedge id_6) begin
    $display(id_2 | id_6, 1, 1, id_6, {1'b0} | 1, id_3, id_6);
  end
  wire id_7;
endmodule
module module_0 (
    output wor id_0,
    output wand id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input uwire id_6,
    input wire id_7,
    input tri0 id_8,
    output wire id_9,
    input wor id_10,
    input wor id_11,
    output supply0 id_12
    , id_37,
    output wor id_13,
    output wor id_14,
    input supply0 id_15,
    input tri1 id_16,
    input supply1 id_17,
    input tri id_18,
    output wor id_19,
    input tri1 id_20,
    output supply0 id_21,
    input tri0 id_22,
    output tri0 id_23,
    output wand id_24,
    output tri1 module_1,
    output wand id_26,
    output tri0 id_27,
    output wand id_28,
    input tri id_29,
    input wire id_30,
    input uwire id_31,
    output wor id_32,
    input uwire id_33,
    input tri0 id_34,
    input tri id_35
    , id_38
);
  assign id_27 = id_15;
  module_0(
      id_37, id_37, id_38, id_38
  );
endmodule
