!if 0
Copyright (C) 2006-2008, Freescale Semiconductor, Inc. All Rights Reserved.
THIS SOURCE CODE, AND ITS USE AND DISTRIBUTION, IS SUBJECT TO THE TERMS
AND CONDITIONS OF THE APPLICABLE LICENSE AGREEMENT
!endif

DIRS=\
    EHCI    \
    EHCIPDD \
# @CESYSGEN IF FILESYS_FSREG || FILESYS_FSREGHIVE || FILESYS_FSRGLITE
    USB2COM
# @CESYSGEN ENDIF FILESYS_FSREG || FILESYS_FSREGHIVE || FILESYS_FSRGLITE
