library ieee;
use ieee.std_logic_1164.all;
----------------------------------
entity Project_1 is
	port 
	(
		x1,x2,x3,x4,x5	: in std_logic;
		y : out std_logic 
	);
end entity;
-----------------------------------
architecture rtl of Lab1 is
begin
	y <= (not x1 or (not x2 xor x3)) and (x3 or (not x4 xor x5))
end rtl;
