INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1bit2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1bit2to1
WARNING: [VRFC 10-1195] overwriting previous definition of module mux1bit2to1 [C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/mux1bit4to1.v:21]
INFO: [VRFC 10-311] analyzing module mux1bit4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/CLA4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU1Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU1Bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sources_1/imports/new/ALU4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.srcs/sim_1/imports/somevivadofiles/alu4bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU4Bit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DwightThomas/Desktop/My Stuff/SKL/This Semester/Com Org 2/Dwight_Alanna_Project_3/Dwight_Alanna_Project_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
