{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1479056388418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1479056388418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 00:59:48 2016 " "Processing started: Mon Nov 14 00:59:48 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1479056388418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1479056388418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_NUM -c DIGITAL_NUM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_NUM -c DIGITAL_NUM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1479056388418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1479056389104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "number_mod_module.v 1 1 " "Found 1 design units, including 1 entities, in source file number_mod_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER_MOD_MODULE " "Found entity 1: NUMBER_MOD_MODULE" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_encoder_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_encoder_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMG_ENCODER_MODULE " "Found entity 1: SMG_ENCODER_MODULE" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "19 COL_SCAN_MODULE.v(18) " "Verilog HDL Expression warning at COL_SCAN_MODULE.v(18): truncated literal to match 19 bits" {  } { { "COL_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/COL_SCAN_MODULE.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file col_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 COL_SCAN_MODULE " "Found entity 1: COL_SCAN_MODULE" {  } { { "COL_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/COL_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file row_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROW_SCAN_MODULE " "Found entity 1: ROW_SCAN_MODULE" {  } { { "ROW_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/ROW_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smg_scan_module.v 1 1 " "Found 1 design units, including 1 entities, in source file smg_scan_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SMG_SCAN_MODULE " "Found entity 1: SMG_SCAN_MODULE" {  } { { "SMG_SCAN_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056389463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056389463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1479056389494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NUMBER_MOD_MODULE NUMBER_MOD_MODULE:U2 " "Elaborating entity \"NUMBER_MOD_MODULE\" for hierarchy \"NUMBER_MOD_MODULE:U2\"" {  } { { "top_module.v" "U2" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056389494 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NUMBER_MOD_MODULE.v(39) " "Verilog HDL assignment warning at NUMBER_MOD_MODULE.v(39): truncated value with size 32 to match size of target (1)" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479056389494 "|top_module|NUMBER_MOD_MODULE:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 NUMBER_MOD_MODULE.v(40) " "Verilog HDL assignment warning at NUMBER_MOD_MODULE.v(40): truncated value with size 32 to match size of target (1)" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1479056389494 "|top_module|NUMBER_MOD_MODULE:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG_ENCODER_MODULE SMG_ENCODER_MODULE:U3 " "Elaborating entity \"SMG_ENCODER_MODULE\" for hierarchy \"SMG_ENCODER_MODULE:U3\"" {  } { { "top_module.v" "U3" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056389494 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SMG_ENCODER_MODULE.v(54) " "Verilog HDL Case Statement warning at SMG_ENCODER_MODULE.v(54): case item expression covers a value already covered by a previous case item" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 54 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1479056389494 "|top_module|SMG_ENCODER_MODULE:U2"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SMG_ENCODER_MODULE.v(87) " "Verilog HDL Case Statement warning at SMG_ENCODER_MODULE.v(87): case item expression covers a value already covered by a previous case item" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 87 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "" 0 -1 1479056389494 "|top_module|SMG_ENCODER_MODULE:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SMG_SCAN_MODULE SMG_SCAN_MODULE:U4 " "Elaborating entity \"SMG_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\"" {  } { { "top_module.v" "U4" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056389510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROW_SCAN_MODULE SMG_SCAN_MODULE:U4\|ROW_SCAN_MODULE:U_row_scan_module_Inst " "Elaborating entity \"ROW_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\|ROW_SCAN_MODULE:U_row_scan_module_Inst\"" {  } { { "SMG_SCAN_MODULE.v" "U_row_scan_module_Inst" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056389510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COL_SCAN_MODULE SMG_SCAN_MODULE:U4\|COL_SCAN_MODULE:U_col_scan_module_Inst " "Elaborating entity \"COL_SCAN_MODULE\" for hierarchy \"SMG_SCAN_MODULE:U4\|COL_SCAN_MODULE:U_col_scan_module_Inst\"" {  } { { "SMG_SCAN_MODULE.v" "U_col_scan_module_Inst" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_SCAN_MODULE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1479056389510 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ten_Data\[3\] " "Net \"Ten_Data\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "Ten_Data\[3\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ten_Data\[2\] " "Net \"Ten_Data\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "Ten_Data\[2\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ten_Data\[1\] " "Net \"Ten_Data\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "Ten_Data\[1\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "One_Data\[3\] " "Net \"One_Data\[3\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "One_Data\[3\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "One_Data\[2\] " "Net \"One_Data\[2\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "One_Data\[2\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "One_Data\[1\] " "Net \"One_Data\[1\]\" is missing source, defaulting to GND" {  } { { "top_module.v" "One_Data\[1\]" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1479056389525 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "NUMBER_MOD_MODULE:U2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"NUMBER_MOD_MODULE:U2\|Mod0\"" {  } { { "NUMBER_MOD_MODULE.v" "Mod0" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1479056391459 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1479056391459 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NUMBER_MOD_MODULE:U2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"NUMBER_MOD_MODULE:U2\|lpm_divide:Mod0\"" {  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1479056392598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NUMBER_MOD_MODULE:U2\|lpm_divide:Mod0 " "Instantiated megafunction \"NUMBER_MOD_MODULE:U2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 1 " "Parameter \"LPM_WIDTHN\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479056392614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479056392614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479056392614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1479056392614 ""}  } { { "NUMBER_MOD_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/NUMBER_MOD_MODULE.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1479056392614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_f9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_f9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_f9m " "Found entity 1: lpm_divide_f9m" {  } { { "db/lpm_divide_f9m.tdf" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/db/lpm_divide_f9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056392801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056392801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/db/sign_div_unsign_7kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056392817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056392817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/db/alt_u_div_24f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056392832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056392832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056392910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056392910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1479056392973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1479056392973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1479056393768 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 39 -1 0 } } { "SMG_ENCODER_MODULE.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/SMG_ENCODER_MODULE.v" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1479056393799 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1479056393799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[0\] GND " "Pin \"Col_Scan_Sig\[0\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[1\] VCC " "Pin \"Col_Scan_Sig\[1\]\" is stuck at VCC" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[2\] GND " "Pin \"Col_Scan_Sig\[2\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[3\] GND " "Pin \"Col_Scan_Sig\[3\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[4\] GND " "Pin \"Col_Scan_Sig\[4\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[5\] GND " "Pin \"Col_Scan_Sig\[5\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[6\] GND " "Pin \"Col_Scan_Sig\[6\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Col_Scan_Sig\[7\] GND " "Pin \"Col_Scan_Sig\[7\]\" is stuck at GND" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1479056393862 "|top_module|Col_Scan_Sig[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1479056393862 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1479056394033 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1479056394267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1479056394595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1479056394595 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[1\] " "No output dependent on input pin \"Number_Data\[1\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[2\] " "No output dependent on input pin \"Number_Data\[2\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[3\] " "No output dependent on input pin \"Number_Data\[3\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[4\] " "No output dependent on input pin \"Number_Data\[4\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[5\] " "No output dependent on input pin \"Number_Data\[5\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[6\] " "No output dependent on input pin \"Number_Data\[6\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Number_Data\[7\] " "No output dependent on input pin \"Number_Data\[7\]\"" {  } { { "top_module.v" "" { Text "D:/FPGA_PROC/DIGITAL_NUM/top_module.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1479056394720 "|top_module|Number_Data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1479056394720 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1479056394720 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1479056394720 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1479056394720 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1479056394720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1479056394735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 00:59:54 2016 " "Processing ended: Mon Nov 14 00:59:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1479056394735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1479056394735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1479056394735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1479056394735 ""}
