Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 01:43:19 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file msys_wrapper_timing_summary_routed.rpt -pb msys_wrapper_timing_summary_routed.pb -rpx msys_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : msys_wrapper
| Device       : 7a100t-csg324
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    98          
LUTAR-1    Warning           LUT drives async reset alert   3           
TIMING-9   Warning           Unknown CDC Logic              1           
TIMING-16  Warning           Large setup violation          197         
TIMING-18  Warning           Missing input or output delay  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (392)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1147)
5. checking no_input_delay (17)
6. checking no_output_delay (80)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (392)
--------------------------
 There are 98 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/Q (HIGH)

 There are 98 register/latch pins with no clock driven by root clock pin: msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1147)
---------------------------------------------------
 There are 1147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (80)
--------------------------------
 There are 79 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.884     -769.016                   1417                24895        0.077        0.000                      0                24895        3.000        0.000                       0                 10114  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                   ------------       ----------      --------------
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                               {0.000 5.000}      10.000          100.000         
  clk_out1_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         
  clk_out2_msys_clk_wiz_0_0                             {0.000 12.500}     25.000          40.000          
  clkfbout_msys_clk_wiz_0_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         14.381        0.000                      0                  222        0.121        0.000                      0                  222       15.812        0.000                       0                   234  
msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.477        0.000                      0                   47        0.263        0.000                      0                   47       16.166        0.000                       0                    41  
sys_clock                                                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_msys_clk_wiz_0_0                                  -1.884     -769.016                   1417                24379        0.077        0.000                      0                24379        3.870        0.000                       0                  9745  
  clk_out2_msys_clk_wiz_0_0                                   9.829        0.000                      0                  193        0.174        0.000                      0                  193       12.000        0.000                       0                    90  
  clkfbout_msys_clk_wiz_0_0                                                                                                                                                                               8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                 To Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                 --------                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_msys_clk_wiz_0_0  clk_out1_msys_clk_wiz_0_0        0.333        0.000                      0                   36        0.220        0.000                      0                   36  
clk_out1_msys_clk_wiz_0_0  clk_out2_msys_clk_wiz_0_0        0.025        0.000                      0                   97        0.120        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                              From Clock                                              To Clock                                              
----------                                              ----------                                              --------                                              
(none)                                                                                                          clk_out1_msys_clk_wiz_0_0                               
(none)                                                  clk_out1_msys_clk_wiz_0_0                               clk_out1_msys_clk_wiz_0_0                               
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_msys_clk_wiz_0_0                               
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_msys_clk_wiz_0_0                               
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  clk_out1_msys_clk_wiz_0_0                               msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                          msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  clk_out1_msys_clk_wiz_0_0                               msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clk_out1_msys_clk_wiz_0_0                             
(none)                     clk_out2_msys_clk_wiz_0_0                             
(none)                     clkfbout_msys_clk_wiz_0_0                             
(none)                                                clk_out1_msys_clk_wiz_0_0  
(none)                                                clk_out2_msys_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       14.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.381ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.063ns  (logic 0.589ns (28.557%)  route 1.474ns (71.443%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns = ( 19.640 - 16.667 ) 
    Source Clock Delay      (SCD):    3.346ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522     3.346    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y177        FDRE (Prop_fdre_C_Q)         0.379     3.725 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.688     4.413    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X13Y178        LUT6 (Prop_lut6_I3_O)        0.105     4.518 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.346     4.864    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X13Y178        LUT5 (Prop_lut5_I0_O)        0.105     4.969 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.440     5.409    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    18.157    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    18.234 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407    19.640    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.348    19.989    
                         clock uncertainty           -0.035    19.953    
    SLICE_X15Y177        FDRE (Setup_fdre_C_CE)      -0.164    19.789    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.789    
                         arrival time                          -5.409    
  -------------------------------------------------------------------
                         slack                                 14.381    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.959ns  (logic 0.594ns (30.324%)  route 1.365ns (69.676%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.801    21.866    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X13Y176        LUT3 (Prop_lut3_I2_O)        0.105    21.971 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    21.971    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[1]
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.030    36.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -21.971    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.676ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.961ns  (logic 0.594ns (30.293%)  route 1.367ns (69.707%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.803    21.868    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X13Y176        LUT6 (Prop_lut6_I4_O)        0.105    21.973 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.973    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[5]
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.032    36.650    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                         -21.973    
  -------------------------------------------------------------------
                         slack                                 14.676    

Slack (MET) :             14.856ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.763ns  (logic 0.594ns (33.700%)  route 1.169ns (66.300%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.604    21.670    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X19Y176        LUT3 (Prop_lut3_I1_O)        0.105    21.775 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.775    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[6]
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.601    
    SLICE_X19Y176        FDRE (Setup_fdre_C_D)        0.030    36.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.631    
                         arrival time                         -21.775    
  -------------------------------------------------------------------
                         slack                                 14.856    

Slack (MET) :             14.874ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.784ns  (logic 0.615ns (34.481%)  route 1.169ns (65.519%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.604    21.670    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X19Y176        LUT4 (Prop_lut4_I2_O)        0.126    21.796 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.796    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[7]
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.331    36.636    
                         clock uncertainty           -0.035    36.601    
    SLICE_X19Y176        FDRE (Setup_fdre_C_D)        0.069    36.670    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.670    
                         arrival time                         -21.796    
  -------------------------------------------------------------------
                         slack                                 14.874    

Slack (MET) :             14.875ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.762ns  (logic 0.594ns (33.715%)  route 1.168ns (66.285%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.604    21.669    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X13Y176        LUT6 (Prop_lut6_I4_O)        0.105    21.774 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    21.774    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[4]
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X13Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X13Y176        FDRE (Setup_fdre_C_D)        0.032    36.650    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                         -21.774    
  -------------------------------------------------------------------
                         slack                                 14.875    

Slack (MET) :             14.994ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.643ns  (logic 0.594ns (36.160%)  route 1.049ns (63.840%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.485    21.550    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X15Y176        LUT4 (Prop_lut4_I2_O)        0.105    21.655 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.655    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[2]
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X15Y176        FDRE (Setup_fdre_C_D)        0.032    36.650    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.650    
                         arrival time                         -21.655    
  -------------------------------------------------------------------
                         slack                                 14.994    

Slack (MET) :             15.028ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.646ns  (logic 0.597ns (36.277%)  route 1.049ns (63.723%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.485    21.550    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X15Y176        LUT5 (Prop_lut5_I3_O)        0.108    21.658 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.658    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[3]
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X15Y176        FDRE (Setup_fdre_C_D)        0.069    36.687    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.687    
                         arrival time                         -21.658    
  -------------------------------------------------------------------
                         slack                                 15.028    

Slack (MET) :             15.095ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.529ns  (logic 0.594ns (38.855%)  route 0.935ns (61.145%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 36.309 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.454    20.851    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X15Y179        LUT6 (Prop_lut6_I4_O)        0.105    20.956 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.480    21.436    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X16Y179        LUT6 (Prop_lut6_I1_O)        0.105    21.541 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.541    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409    36.309    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.331    36.640    
                         clock uncertainty           -0.035    36.605    
    SLICE_X16Y179        FDRE (Setup_fdre_C_D)        0.032    36.637    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.637    
                         arrival time                         -21.541    
  -------------------------------------------------------------------
                         slack                                 15.095    

Slack (MET) :             15.225ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.410ns  (logic 0.594ns (42.132%)  route 0.816ns (57.868%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns = ( 36.305 - 33.333 ) 
    Source Clock Delay      (SCD):    3.346ns = ( 20.013 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743    18.410    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    18.491 f  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.522    20.013    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X15Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y177        FDRE (Prop_fdre_C_Q)         0.384    20.397 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.564    20.961    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X14Y177        LUT6 (Prop_lut6_I0_O)        0.105    21.066 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.252    21.318    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Shift
    SLICE_X15Y176        LUT2 (Prop_lut2_I0_O)        0.105    21.423 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.423    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/p_0_in[0]
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490    34.823    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    34.900 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405    36.305    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.348    36.653    
                         clock uncertainty           -0.035    36.618    
    SLICE_X15Y176        FDRE (Setup_fdre_C_D)        0.030    36.648    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                         -21.423    
  -------------------------------------------------------------------
                         slack                                 15.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.674     1.513    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y180         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y180         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.055     1.709    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X1Y180         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.949     1.922    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X1Y180         FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.409     1.513    
    SLICE_X1Y180         FDPE (Hold_fdpe_C_D)         0.075     1.588    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.189ns (67.634%)  route 0.090ns (32.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.644     1.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y179        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.090     1.715    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X12Y179        LUT3 (Prop_lut3_I2_O)        0.048     1.763 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     1.763    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[14]
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.890    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.394     1.496    
    SLICE_X12Y179        FDRE (Hold_fdre_C_D)         0.131     1.627    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.426%)  route 0.105ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.105     1.724    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.dbg_brki_hit_synced
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]/C
                         clock pessimism             -0.394     1.491    
    SLICE_X18Y175        FDRE (Hold_fdre_C_D)         0.075     1.566    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.057     1.663    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X16Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.912     1.885    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.394     1.491    
    SLICE_X16Y175        FDRE (Hold_fdre_C_D)         0.013     1.504    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.731%)  route 0.121ns (46.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.647     1.486    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y163        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[9]/Q
                         net (fo=2, routed)           0.121     1.749    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[9]
    SLICE_X29Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X29Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]/C
                         clock pessimism             -0.372     1.521    
    SLICE_X29Y163        FDRE (Hold_fdre_C_D)         0.066     1.587    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.299%)  route 0.113ns (37.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.645     1.484    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X11Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y180        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[4]/Q
                         net (fo=4, routed)           0.113     1.738    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_status[4]
    SLICE_X10Y180        LUT5 (Prop_lut5_I4_O)        0.045     1.783 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[3]_i_1/O
                         net (fo=1, routed)           0.000     1.783    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[3]
    SLICE_X10Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.918     1.891    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X10Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]/C
                         clock pessimism             -0.394     1.497    
    SLICE_X10Y180        FDRE (Hold_fdre_C_D)         0.121     1.618    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.487%)  route 0.061ns (22.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.675     1.514    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y181         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y181         FDCE (Prop_fdce_C_Q)         0.164     1.678 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/Q
                         net (fo=2, routed)           0.061     1.739    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1_n_0
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.045     1.784 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate/O
                         net (fo=1, routed)           0.000     1.784    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_gate_n_0
    SLICE_X3Y181         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.950     1.923    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y181         FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                         clock pessimism             -0.396     1.527    
    SLICE_X3Y181         FDCE (Hold_fdce_C_D)         0.091     1.618    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.565%)  route 0.113ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.113     1.735    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X43Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.916     1.889    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]/C
                         clock pessimism             -0.393     1.496    
    SLICE_X43Y164        FDRE (Hold_fdre_C_D)         0.070     1.566    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.539%)  route 0.113ns (44.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y165        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.113     1.735    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X44Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.914     1.887    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.393     1.494    
    SLICE_X44Y166        FDRE (Hold_fdre_C_D)         0.072     1.566    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.528%)  route 0.073ns (36.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y165        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.073     1.683    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X45Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.394     1.494    
    SLICE_X45Y165        FDRE (Hold_fdre_C_D)         0.019     1.513    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y1  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X1Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C      n/a            1.000         33.333      32.333     SLICE_X3Y181   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.667      15.813     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X2Y180   msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X12Y180  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.943ns  (logic 0.880ns (22.320%)  route 3.063ns (77.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930    23.964    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.314    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.330    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X27Y171        FDRE (Setup_fdre_C_CE)      -0.168    36.441    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.943ns  (logic 0.880ns (22.320%)  route 3.063ns (77.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930    23.964    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.314    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.330    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X27Y171        FDRE (Setup_fdre_C_CE)      -0.168    36.441    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.943ns  (logic 0.880ns (22.320%)  route 3.063ns (77.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930    23.964    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.314    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.330    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X27Y171        FDRE (Setup_fdre_C_CE)      -0.168    36.441    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.477ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.943ns  (logic 0.880ns (22.320%)  route 3.063ns (77.680%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 36.314 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930    23.964    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405    36.314    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.330    36.644    
                         clock uncertainty           -0.035    36.609    
    SLICE_X27Y171        FDRE (Setup_fdre_C_CE)      -0.168    36.441    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.441    
                         arrival time                         -23.964    
  -------------------------------------------------------------------
                         slack                                 12.477    

Slack (MET) :             12.596ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.825ns  (logic 0.880ns (23.004%)  route 2.945ns (76.996%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns = ( 36.316 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.813    23.847    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    36.316    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.330    36.646    
                         clock uncertainty           -0.035    36.611    
    SLICE_X17Y172        FDCE (Setup_fdce_C_CE)      -0.168    36.443    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.443    
                         arrival time                         -23.847    
  -------------------------------------------------------------------
                         slack                                 12.596    

Slack (MET) :             12.633ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.784ns  (logic 0.880ns (23.258%)  route 2.904ns (76.742%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 36.311 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.771    23.805    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402    36.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.330    36.641    
                         clock uncertainty           -0.035    36.606    
    SLICE_X27Y175        FDRE (Setup_fdre_C_CE)      -0.168    36.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                         -23.805    
  -------------------------------------------------------------------
                         slack                                 12.633    

Slack (MET) :             12.743ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.673ns  (logic 0.880ns (23.960%)  route 2.793ns (76.040%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 36.311 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.661    23.694    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402    36.311    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.330    36.641    
                         clock uncertainty           -0.035    36.606    
    SLICE_X24Y175        FDCE (Setup_fdce_C_CE)      -0.168    36.438    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.438    
                         arrival time                         -23.694    
  -------------------------------------------------------------------
                         slack                                 12.743    

Slack (MET) :             12.844ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.573ns  (logic 0.880ns (24.629%)  route 2.693ns (75.371%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 36.312 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.561    23.595    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403    36.312    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.330    36.642    
                         clock uncertainty           -0.035    36.607    
    SLICE_X20Y174        FDCE (Setup_fdce_C_CE)      -0.168    36.439    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                         -23.595    
  -------------------------------------------------------------------
                         slack                                 12.844    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.416ns  (logic 0.880ns (25.764%)  route 2.536ns (74.236%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 36.313 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666    22.929    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105    23.034 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.404    23.437    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404    36.313    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.330    36.643    
                         clock uncertainty           -0.035    36.608    
    SLICE_X20Y176        FDCE (Setup_fdce_C_CE)      -0.168    36.440    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.440    
                         arrival time                         -23.437    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.083ns  (required time - arrival time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.337ns  (logic 0.880ns (26.367%)  route 2.457ns (73.633%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns = ( 36.315 - 33.333 ) 
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.453    22.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y175        LUT5 (Prop_lut5_I4_O)        0.105    22.822 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.537    23.359    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    34.832    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.909 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406    36.315    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.330    36.645    
                         clock uncertainty           -0.035    36.610    
    SLICE_X22Y177        FDCE (Setup_fdce_C_CE)      -0.168    36.442    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.442    
                         arrival time                         -23.359    
  -------------------------------------------------------------------
                         slack                                 13.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y177        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.849    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X12Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.894    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X12Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.410     1.511    
    SLICE_X12Y177        FDRE (Hold_fdre_C_D)         0.120     1.631    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.553%)  route 0.174ns (45.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.174     1.849    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X12Y178        LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.894    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.411     1.511    
    SLICE_X12Y178        FDRE (Hold_fdre_C_D)         0.120     1.631    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.209ns (47.380%)  route 0.232ns (52.620%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.232     1.907    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X12Y178        LUT3 (Prop_lut3_I2_O)        0.045     1.952 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.952    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.411     1.511    
    SLICE_X12Y178        FDRE (Hold_fdre_C_D)         0.121     1.632    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.191ns (43.458%)  route 0.249ns (56.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 18.588 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128    18.616    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.212    
    SLICE_X14Y177        FDRE (Hold_fdre_C_CE)       -0.012    18.200    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.200    
                         arrival time                          18.616    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.191ns (43.458%)  route 0.249ns (56.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 18.588 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128    18.616    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.212    
    SLICE_X14Y177        FDRE (Hold_fdre_C_CE)       -0.012    18.200    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.200    
                         arrival time                          18.616    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.440ns  (logic 0.191ns (43.458%)  route 0.249ns (56.542%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns = ( 18.588 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128    18.616    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.212    
    SLICE_X14Y177        FDRE (Hold_fdre_C_CE)       -0.012    18.200    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.200    
                         arrival time                          18.616    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.543ns  (logic 0.191ns (35.161%)  route 0.352ns (64.839%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 18.589 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.240    18.563    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X18Y178        LUT1 (Prop_lut1_I0_O)        0.045    18.608 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.112    18.720    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916    18.589    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.412    18.177    
    SLICE_X16Y178        FDCE (Hold_fdce_C_D)         0.077    18.254    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.254    
                         arrival time                          18.720    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.586%)  route 0.361ns (65.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 18.589 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.729    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916    18.589    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.213    
    SLICE_X15Y178        FDRE (Hold_fdre_C_CE)       -0.032    18.181    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.181    
                         arrival time                          18.729    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.586%)  route 0.361ns (65.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 18.589 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.729    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916    18.589    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.213    
    SLICE_X15Y178        FDRE (Hold_fdre_C_CE)       -0.032    18.181    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.181    
                         arrival time                          18.729    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.191ns (34.586%)  route 0.361ns (65.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 18.589 - 16.667 ) 
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=9, routed)           0.120    18.443    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[0]
    SLICE_X16Y177        LUT5 (Prop_lut5_I1_O)        0.045    18.488 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.241    18.729    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916    18.589    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.376    18.213    
    SLICE_X15Y178        FDRE (Hold_fdre_C_CE)       -0.032    18.181    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.181    
                         arrival time                          18.729    
  -------------------------------------------------------------------
                         slack                                  0.548    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X12Y178  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X16Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X17Y177  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Setup :         1417  Failing Endpoints,  Worst Slack       -1.884ns,  Total Violation     -769.016ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.884ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[189]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.668ns  (logic 1.598ns (23.965%)  route 5.070ns (76.035%))
  Logic Levels:           7  (LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 8.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.522ns = ( 4.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.429     4.478    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X4Y130         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[189]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDRE (Prop_fdre_C_Q)         0.384     4.862 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[189]/Q
                         net (fo=65, routed)          0.967     5.828    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg[1286]
    SLICE_X1Y123         LUT6 (Prop_lut6_I0_O)        0.105     5.933 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_419/O
                         net (fo=1, routed)           0.000     5.933    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_419_n_0
    SLICE_X1Y123         MUXF7 (Prop_muxf7_I1_O)      0.206     6.139 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[18]_i_167/O
                         net (fo=1, routed)           0.882     7.021    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[18]_i_167_n_0
    SLICE_X10Y123        LUT6 (Prop_lut6_I5_O)        0.250     7.271 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_78/O
                         net (fo=1, routed)           0.000     7.271    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_78_n_0
    SLICE_X10Y123        MUXF7 (Prop_muxf7_I0_O)      0.201     7.472 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[18]_i_32/O
                         net (fo=1, routed)           1.636     9.108    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[18]_i_32_n_0
    SLICE_X47Y102        LUT6 (Prop_lut6_I5_O)        0.242     9.350 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_9/O
                         net (fo=1, routed)           1.023    10.372    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_9_n_0
    SLICE_X44Y78         LUT6 (Prop_lut6_I4_O)        0.105    10.477 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_2/O
                         net (fo=1, routed)           0.563    11.041    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_2_n_0
    SLICE_X45Y77         LUT5 (Prop_lut5_I0_O)        0.105    11.146 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    11.146    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[18]
    SLICE_X45Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.256     8.970    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X45Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]/C
                         clock pessimism              0.334     9.304    
                         clock uncertainty           -0.074     9.230    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.032     9.262    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          9.262    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                 -1.884    

Slack (VIOLATED) :        -1.854ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1168]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.541ns  (logic 1.697ns (25.944%)  route 4.844ns (74.056%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 4.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.530     4.578    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X39Y155        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1168]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y155        FDRE (Prop_fdre_C_Q)         0.384     4.962 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1168]/Q
                         net (fo=65, routed)          1.323     6.285    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[52]
    SLICE_X59Y159        LUT6 (Prop_lut6_I5_O)        0.105     6.390 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_845/O
                         net (fo=1, routed)           0.000     6.390    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_845_n_0
    SLICE_X59Y159        MUXF7 (Prop_muxf7_I1_O)      0.206     6.596 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_492/O
                         net (fo=1, routed)           0.000     6.596    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_492_n_0
    SLICE_X59Y159        MUXF8 (Prop_muxf8_I0_O)      0.085     6.681 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_204/O
                         net (fo=1, routed)           0.856     7.537    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_204_n_0
    SLICE_X57Y155        LUT6 (Prop_lut6_I0_O)        0.264     7.801 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_88/O
                         net (fo=1, routed)           0.000     7.801    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_88_n_0
    SLICE_X57Y155        MUXF7 (Prop_muxf7_I0_O)      0.199     8.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_37/O
                         net (fo=1, routed)           0.000     8.000    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_37_n_0
    SLICE_X57Y155        MUXF8 (Prop_muxf8_I0_O)      0.085     8.085 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_14/O
                         net (fo=1, routed)           2.150    10.235    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[8]_i_14_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I3_O)        0.264    10.499 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_4/O
                         net (fo=1, routed)           0.515    11.014    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_4_n_0
    SLICE_X43Y81         LUT6 (Prop_lut6_I2_O)        0.105    11.119 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[8]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.119    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[8]
    SLICE_X43Y81         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.260     8.974    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X43Y81         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]/C
                         clock pessimism              0.334     9.308    
                         clock uncertainty           -0.074     9.234    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.032     9.266    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          9.266    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                 -1.854    

Slack (VIOLATED) :        -1.853ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1614]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.601ns  (logic 1.696ns (25.693%)  route 4.905ns (74.307%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 8.973 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.436ns = ( 4.564 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.516     4.564    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X35Y18         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1614]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.384     4.948 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1614]/Q
                         net (fo=65, routed)          1.033     5.982    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__0[374]
    SLICE_X37Y15         LUT6 (Prop_lut6_I1_O)        0.105     6.087 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_932/O
                         net (fo=1, routed)           0.000     6.087    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_932_n_0
    SLICE_X37Y15         MUXF7 (Prop_muxf7_I1_O)      0.206     6.293 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_603/O
                         net (fo=1, routed)           0.000     6.293    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_603_n_0
    SLICE_X37Y15         MUXF8 (Prop_muxf8_I0_O)      0.085     6.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_263/O
                         net (fo=1, routed)           1.217     7.594    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_263_n_0
    SLICE_X12Y20         LUT6 (Prop_lut6_I0_O)        0.264     7.858 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_108/O
                         net (fo=1, routed)           0.000     7.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_108_n_0
    SLICE_X12Y20         MUXF7 (Prop_muxf7_I1_O)      0.206     8.064 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_44/O
                         net (fo=1, routed)           0.000     8.064    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_44_n_0
    SLICE_X12Y20         MUXF8 (Prop_muxf8_I0_O)      0.082     8.146 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_17/O
                         net (fo=1, routed)           2.013    10.159    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[56]_i_17_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I0_O)        0.259    10.418 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_5/O
                         net (fo=1, routed)           0.642    11.060    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_5_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I5_O)        0.105    11.165 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[56]_i_1/O
                         net (fo=1, routed)           0.000    11.165    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[56]
    SLICE_X34Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.259     8.973    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[56]/C
                         clock pessimism              0.340     9.313    
                         clock uncertainty           -0.074     9.239    
    SLICE_X34Y77         FDRE (Setup_fdre_C_D)        0.074     9.313    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[56]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                         -11.165    
  -------------------------------------------------------------------
                         slack                                 -1.853    

Slack (VIOLATED) :        -1.822ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1862]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.512ns  (logic 1.652ns (25.370%)  route 4.860ns (74.630%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 8.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.426ns = ( 4.574 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.526     4.574    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X29Y37         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1862]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.384     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1862]/Q
                         net (fo=65, routed)          2.023     6.981    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg[382]
    SLICE_X66Y40         LUT6 (Prop_lut6_I1_O)        0.105     7.086 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_991/O
                         net (fo=1, routed)           0.000     7.086    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_991_n_0
    SLICE_X66Y40         MUXF7 (Prop_muxf7_I1_O)      0.178     7.264 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_629/O
                         net (fo=1, routed)           0.000     7.264    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_629_n_0
    SLICE_X66Y40         MUXF8 (Prop_muxf8_I1_O)      0.074     7.338 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_272/O
                         net (fo=1, routed)           0.680     8.018    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_272_n_0
    SLICE_X70Y42         LUT6 (Prop_lut6_I0_O)        0.259     8.277 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_105/O
                         net (fo=1, routed)           0.000     8.277    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_105_n_0
    SLICE_X70Y42         MUXF7 (Prop_muxf7_I1_O)      0.206     8.483 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_45/O
                         net (fo=1, routed)           0.000     8.483    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_45_n_0
    SLICE_X70Y42         MUXF8 (Prop_muxf8_I0_O)      0.082     8.565 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_17/O
                         net (fo=1, routed)           1.672    10.237    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[32]_i_17_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I1_O)        0.259    10.496 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_5/O
                         net (fo=1, routed)           0.485    10.981    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_5_n_0
    SLICE_X47Y78         LUT5 (Prop_lut5_I4_O)        0.105    11.086 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[32]_i_1/O
                         net (fo=1, routed)           0.000    11.086    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[32]
    SLICE_X47Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.252     8.966    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]/C
                         clock pessimism              0.340     9.306    
                         clock uncertainty           -0.074     9.232    
    SLICE_X47Y78         FDRE (Setup_fdre_C_D)        0.032     9.264    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[32]
  -------------------------------------------------------------------
                         required time                          9.264    
                         arrival time                         -11.086    
  -------------------------------------------------------------------
                         slack                                 -1.822    

Slack (VIOLATED) :        -1.815ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1208]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.488ns  (logic 1.653ns (25.477%)  route 4.835ns (74.523%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.040ns = ( 8.960 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.422ns = ( 4.578 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.530     4.578    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X36Y158        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1208]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y158        FDRE (Prop_fdre_C_Q)         0.384     4.962 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1208]/Q
                         net (fo=65, routed)          1.485     6.448    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[12]
    SLICE_X54Y160        LUT6 (Prop_lut6_I5_O)        0.105     6.553 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_866/O
                         net (fo=1, routed)           0.000     6.553    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_866_n_0
    SLICE_X54Y160        MUXF7 (Prop_muxf7_I1_O)      0.178     6.731 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_442/O
                         net (fo=1, routed)           0.000     6.731    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_442_n_0
    SLICE_X54Y160        MUXF8 (Prop_muxf8_I1_O)      0.074     6.805 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_182/O
                         net (fo=1, routed)           0.926     7.731    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_182_n_0
    SLICE_X48Y154        LUT6 (Prop_lut6_I5_O)        0.259     7.990 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_79/O
                         net (fo=1, routed)           0.000     7.990    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_79_n_0
    SLICE_X48Y154        MUXF7 (Prop_muxf7_I0_O)      0.199     8.189 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_34/O
                         net (fo=1, routed)           0.000     8.189    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_34_n_0
    SLICE_X48Y154        MUXF8 (Prop_muxf8_I0_O)      0.085     8.274 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_13/O
                         net (fo=1, routed)           2.103    10.377    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_13_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.264    10.641 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_4/O
                         net (fo=1, routed)           0.321    10.962    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_4_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I2_O)        0.105    11.067 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    11.067    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_59
    SLICE_X53Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.246     8.960    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X53Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/C
                         clock pessimism              0.334     9.294    
                         clock uncertainty           -0.074     9.220    
    SLICE_X53Y77         FDRE (Setup_fdre_C_D)        0.032     9.252    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                 -1.815    

Slack (VIOLATED) :        -1.754ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1126]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.435ns  (logic 2.012ns (31.265%)  route 4.423ns (68.735%))
  Logic Levels:           9  (LUT5=2 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.027ns = ( 8.973 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.417ns = ( 4.583 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.535     4.583    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X28Y155        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1126]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y155        FDRE (Prop_fdre_C_Q)         0.384     4.967 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1126]/Q
                         net (fo=65, routed)          1.094     6.062    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[94]
    SLICE_X25Y157        LUT6 (Prop_lut6_I1_O)        0.105     6.167 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_1100/O
                         net (fo=1, routed)           0.000     6.167    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_1100_n_0
    SLICE_X25Y157        MUXF7 (Prop_muxf7_I1_O)      0.182     6.349 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_670/O
                         net (fo=1, routed)           0.000     6.349    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_670_n_0
    SLICE_X25Y157        MUXF8 (Prop_muxf8_I1_O)      0.079     6.428 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_327/O
                         net (fo=1, routed)           1.171     7.598    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_327_n_0
    SLICE_X37Y143        LUT6 (Prop_lut6_I3_O)        0.264     7.862 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_142/O
                         net (fo=1, routed)           0.000     7.862    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_142_n_0
    SLICE_X37Y143        MUXF7 (Prop_muxf7_I1_O)      0.206     8.068 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_65/O
                         net (fo=1, routed)           0.000     8.068    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_65_n_0
    SLICE_X37Y143        MUXF8 (Prop_muxf8_I0_O)      0.085     8.153 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_30/O
                         net (fo=1, routed)           1.584     9.737    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_30_n_0
    SLICE_X38Y77         LUT5 (Prop_lut5_I0_O)        0.264    10.001 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_12/O
                         net (fo=1, routed)           0.000    10.001    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_12_n_0
    SLICE_X38Y77         MUXF7 (Prop_muxf7_I0_O)      0.201    10.202 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_4/O
                         net (fo=1, routed)           0.575    10.777    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[7]_i_4_n_0
    SLICE_X39Y79         LUT5 (Prop_lut5_I2_O)        0.242    11.019 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.019    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[7]
    SLICE_X39Y79         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.259     8.973    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X39Y79         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[7]/C
                         clock pessimism              0.334     9.307    
                         clock uncertainty           -0.074     9.233    
    SLICE_X39Y79         FDRE (Setup_fdre_C_D)        0.032     9.265    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          9.265    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 -1.754    

Slack (VIOLATED) :        -1.728ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1021]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.423ns  (logic 1.674ns (26.063%)  route 4.749ns (73.937%))
  Logic Levels:           8  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.021ns = ( 8.979 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.425ns = ( 4.575 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.527     4.575    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X49Y155        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1021]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y155        FDRE (Prop_fdre_C_Q)         0.384     4.959 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1021]/Q
                         net (fo=65, routed)          1.640     6.599    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[199]
    SLICE_X16Y154        LUT6 (Prop_lut6_I0_O)        0.105     6.704 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_905/O
                         net (fo=1, routed)           0.000     6.704    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_905_n_0
    SLICE_X16Y154        MUXF7 (Prop_muxf7_I1_O)      0.206     6.910 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_522/O
                         net (fo=1, routed)           0.000     6.910    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_522_n_0
    SLICE_X16Y154        MUXF8 (Prop_muxf8_I0_O)      0.085     6.995 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_219/O
                         net (fo=1, routed)           0.694     7.690    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_219_n_0
    SLICE_X16Y150        LUT6 (Prop_lut6_I5_O)        0.264     7.954 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_91/O
                         net (fo=1, routed)           0.000     7.954    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_91_n_0
    SLICE_X16Y150        MUXF7 (Prop_muxf7_I1_O)      0.182     8.136 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_38/O
                         net (fo=1, routed)           0.000     8.136    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_38_n_0
    SLICE_X16Y150        MUXF8 (Prop_muxf8_I1_O)      0.079     8.215 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_14/O
                         net (fo=1, routed)           1.908    10.123    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[49]_i_14_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I3_O)        0.264    10.387 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_4/O
                         net (fo=1, routed)           0.507    10.893    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I2_O)        0.105    10.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[49]_i_1/O
                         net (fo=1, routed)           0.000    10.998    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[49]
    SLICE_X43Y87         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.265     8.979    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X43Y87         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]/C
                         clock pessimism              0.334     9.313    
                         clock uncertainty           -0.074     9.239    
    SLICE_X43Y87         FDRE (Setup_fdre_C_D)        0.032     9.271    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[49]
  -------------------------------------------------------------------
                         required time                          9.271    
                         arrival time                         -10.998    
  -------------------------------------------------------------------
                         slack                                 -1.728    

Slack (VIOLATED) :        -1.727ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1059]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.408ns  (logic 2.060ns (32.150%)  route 4.348ns (67.850%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 8.961 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.427ns = ( 4.573 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.525     4.573    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X50Y155        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1059]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y155        FDRE (Prop_fdre_C_Q)         0.437     5.010 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1059]/Q
                         net (fo=65, routed)          1.036     6.046    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[161]
    SLICE_X40Y156        LUT6 (Prop_lut6_I3_O)        0.105     6.151 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_1109/O
                         net (fo=1, routed)           0.000     6.151    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_1109_n_0
    SLICE_X40Y156        MUXF7 (Prop_muxf7_I0_O)      0.199     6.350 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_675/O
                         net (fo=1, routed)           0.000     6.350    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_675_n_0
    SLICE_X40Y156        MUXF8 (Prop_muxf8_I0_O)      0.085     6.435 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_330/O
                         net (fo=1, routed)           0.838     7.273    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_330_n_0
    SLICE_X40Y151        LUT6 (Prop_lut6_I1_O)        0.264     7.537 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_143/O
                         net (fo=1, routed)           0.000     7.537    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_143_n_0
    SLICE_X40Y151        MUXF7 (Prop_muxf7_I0_O)      0.178     7.715 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_66/O
                         net (fo=1, routed)           0.000     7.715    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_66_n_0
    SLICE_X40Y151        MUXF8 (Prop_muxf8_I1_O)      0.079     7.794 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_30/O
                         net (fo=1, routed)           2.104     9.898    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_30_n_0
    SLICE_X48Y77         LUT5 (Prop_lut5_I0_O)        0.264    10.162 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_12/O
                         net (fo=1, routed)           0.000    10.162    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_12_n_0
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I0_O)      0.199    10.361 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_4/O
                         net (fo=1, routed)           0.370    10.731    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[21]_i_4_n_0
    SLICE_X51Y75         LUT6 (Prop_lut6_I2_O)        0.250    10.981 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[21]_i_1_comp/O
                         net (fo=1, routed)           0.000    10.981    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[21]
    SLICE_X51Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.247     8.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[21]/C
                         clock pessimism              0.334     9.295    
                         clock uncertainty           -0.074     9.221    
    SLICE_X51Y75         FDRE (Setup_fdre_C_D)        0.033     9.254    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[21]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                         -10.981    
  -------------------------------------------------------------------
                         slack                                 -1.727    

Slack (VIOLATED) :        -1.718ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1722]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.393ns  (logic 2.034ns (31.818%)  route 4.359ns (68.182%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=2 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 8.957 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.419ns = ( 4.581 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.533     4.581    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X11Y6          FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1722]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDRE (Prop_fdre_C_Q)         0.384     4.965 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1722]/Q
                         net (fo=65, routed)          0.796     5.761    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__0[266]
    SLICE_X8Y4           LUT3 (Prop_lut3_I2_O)        0.105     5.866 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_2109/O
                         net (fo=1, routed)           0.000     5.866    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_2109_n_0
    SLICE_X8Y4           MUXF7 (Prop_muxf7_I1_O)      0.206     6.072 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_1208/O
                         net (fo=1, routed)           0.000     6.072    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_1208_n_0
    SLICE_X8Y4           MUXF8 (Prop_muxf8_I0_O)      0.082     6.154 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_566/O
                         net (fo=1, routed)           2.057     8.212    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_566_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I3_O)        0.259     8.471 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_220/O
                         net (fo=1, routed)           0.000     8.471    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_220_n_0
    SLICE_X50Y52         MUXF7 (Prop_muxf7_I0_O)      0.201     8.672 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_98/O
                         net (fo=1, routed)           0.000     8.672    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_98_n_0
    SLICE_X50Y52         MUXF8 (Prop_muxf8_I0_O)      0.082     8.754 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_44/O
                         net (fo=1, routed)           0.968     9.722    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_44_n_0
    SLICE_X53Y68         LUT5 (Prop_lut5_I2_O)        0.259     9.981 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_16/O
                         net (fo=1, routed)           0.000     9.981    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_16_n_0
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I1_O)      0.206    10.187 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_5/O
                         net (fo=1, routed)           0.537    10.724    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[57]_i_5_n_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.250    10.974 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[57]_i_1/O
                         net (fo=1, routed)           0.000    10.974    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__1[57]
    SLICE_X52Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.243     8.957    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X52Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[57]/C
                         clock pessimism              0.340     9.297    
                         clock uncertainty           -0.074     9.223    
    SLICE_X52Y75         FDRE (Setup_fdre_C_D)        0.033     9.256    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[57]
  -------------------------------------------------------------------
                         required time                          9.256    
                         arrival time                         -10.974    
  -------------------------------------------------------------------
                         slack                                 -1.718    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1062]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@10.000ns - clk_out1_msys_clk_wiz_0_0 fall@5.000ns)
  Data Path Delay:        6.448ns  (logic 1.693ns (26.255%)  route 4.755ns (73.745%))
  Logic Levels:           8  (LUT6=4 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.026ns = ( 8.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.430ns = ( 4.570 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.522     4.570    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X58Y152        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1062]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y152        FDRE (Prop_fdre_C_Q)         0.437     5.007 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/shiftreg_reg[1062]/Q
                         net (fo=65, routed)          1.286     6.294    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/shiftreg__1[158]
    SLICE_X59Y142        LUT6 (Prop_lut6_I1_O)        0.105     6.399 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_894/O
                         net (fo=1, routed)           0.000     6.399    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_894_n_0
    SLICE_X59Y142        MUXF7 (Prop_muxf7_I1_O)      0.182     6.581 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_456/O
                         net (fo=1, routed)           0.000     6.581    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_456_n_0
    SLICE_X59Y142        MUXF8 (Prop_muxf8_I1_O)      0.079     6.660 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_189/O
                         net (fo=1, routed)           1.045     7.705    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_189_n_0
    SLICE_X32Y142        LUT6 (Prop_lut6_I3_O)        0.264     7.969 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_81/O
                         net (fo=1, routed)           0.000     7.969    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_81_n_0
    SLICE_X32Y142        MUXF7 (Prop_muxf7_I0_O)      0.178     8.147 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_35/O
                         net (fo=1, routed)           0.000     8.147    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_35_n_0
    SLICE_X32Y142        MUXF8 (Prop_muxf8_I1_O)      0.079     8.226 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_13/O
                         net (fo=1, routed)           1.943    10.169    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[54]_i_13_n_0
    SLICE_X41Y68         LUT6 (Prop_lut6_I3_O)        0.264    10.433 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_4/O
                         net (fo=1, routed)           0.481    10.914    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_4_n_0
    SLICE_X42Y68         LUT6 (Prop_lut6_I2_O)        0.105    11.019 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[54]_i_1_comp/O
                         net (fo=1, routed)           0.000    11.019    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_63
    SLICE_X42Y68         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    P17                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    11.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093     6.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374     7.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.260     8.974    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X42Y68         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]/C
                         clock pessimism              0.334     9.308    
                         clock uncertainty           -0.074     9.234    
    SLICE_X42Y68         FDRE (Setup_fdre_C_D)        0.074     9.308    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[54]
  -------------------------------------------------------------------
                         required time                          9.308    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                 -1.711    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.600    -0.559    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X7Y149         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y149         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[0]/Q
                         net (fo=2, routed)           0.066    -0.352    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg_n_0_[0]
    SLICE_X6Y149         SRL16E                                       r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.870    -0.798    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/s_axi_aclk
    SLICE_X6Y149         SRL16E                                       r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3/CLK
                         clock pessimism              0.252    -0.546    
    SLICE_X6Y149         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.429    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I/pipe_signal_reg[5]_srl5___NO_DUAL_QUAD_MODE.QSPI_NORMAL_QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I_LOGIC_FOR_MD_12_GEN.SCK_MISO_STARTUP_USED.QSPI_STARTUP_BLOCK_I_pipe_signal_reg_r_3
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (55.998%)  route 0.129ns (44.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.638    -0.521    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X38Y180        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y180        FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.129    -0.228    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y181        SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y181        SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.250    -0.506    
    SLICE_X38Y181        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.323    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.653    -0.506    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/aud_mclk
    SLICE_X11Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y194        FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData_reg[26]/Q
                         net (fo=1, routed)           0.055    -0.309    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/mclk_nAudData[0]_1[26]
    SLICE_X10Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.928    -0.741    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/aud_mclk
    SLICE_X10Y194        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][26]/C
                         clock pessimism              0.248    -0.493    
    SLICE_X10Y194        FDRE (Hold_fdre_C_D)         0.075    -0.418    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].mclk_rAudData_reg[0][26]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.202%)  route 0.057ns (30.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.639    -0.520    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X43Y181        FDSE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y181        FDSE (Prop_fdse_C_Q)         0.128    -0.392 r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[0]/Q
                         net (fo=1, routed)           0.057    -0.335    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg_n_0_[0]
    SLICE_X42Y181        SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.912    -0.757    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X42Y181        SRL16E                                       r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
                         clock pessimism              0.250    -0.507    
    SLICE_X42Y181        SRL16E (Hold_srl16e_CLK_D)
                                                      0.062    -0.445    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[4].sie_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.650    -0.509    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X31Y193        FDRE                                         r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[4].sie_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y193        FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SIE_GEN.SIE_BIT_GEN[4].sie_reg[4]/Q
                         net (fo=2, routed)           0.062    -0.306    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_0_in14_in
    SLICE_X30Y193        LUT6 (Prop_lut6_I1_O)        0.045    -0.261 r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier[4]_i_1_n_0
    SLICE_X30Y193        FDRE                                         r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.924    -0.745    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X30Y193        FDRE                                         r  msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier_reg[4]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X30Y193        FDRE (Hold_fdre_C_D)         0.121    -0.375    msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/REG_GEN[4].ier_reg[4]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/comp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.473%)  route 0.293ns (67.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.631    -0.528    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X51Y173        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68_reg[10]/Q
                         net (fo=2, routed)           0.293    -0.093    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/comp_reg_reg[31]_0[10]
    SLICE_X53Y173        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/comp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.901    -0.768    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/s_axi_aclk
    SLICE_X53Y173        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/comp_reg_reg[10]/C
                         clock pessimism              0.501    -0.267    
    SLICE_X53Y173        FDRE (Hold_fdre_C_D)         0.059    -0.208    msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/comp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.671    -0.488    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/s_axi_aclk
    SLICE_X7Y178         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y178         FDRE (Prop_fdre_C_Q)         0.141    -0.347 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/INTERRUPT_CONTROL_I/ip_irpt_enable_reg_reg[8]/Q
                         net (fo=2, routed)           0.064    -0.283    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[18][8]
    SLICE_X6Y178         LUT6 (Prop_lut6_I4_O)        0.045    -0.238 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/D[0]
    SLICE_X6Y178         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.946    -0.723    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X6Y178         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]/C
                         clock pessimism              0.248    -0.475    
    SLICE_X6Y178         FDRE (Hold_fdre_C_D)         0.121    -0.354    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LEGACY_MD_IP2BUS_DATA_GEN.IP2Bus_Data_reg[23]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.675    -0.484    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y167         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y167         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055    -0.287    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X5Y167         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.950    -0.719    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y167         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.235    -0.484    
    SLICE_X5Y167         FDRE (Hold_fdre_C_D)         0.078    -0.406    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.682    -0.477    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y152         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y152         FDRE (Prop_fdre_C_Q)         0.141    -0.336 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/Q
                         net (fo=1, routed)           0.055    -0.280    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][5]
    SLICE_X5Y152         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.959    -0.710    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X5Y152         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]/C
                         clock pessimism              0.233    -0.477    
    SLICE_X5Y152         FDRE (Hold_fdre_C_D)         0.078    -0.399    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][5]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.750ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.646    -0.513    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X9Y168         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y168         FDRE (Prop_fdre_C_Q)         0.141    -0.372 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.316    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d1_reg[5]
    SLICE_X9Y168         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.919    -0.750    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/s_axi_aclk
    SLICE_X9Y168         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[5]/C
                         clock pessimism              0.237    -0.513    
    SLICE_X9Y168         FDRE (Hold_fdre_C_D)         0.076    -0.437    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FULL_EMP_INTR_MD_0_GEN.tx_fifo_count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y60     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y60     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y62     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y62     msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y63     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y63     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y70     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y70     msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y76     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X0Y76     msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y168    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y168    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y168    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y168    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  clk_out2_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.829ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 fall@12.500ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.643ns (24.423%)  route 1.990ns (75.577%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 11.660 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.564    -0.388    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X76Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        FDRE (Prop_fdre_C_Q)         0.433     0.045 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[0]/Q
                         net (fo=18, routed)          1.334     1.379    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/output_0[0]
    SLICE_X77Y163        LUT6 (Prop_lut6_I2_O)        0.105     1.484 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_2/O
                         net (fo=2, routed)           0.656     2.140    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_2_n_0
    SLICE_X74Y163        LUT2 (Prop_lut2_I0_O)        0.105     2.245 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/autoclear_reg_i_1/O
                         net (fo=1, routed)           0.000     2.245    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_next
    SLICE_X74Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    13.853 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.857    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093     8.763 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    10.137    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.214 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.446    11.660    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.426    12.085    
                         clock uncertainty           -0.087    11.998    
    SLICE_X74Y163        FDRE (Setup_fdre_C_D)        0.076    12.074    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg
  -------------------------------------------------------------------
                         required time                         12.074    
                         arrival time                          -2.245    
  -------------------------------------------------------------------
                         slack                                  9.829    

Slack (MET) :             9.906ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 fall@12.500ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.515ns  (logic 0.815ns (32.405%)  route 1.700ns (67.595%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.839ns = ( 11.661 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.388ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.564    -0.388    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X76Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y163        FDRE (Prop_fdre_C_Q)         0.433     0.045 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[3]/Q
                         net (fo=12, routed)          1.001     1.046    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/output_0[3]
    SLICE_X78Y162        LUT4 (Prop_lut4_I3_O)        0.118     1.164 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_1/O
                         net (fo=3, routed)           0.699     1.863    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0_i_1_n_0
    SLICE_X77Y162        LUT6 (Prop_lut6_I0_O)        0.264     2.127 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/shift_en_reg_i_1/O
                         net (fo=1, routed)           0.000     2.127    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_2
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    13.853 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    14.857    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093     8.763 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    10.137    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    10.214 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.447    11.661    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
                         clock pessimism              0.426    12.086    
                         clock uncertainty           -0.087    11.999    
    SLICE_X77Y162        FDRE (Setup_fdre_C_D)        0.034    12.033    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -2.127    
  -------------------------------------------------------------------
                         slack                                  9.906    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.816ns  (logic 0.384ns (21.150%)  route 1.432ns (78.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.892ns = ( 24.108 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.432    13.929    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.394    24.108    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
                         clock pessimism              0.409    24.516    
                         clock uncertainty           -0.087    24.429    
    SLICE_X68Y176        FDRE (Setup_fdre_C_CE)      -0.168    24.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.261    
                         arrival time                         -13.929    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.345ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out2_msys_clk_wiz_0_0 fall@12.500ns)
  Data Path Delay:        1.802ns  (logic 0.384ns (21.306%)  route 1.418ns (78.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 24.107 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 12.113 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    12.113    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y162        FDRE (Prop_fdre_C_Q)         0.384    12.497 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en_reg_reg/Q
                         net (fo=33, routed)          1.418    13.916    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/E[0]
    SLICE_X68Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.393    24.107    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
                         clock pessimism              0.409    24.515    
                         clock uncertainty           -0.087    24.428    
    SLICE_X68Y175        FDRE (Setup_fdre_C_CE)      -0.168    24.260    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.260    
                         arrival time                         -13.916    
  -------------------------------------------------------------------
                         slack                                 10.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.908%)  route 0.131ns (48.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.633    -0.526    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.131    -0.254    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[3]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.906    -0.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                         clock pessimism              0.272    -0.491    
    SLICE_X66Y175        FDRE (Hold_fdre_C_D)         0.063    -0.428    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.221%)  route 0.119ns (45.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X64Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[3]
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.912    -0.757    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                         clock pessimism              0.249    -0.508    
    SLICE_X65Y169        FDRE (Hold_fdre_C_D)         0.072    -0.436    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.637    -0.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X65Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[3]/Q
                         net (fo=2, routed)           0.120    -0.261    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[4]
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.910    -0.759    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X65Y171        FDRE (Hold_fdre_C_D)         0.070    -0.439    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.002%)  route 0.120ns (45.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X65Y173        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y173        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.120    -0.264    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[10]
    SLICE_X65Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.906    -0.763    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X65Y174        FDRE (Hold_fdre_C_D)         0.070    -0.443    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.637    -0.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X65Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.119    -0.262    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next__0[6]
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.910    -0.759    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                         clock pessimism              0.250    -0.509    
    SLICE_X65Y171        FDRE (Hold_fdre_C_D)         0.066    -0.443    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.905%)  route 0.126ns (47.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.637    -0.522    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X65Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.126    -0.255    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/Q[5]
    SLICE_X65Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.911    -0.758    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X65Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]/C
                         clock pessimism              0.236    -0.522    
    SLICE_X65Y170        FDRE (Hold_fdre_C_D)         0.071    -0.451    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.148ns (67.723%)  route 0.071ns (32.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y176        FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[9]/Q
                         net (fo=2, routed)           0.071    -0.306    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/Q[9]
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.907    -0.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
                         clock pessimism              0.237    -0.525    
    SLICE_X66Y176        FDRE (Hold_fdre_C_D)         0.022    -0.503    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.392%)  route 0.131ns (50.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.265    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[7]
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.907    -0.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X67Y176        FDRE (Hold_fdre_C_D)         0.025    -0.465    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.403%)  route 0.131ns (50.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X68Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[5]/Q
                         net (fo=2, routed)           0.131    -0.266    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_reg_next[6]
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.907    -0.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                         clock pessimism              0.272    -0.490    
    SLICE_X67Y176        FDRE (Hold_fdre_C_D)         0.023    -0.467    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.391%)  route 0.122ns (42.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y176        FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/Q
                         net (fo=2, routed)           0.122    -0.239    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/Q[7]
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.907    -0.762    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]/C
                         clock pessimism              0.237    -0.525    
    SLICE_X66Y176        FDRE (Hold_fdre_C_D)         0.076    -0.449    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         25.000      23.408     BUFGCTRL_X0Y3    msys_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X74Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X79Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X80Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X77Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X74Y161    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X75Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X74Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X75Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y161    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y161    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/autoclear_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X79Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X80Y162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cs_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X77Y163    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y161    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X74Y161    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sda_reg_clr_buff_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  clkfbout_msys_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_msys_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y5    msys_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.333ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        4.119ns  (logic 0.484ns (11.750%)  route 3.635ns (88.250%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.022ns = ( 28.978 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 24.613 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    24.613    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.379    24.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=15, routed)          3.635    28.627    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X63Y96         LUT6 (Prop_lut6_I2_O)        0.105    28.732 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000    28.732    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[1]_i_1_n_0
    SLICE_X63Y96         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.264    28.978    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y96         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]/C
                         clock pessimism              0.263    29.241    
                         clock uncertainty           -0.207    29.034    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.032    29.066    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         29.066    
                         arrival time                         -28.732    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        4.010ns  (logic 0.589ns (14.690%)  route 3.421ns (85.310%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 28.964 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 24.613 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    24.613    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.379    24.992 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=15, routed)          2.472    27.464    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X63Y120        LUT5 (Prop_lut5_I0_O)        0.105    27.569 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_3/O
                         net (fo=1, routed)           0.205    27.774    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_3_n_0
    SLICE_X63Y120        LUT5 (Prop_lut5_I4_O)        0.105    27.879 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1/O
                         net (fo=1, routed)           0.744    28.623    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[0]_i_1_n_0
    SLICE_X63Y107        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.250    28.964    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y107        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                         clock pessimism              0.263    29.227    
                         clock uncertainty           -0.207    29.020    
    SLICE_X63Y107        FDRE (Setup_fdre_C_D)       -0.039    28.981    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         28.981    
                         arrival time                         -28.623    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.787ns  (logic 0.484ns (12.781%)  route 3.303ns (87.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 28.964 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 24.613 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    24.613    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.379    24.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=15, routed)          1.188    26.180    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X63Y160        LUT5 (Prop_lut5_I1_O)        0.105    26.285 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1/O
                         net (fo=1, routed)           2.115    28.400    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[3]_i_1_n_0
    SLICE_X63Y104        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.250    28.964    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y104        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]/C
                         clock pessimism              0.263    29.227    
                         clock uncertainty           -0.207    29.020    
    SLICE_X63Y104        FDRE (Setup_fdre_C_D)       -0.039    28.981    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         28.981    
                         arrival time                         -28.400    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.510ns  (logic 0.694ns (19.772%)  route 2.816ns (80.228%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 29.121 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 24.555 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    24.555    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDRE (Prop_fdre_C_Q)         0.379    24.934 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/Q
                         net (fo=2, routed)           0.928    25.862    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[10]
    SLICE_X60Y178        LUT6 (Prop_lut6_I1_O)        0.105    25.967 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_15/O
                         net (fo=1, routed)           0.905    26.872    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_15_n_0
    SLICE_X50Y181        LUT5 (Prop_lut5_I4_O)        0.105    26.977 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_4/O
                         net (fo=1, routed)           0.983    27.960    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_4_n_0
    SLICE_X41Y186        LUT6 (Prop_lut6_I4_O)        0.105    28.065 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    28.065    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[10]
    SLICE_X41Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    29.121    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X41Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]/C
                         clock pessimism              0.263    29.384    
                         clock uncertainty           -0.207    29.177    
    SLICE_X41Y186        FDRE (Setup_fdre_C_D)        0.030    29.207    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         29.207    
                         arrival time                         -28.065    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.190ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.287ns  (logic 0.484ns (14.723%)  route 2.803ns (85.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.039ns = ( 28.961 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 24.613 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    24.613    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.379    24.992 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/counter_done_reg_reg/Q
                         net (fo=15, routed)          2.803    27.796    msys_i/serial_adc_pwm_top_0/U0/fsm/counter_done
    SLICE_X62Y111        LUT6 (Prop_lut6_I2_O)        0.105    27.901 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000    27.901    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE[2]_i_1_n_0
    SLICE_X62Y111        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.247    28.961    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X62Y111        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]/C
                         clock pessimism              0.263    29.224    
                         clock uncertainty           -0.207    29.017    
    SLICE_X62Y111        FDRE (Setup_fdre_C_D)        0.074    29.091    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         29.091    
                         arrival time                         -27.901    
  -------------------------------------------------------------------
                         slack                                  1.190    

Slack (MET) :             1.298ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.338ns  (logic 0.800ns (23.967%)  route 2.538ns (76.033%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.444ns = ( 24.556 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.508    24.556    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.348    24.904 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/Q
                         net (fo=2, routed)           0.790    25.695    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[3]
    SLICE_X63Y176        LUT6 (Prop_lut6_I1_O)        0.242    25.937 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_15/O
                         net (fo=1, routed)           1.065    27.002    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_15_n_0
    SLICE_X52Y181        LUT5 (Prop_lut5_I4_O)        0.105    27.107 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_4/O
                         net (fo=1, routed)           0.682    27.789    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_4_n_0
    SLICE_X52Y182        LUT6 (Prop_lut6_I4_O)        0.105    27.894 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000    27.894    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[19]
    SLICE_X52Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.392    29.106    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X52Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]/C
                         clock pessimism              0.263    29.369    
                         clock uncertainty           -0.207    29.162    
    SLICE_X52Y182        FDRE (Setup_fdre_C_D)        0.030    29.192    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         29.192    
                         arrival time                         -27.894    
  -------------------------------------------------------------------
                         slack                                  1.298    

Slack (MET) :             1.433ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.222ns  (logic 0.694ns (21.542%)  route 2.528ns (78.458%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns = ( 29.121 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 24.555 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    24.555    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDRE (Prop_fdre_C_Q)         0.379    24.934 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[14]/Q
                         net (fo=2, routed)           0.886    25.821    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[14]
    SLICE_X61Y177        LUT6 (Prop_lut6_I1_O)        0.105    25.926 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[14]_i_15/O
                         net (fo=1, routed)           0.795    26.720    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[14]_i_15_n_0
    SLICE_X48Y180        LUT5 (Prop_lut5_I4_O)        0.105    26.825 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[14]_i_4/O
                         net (fo=1, routed)           0.847    27.672    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[14]_i_4_n_0
    SLICE_X41Y186        LUT6 (Prop_lut6_I4_O)        0.105    27.777 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    27.777    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[14]
    SLICE_X41Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    29.121    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X41Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[14]/C
                         clock pessimism              0.263    29.384    
                         clock uncertainty           -0.207    29.177    
    SLICE_X41Y186        FDRE (Setup_fdre_C_D)        0.033    29.210    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         29.210    
                         arrival time                         -27.777    
  -------------------------------------------------------------------
                         slack                                  1.433    

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.177ns  (logic 0.748ns (23.542%)  route 2.429ns (76.458%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.888ns = ( 29.112 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.445ns = ( 24.555 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    24.555    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y175        FDRE (Prop_fdre_C_Q)         0.433    24.988 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.949    25.937    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[14]
    SLICE_X64Y177        LUT6 (Prop_lut6_I1_O)        0.105    26.042 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_15/O
                         net (fo=1, routed)           0.990    27.032    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_15_n_0
    SLICE_X61Y179        LUT5 (Prop_lut5_I4_O)        0.105    27.137 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_4/O
                         net (fo=1, routed)           0.491    27.628    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_4_n_0
    SLICE_X59Y186        LUT6 (Prop_lut6_I4_O)        0.105    27.733 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    27.733    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[30]
    SLICE_X59Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.398    29.112    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X59Y186        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]/C
                         clock pessimism              0.263    29.375    
                         clock uncertainty           -0.207    29.168    
    SLICE_X59Y186        FDRE (Setup_fdre_C_D)        0.032    29.200    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         29.200    
                         arrival time                         -27.733    
  -------------------------------------------------------------------
                         slack                                  1.467    

Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.195ns  (logic 0.798ns (24.974%)  route 2.397ns (75.026%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.897ns = ( 29.103 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.438ns = ( 24.562 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    24.562    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    24.910 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[7]/Q
                         net (fo=2, routed)           0.696    25.606    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[7]
    SLICE_X63Y169        LUT6 (Prop_lut6_I1_O)        0.240    25.846 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_15/O
                         net (fo=1, routed)           0.995    26.841    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_15_n_0
    SLICE_X56Y169        LUT5 (Prop_lut5_I4_O)        0.105    26.946 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           0.706    27.653    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_4_n_0
    SLICE_X56Y171        LUT6 (Prop_lut6_I4_O)        0.105    27.758 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    27.758    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[7]
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.389    29.103    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]/C
                         clock pessimism              0.263    29.366    
                         clock uncertainty           -0.207    29.159    
    SLICE_X56Y171        FDRE (Setup_fdre_C_D)        0.074    29.233    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         29.233    
                         arrival time                         -27.758    
  -------------------------------------------------------------------
                         slack                                  1.475    

Slack (MET) :             1.488ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_msys_clk_wiz_0_0 rise@30.000ns - clk_out2_msys_clk_wiz_0_0 rise@25.000ns)
  Data Path Delay:        3.147ns  (logic 0.694ns (22.052%)  route 2.453ns (77.948%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Source Clock Delay      (SCD):    -0.402ns = ( 24.598 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    26.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    27.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    21.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    22.967    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    23.048 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.550    24.598    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y174        FDRE (Prop_fdre_C_Q)         0.379    24.977 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[1]/Q
                         net (fo=2, routed)           0.890    25.867    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[1]
    SLICE_X65Y174        LUT6 (Prop_lut6_I1_O)        0.105    25.972 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_15/O
                         net (fo=1, routed)           1.028    27.000    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_15_n_0
    SLICE_X54Y180        LUT5 (Prop_lut5_I4_O)        0.105    27.105 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_4/O
                         net (fo=1, routed)           0.536    27.640    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_4_n_0
    SLICE_X54Y182        LUT6 (Prop_lut6_I4_O)        0.105    27.745 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000    27.745    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[17]
    SLICE_X54Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    P17                                               0.000    30.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    30.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    31.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    32.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    26.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    27.637    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    27.714 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.392    29.106    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X54Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]/C
                         clock pessimism              0.263    29.369    
                         clock uncertainty           -0.207    29.162    
    SLICE_X54Y182        FDRE (Setup_fdre_C_D)        0.072    29.234    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         29.234    
                         arrival time                         -27.745    
  -------------------------------------------------------------------
                         slack                                  1.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.276ns (32.999%)  route 0.560ns (67.001%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.636    -0.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[5]/Q
                         net (fo=2, routed)           0.124    -0.258    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[5]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.045    -0.213 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_15/O
                         net (fo=1, routed)           0.227     0.015    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_15_n_0
    SLICE_X59Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.060 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           0.209     0.269    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_4_n_0
    SLICE_X59Y171        LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     0.314    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[5]
    SLICE_X59Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.907    -0.762    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X59Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]/C
                         clock pessimism              0.558    -0.204    
                         clock uncertainty            0.207     0.003    
    SLICE_X59Y171        FDRE (Hold_fdre_C_D)         0.091     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.317ns (34.025%)  route 0.615ns (65.975%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[4]/Q
                         net (fo=2, routed)           0.208    -0.184    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[4]
    SLICE_X63Y169        LUT6 (Prop_lut6_I1_O)        0.099    -0.085 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[4]_i_15/O
                         net (fo=1, routed)           0.274     0.189    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[4]_i_15_n_0
    SLICE_X60Y169        LUT5 (Prop_lut5_I4_O)        0.045     0.234 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[4]_i_4/O
                         net (fo=1, routed)           0.133     0.366    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[4]_i_4_n_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I4_O)        0.045     0.411 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     0.411    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[4]
    SLICE_X58Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.908    -0.761    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X58Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[4]/C
                         clock pessimism              0.558    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X58Y170        FDRE (Hold_fdre_C_D)         0.121     0.125    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.276ns (30.005%)  route 0.644ns (69.995%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[0]/Q
                         net (fo=2, routed)           0.208    -0.171    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[0]
    SLICE_X63Y168        LUT6 (Prop_lut6_I1_O)        0.045    -0.126 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[0]_i_15/O
                         net (fo=1, routed)           0.302     0.176    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[0]_i_15_n_0
    SLICE_X59Y168        LUT5 (Prop_lut5_I4_O)        0.045     0.221 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           0.134     0.354    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[0]_i_4_n_0
    SLICE_X59Y168        LUT6 (Prop_lut6_I4_O)        0.045     0.399 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.399    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[0]
    SLICE_X59Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.910    -0.759    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X59Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[0]/C
                         clock pessimism              0.558    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X59Y168        FDRE (Hold_fdre_C_D)         0.091     0.097    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.276ns (27.595%)  route 0.724ns (72.405%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.636    -0.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y171        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[3]/Q
                         net (fo=2, routed)           0.268    -0.114    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[3]
    SLICE_X63Y170        LUT6 (Prop_lut6_I1_O)        0.045    -0.069 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[3]_i_15/O
                         net (fo=1, routed)           0.229     0.160    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[3]_i_15_n_0
    SLICE_X58Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.205 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           0.228     0.433    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[3]_i_4_n_0
    SLICE_X58Y170        LUT6 (Prop_lut6_I4_O)        0.045     0.478 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     0.478    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[3]
    SLICE_X58Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.908    -0.761    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X58Y170        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[3]/C
                         clock pessimism              0.558    -0.203    
                         clock uncertainty            0.207     0.004    
    SLICE_X58Y170        FDRE (Hold_fdre_C_D)         0.120     0.124    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.276ns (27.344%)  route 0.733ns (72.656%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[1]/Q
                         net (fo=2, routed)           0.297    -0.082    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[1]
    SLICE_X62Y168        LUT6 (Prop_lut6_I1_O)        0.045    -0.037 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[1]_i_15/O
                         net (fo=1, routed)           0.297     0.260    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[1]_i_15_n_0
    SLICE_X60Y168        LUT5 (Prop_lut5_I4_O)        0.045     0.305 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[1]_i_4/O
                         net (fo=1, routed)           0.139     0.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[1]_i_4_n_0
    SLICE_X60Y168        LUT6 (Prop_lut6_I4_O)        0.045     0.489 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     0.489    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[1]
    SLICE_X60Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.910    -0.759    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X60Y168        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[1]/C
                         clock pessimism              0.558    -0.201    
                         clock uncertainty            0.207     0.006    
    SLICE_X60Y168        FDRE (Hold_fdre_C_D)         0.120     0.126    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.276ns (26.867%)  route 0.751ns (73.133%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/Q
                         net (fo=2, routed)           0.110    -0.273    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[12]
    SLICE_X64Y177        LUT6 (Prop_lut6_I1_O)        0.045    -0.228 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[28]_i_15/O
                         net (fo=1, routed)           0.411     0.182    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[28]_i_15_n_0
    SLICE_X61Y178        LUT5 (Prop_lut5_I4_O)        0.045     0.227 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[28]_i_4/O
                         net (fo=1, routed)           0.230     0.458    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[28]_i_4_n_0
    SLICE_X60Y184        LUT6 (Prop_lut6_I4_O)        0.045     0.503 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[28]_i_1/O
                         net (fo=1, routed)           0.000     0.503    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[28]
    SLICE_X60Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X60Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[28]/C
                         clock pessimism              0.558    -0.198    
                         clock uncertainty            0.207     0.009    
    SLICE_X60Y184        FDRE (Hold_fdre_C_D)         0.121     0.130    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.130    
                         arrival time                           0.503    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.316ns (30.283%)  route 0.728ns (69.717%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.128    -0.393 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.185    -0.207    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X63Y169        LUT6 (Prop_lut6_I1_O)        0.098    -0.109 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[6]_i_15/O
                         net (fo=1, routed)           0.393     0.283    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[6]_i_15_n_0
    SLICE_X56Y169        LUT5 (Prop_lut5_I4_O)        0.045     0.328 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[6]_i_4/O
                         net (fo=1, routed)           0.150     0.478    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[6]_i_4_n_0
    SLICE_X56Y171        LUT6 (Prop_lut6_I4_O)        0.045     0.523 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     0.523    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[6]
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.905    -0.764    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[6]/C
                         clock pessimism              0.558    -0.206    
                         clock uncertainty            0.207     0.001    
    SLICE_X56Y171        FDRE (Hold_fdre_C_D)         0.121     0.122    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.053ns  (logic 0.276ns (26.207%)  route 0.777ns (73.793%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.272    -0.111    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[11]
    SLICE_X64Y177        LUT6 (Prop_lut6_I1_O)        0.045    -0.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[27]_i_15/O
                         net (fo=1, routed)           0.321     0.255    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[27]_i_15_n_0
    SLICE_X59Y178        LUT5 (Prop_lut5_I4_O)        0.045     0.300 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[27]_i_4/O
                         net (fo=1, routed)           0.183     0.484    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[27]_i_4_n_0
    SLICE_X59Y184        LUT6 (Prop_lut6_I4_O)        0.045     0.529 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     0.529    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[27]
    SLICE_X59Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X59Y184        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[27]/C
                         clock pessimism              0.558    -0.198    
                         clock uncertainty            0.207     0.009    
    SLICE_X59Y184        FDRE (Hold_fdre_C_D)         0.091     0.100    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.316ns (28.407%)  route 0.796ns (71.593%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[5]/Q
                         net (fo=2, routed)           0.239    -0.158    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[5]
    SLICE_X62Y176        LUT6 (Prop_lut6_I1_O)        0.098    -0.060 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_15/O
                         net (fo=1, routed)           0.413     0.353    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_15_n_0
    SLICE_X50Y182        LUT5 (Prop_lut5_I4_O)        0.045     0.398 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_4/O
                         net (fo=1, routed)           0.144     0.543    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_4_n_0
    SLICE_X47Y182        LUT6 (Prop_lut6_I4_O)        0.045     0.588 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     0.588    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[21]
    SLICE_X47Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.911    -0.758    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X47Y182        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]/C
                         clock pessimism              0.558    -0.200    
                         clock uncertainty            0.207     0.007    
    SLICE_X47Y182        FDRE (Hold_fdre_C_D)         0.091     0.098    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_msys_clk_wiz_0_0 rise@0.000ns - clk_out2_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.276ns (24.119%)  route 0.868ns (75.881%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.638    -0.521    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[2]/Q
                         net (fo=2, routed)           0.294    -0.086    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[2]
    SLICE_X63Y169        LUT6 (Prop_lut6_I1_O)        0.045    -0.041 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_15/O
                         net (fo=1, routed)           0.376     0.336    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_15_n_0
    SLICE_X58Y170        LUT5 (Prop_lut5_I4_O)        0.045     0.381 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_4/O
                         net (fo=1, routed)           0.198     0.579    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_4_n_0
    SLICE_X56Y171        LUT6 (Prop_lut6_I4_O)        0.045     0.624 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     0.624    msys_i/serial_adc_pwm_top_0/U0/datapath/reg_data_out[2]
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.905    -0.764    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X56Y171        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]/C
                         clock pessimism              0.558    -0.206    
                         clock uncertainty            0.207     0.001    
    SLICE_X56Y171        FDRE (Hold_fdre_C_D)         0.120     0.121    msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  0.502    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out2_msys_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        4.574ns  (logic 0.609ns (13.314%)  route 3.965ns (86.686%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 24.160 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.589ns = ( 19.411 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.362    19.411    msys_i/serial_adc_pwm_top_0/U0/fsm/s_axi_aclk
    SLICE_X63Y107        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y107        FDRE (Prop_fdre_C_Q)         0.379    19.790 r  msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[0]/Q
                         net (fo=24, routed)          2.740    22.529    msys_i/serial_adc_pwm_top_0/U0/fsm/FSM_sequential_CURRENT_STATE_reg[2]_0[0]
    SLICE_X72Y168        LUT4 (Prop_lut4_I0_O)        0.105    22.634 r  msys_i/serial_adc_pwm_top_0/U0/fsm/en_buffer_reg_i_2/O
                         net (fo=1, routed)           0.696    23.330    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/adc_en
    SLICE_X74Y163        LUT5 (Prop_lut5_I2_O)        0.125    23.455 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/en_buffer_reg_i_1/O
                         net (fo=1, routed)           0.529    23.985    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter_n_6
    SLICE_X77Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.446    24.160    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X77Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg/C
                         clock pessimism              0.263    24.423    
                         clock uncertainty           -0.207    24.216    
    SLICE_X77Y163        FDRE (Setup_fdre_C_D)       -0.206    24.010    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/en_buffer_reg_reg
  -------------------------------------------------------------------
                         required time                         24.010    
                         arrival time                         -23.985    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.746ns  (logic 0.484ns (12.920%)  route 3.262ns (87.080%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 24.104 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.058    22.005    msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/s_axi_aresetn
    SLICE_X80Y156        LUT1 (Prop_lut1_I0_O)        0.105    22.110 r  msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/level_reg_i_1/O
                         net (fo=2760, routed)        1.205    23.314    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/SR[0]
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.390    24.104    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]/C
                         clock pessimism              0.263    24.367    
                         clock uncertainty           -0.207    24.160    
    SLICE_X66Y175        FDRE (Setup_fdre_C_R)       -0.582    23.578    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         23.578    
                         arrival time                         -23.314    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.720ns  (logic 0.505ns (13.574%)  route 3.215ns (86.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 24.105 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.088    22.035    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/s_axi_aresetn
    SLICE_X74Y163        LUT2 (Prop_lut2_I1_O)        0.126    22.161 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg[15]_i_1/O
                         net (fo=32, routed)          1.128    23.289    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/SR[0]
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.391    24.105    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]/C
                         clock pessimism              0.263    24.368    
                         clock uncertainty           -0.207    24.161    
    SLICE_X66Y176        FDRE (Setup_fdre_C_R)       -0.601    23.560    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         23.560    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.720ns  (logic 0.505ns (13.574%)  route 3.215ns (86.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 24.105 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.088    22.035    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/s_axi_aresetn
    SLICE_X74Y163        LUT2 (Prop_lut2_I1_O)        0.126    22.161 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg[15]_i_1/O
                         net (fo=32, routed)          1.128    23.289    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/SR[0]
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.391    24.105    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]/C
                         clock pessimism              0.263    24.368    
                         clock uncertainty           -0.207    24.161    
    SLICE_X66Y176        FDRE (Setup_fdre_C_R)       -0.601    23.560    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         23.560    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_msys_clk_wiz_0_0 rise@25.000ns - clk_out1_msys_clk_wiz_0_0 rise@20.000ns)
  Data Path Delay:        3.720ns  (logic 0.505ns (13.574%)  route 3.215ns (86.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.895ns = ( 24.105 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.432ns = ( 19.568 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    21.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    22.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    16.527 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    17.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    18.048 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    19.568    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X35Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y180        FDRE (Prop_fdre_C_Q)         0.379    19.947 f  msys_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=96, routed)          2.088    22.035    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/s_axi_aresetn
    SLICE_X74Y163        LUT2 (Prop_lut2_I1_O)        0.126    22.161 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg[15]_i_1/O
                         net (fo=32, routed)          1.128    23.289    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/SR[0]
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    P17                                               0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353    26.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    27.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    21.263 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    22.637    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    22.714 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.391    24.105    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X66Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]/C
                         clock pessimism              0.263    24.368    
                         clock uncertainty           -0.207    24.161    
    SLICE_X66Y176        FDRE (Setup_fdre_C_R)       -0.601    23.560    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         23.560    
                         arrival time                         -23.289    
  -------------------------------------------------------------------
                         slack                                  0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.186ns (24.180%)  route 0.583ns (75.820%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X61Y172        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=10, routed)          0.583     0.200    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[8]
    SLICE_X73Y163        LUT6 (Prop_lut6_I4_O)        0.045     0.245 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.245    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[6]
    SLICE_X73Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X73Y163        FDRE (Hold_fdre_C_D)         0.091     0.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.227ns (28.923%)  route 0.558ns (71.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.128    -0.391 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[7]/Q
                         net (fo=3, routed)           0.558     0.167    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[7]
    SLICE_X73Y163        LUT6 (Prop_lut6_I5_O)        0.099     0.266 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.266    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/output[7]
    SLICE_X73Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X73Y163        FDRE (Hold_fdre_C_D)         0.092     0.125    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.186ns (22.821%)  route 0.629ns (77.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[4]/Q
                         net (fo=5, routed)           0.629     0.251    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[2]
    SLICE_X73Y162        LUT6 (Prop_lut6_I3_O)        0.045     0.296 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.296    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[7]
    SLICE_X73Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.938    -0.731    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X73Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]/C
                         clock pessimism              0.558    -0.173    
                         clock uncertainty            0.207     0.034    
    SLICE_X73Y162        FDRE (Hold_fdre_C_D)         0.091     0.125    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.904ns  (logic 0.187ns (20.695%)  route 0.717ns (79.305%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X61Y172        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=10, routed)          0.717     0.333    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[4]
    SLICE_X75Y163        LUT5 (Prop_lut5_I0_O)        0.046     0.379 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.379    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[3]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.107     0.140    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.231ns (25.381%)  route 0.679ns (74.619%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           0.390     0.012    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X73Y163        LUT3 (Prop_lut3_I2_O)        0.045     0.057 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=8, routed)           0.290     0.347    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[0]
    SLICE_X75Y163        LUT5 (Prop_lut5_I4_O)        0.045     0.392 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[2]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.107     0.140    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.186ns (20.607%)  route 0.717ns (79.393%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X61Y172        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[8]/Q
                         net (fo=10, routed)          0.717     0.333    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[4]
    SLICE_X75Y163        LUT5 (Prop_lut5_I0_O)        0.045     0.378 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[0]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.091     0.124    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.378    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.231ns (25.381%)  route 0.679ns (74.619%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           0.390     0.012    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X73Y163        LUT3 (Prop_lut3_I2_O)        0.045     0.057 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[15]_i_5/O
                         net (fo=8, routed)           0.290     0.347    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[0]
    SLICE_X75Y163        LUT4 (Prop_lut4_I0_O)        0.045     0.392 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.392    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[1]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.092     0.125    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.392    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.186ns (19.397%)  route 0.773ns (80.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[3]/Q
                         net (fo=5, routed)           0.773     0.395    msys_i/serial_adc_pwm_top_0/U0/fsm/Q[1]
    SLICE_X74Y162        LUT5 (Prop_lut5_I2_O)        0.045     0.440 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.440    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[5]
    SLICE_X74Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.938    -0.731    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X74Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]/C
                         clock pessimism              0.558    -0.173    
                         clock uncertainty            0.207     0.034    
    SLICE_X74Y162        FDRE (Hold_fdre_C_D)         0.120     0.154    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.982ns  (logic 0.231ns (23.531%)  route 0.751ns (76.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[5]/Q
                         net (fo=5, routed)           0.476     0.099    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[5]
    SLICE_X74Y162        LUT6 (Prop_lut6_I0_O)        0.045     0.144 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[13]_i_2/O
                         net (fo=1, routed)           0.161     0.305    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[13]
    SLICE_X75Y162        LUT5 (Prop_lut5_I4_O)        0.045     0.350 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.113     0.463    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[6]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.072     0.105    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.463    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_msys_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_msys_clk_wiz_0_0 rise@0.000ns - clk_out1_msys_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.231ns (22.563%)  route 0.793ns (77.437%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.558ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/serial_adc_pwm_top_0/U0/datapath/s_axi_aclk
    SLICE_X64Y167        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y167        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg65_reg[6]/Q
                         net (fo=3, routed)           0.600     0.222    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/Q[6]
    SLICE_X73Y163        LUT6 (Prop_lut6_I0_O)        0.045     0.267 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg[9]_i_2/O
                         net (fo=1, routed)           0.193     0.460    msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg_reg[9]
    SLICE_X75Y163        LUT5 (Prop_lut5_I4_O)        0.045     0.505 r  msys_i/serial_adc_pwm_top_0/U0/fsm/sdi_data_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.505    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data[4]
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.937    -0.732    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X75Y163        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]/C
                         clock pessimism              0.558    -0.174    
                         clock uncertainty            0.207     0.033    
    SLICE_X75Y163        FDRE (Hold_fdre_C_D)         0.107     0.140    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.365    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.630ns  (logic 1.578ns (28.032%)  route 4.052ns (71.968%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.455     1.455 r  reset_IBUF_inst/O
                         net (fo=2, routed)           3.792     5.247    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X11Y175        LUT2 (Prop_lut2_I0_O)        0.123     5.370 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.259     5.630    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.584ns  (logic 1.525ns (27.313%)  route 4.059ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         1.420     1.420 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           4.059     5.479    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X5Y175         LUT1 (Prop_lut1_I0_O)        0.105     5.584 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     5.584    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X5Y175         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.472    -0.814    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y175         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.626ns  (logic 1.414ns (30.557%)  route 3.212ns (69.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.887ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         1.414     1.414 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           3.212     4.626    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y178        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.399    -0.887    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y178        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rxd
                            (input port)
  Destination:            msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.895ns  (logic 0.250ns (13.213%)  route 1.644ns (86.787%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L18                                               0.000     0.000 r  uart_rxd (IN)
                         net (fo=0)                   0.000     0.000    uart_rxd
    L18                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  uart_rxd_IBUF_inst/O
                         net (fo=1, routed)           1.644     1.895    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X38Y178        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.910    -0.759    msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y178        FDRE                                         r  msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.334ns (14.156%)  route 2.023ns (85.844%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.757ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=2, routed)           1.889     2.181    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X11Y175        LUT2 (Prop_lut2_I0_O)        0.042     2.223 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.133     2.356    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.912    -0.757    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 ext_rst_esp
                            (input port)
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.529ns  (logic 0.302ns (11.939%)  route 2.227ns (88.061%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 f  ext_rst_esp (IN)
                         net (fo=0)                   0.000     0.000    ext_rst_esp
    D5                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  ext_rst_esp_IBUF_inst/O
                         net (fo=1, routed)           2.227     2.484    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aux_reset_in
    SLICE_X5Y175         LUT1 (Prop_lut1_I0_O)        0.045     2.529 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1__0/O
                         net (fo=1, routed)           0.000     2.529    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X5Y175         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.942    -0.727    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X5Y175         FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.588ns (51.437%)  route 0.555ns (48.563%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.526    -0.426    msys_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X16Y180        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.348    -0.078 r  msys_i/rst_clk_wiz_0_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.555     0.477    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X16Y180        LUT2 (Prop_lut2_I0_O)        0.240     0.717 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.410    -0.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.940ns  (logic 0.379ns (40.337%)  route 0.561ns (59.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.597    -0.355    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y167         FDRE (Prop_fdre_C_Q)         0.379     0.024 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.561     0.585    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.481    -0.805    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y167         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.886ns  (logic 0.379ns (42.793%)  route 0.507ns (57.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.597    -0.355    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X4Y183         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y183         FDRE (Prop_fdre_C_Q)         0.379     0.024 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.507     0.531    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y182         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.481    -0.805    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y182         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.835ns  (logic 0.433ns (51.858%)  route 0.402ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.346ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.606    -0.346    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X6Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_fdre_C_Q)         0.433     0.087 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.402     0.489    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.488    -0.798    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.913ns  (logic 0.433ns (47.403%)  route 0.480ns (52.597%))
  Logic Levels:           0  
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.521    -0.431    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.433     0.002 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.480     0.483    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y172         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y172         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.795ns  (logic 0.379ns (47.701%)  route 0.416ns (52.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.589    -0.363    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.379     0.016 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.416     0.432    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.476    -0.810    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.379ns (50.188%)  route 0.376ns (49.812%))
  Logic Levels:           0  
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.591    -0.361    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.379     0.018 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.376     0.394    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X2Y174         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.473    -0.813    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X2Y174         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.694ns  (logic 0.433ns (62.377%)  route 0.261ns (37.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.607    -0.345    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X2Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDRE (Prop_fdre_C_Q)         0.433     0.088 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.261     0.349    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.487    -0.799    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.683ns  (logic 0.379ns (55.498%)  route 0.304ns (44.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.598    -0.354    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.379     0.025 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.304     0.329    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.482    -0.804    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.379ns (50.381%)  route 0.373ns (49.619%))
  Logic Levels:           0  
  Clock Path Skew:        -0.452ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.880ns
    Source Clock Delay      (SCD):    -0.429ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.523    -0.429    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y172        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDRE (Prop_fdre_C_Q)         0.379    -0.050 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.373     0.324    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.406    -0.880    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.435ns  (logic 0.319ns (73.330%)  route 0.116ns (26.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.488    -0.798    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_clk
    SLICE_X2Y193         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y193         FDRE (Prop_fdre_C_Q)         0.319    -0.479 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.116    -0.363    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/src_in
    SLICE_X2Y193         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.606    -0.346    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X2Y193         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AUDOVF_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.574ns  (logic 0.347ns (60.502%)  route 0.227ns (39.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.454ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.414ns
    Source Clock Delay      (SCD):    -0.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.419    -0.867    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_clk
    SLICE_X14Y196        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196        FDRE (Prop_fdre_C_Q)         0.347    -0.520 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/src_level_ff_reg/Q
                         net (fo=2, routed)           0.227    -0.294    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/src_in
    SLICE_X15Y195        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.538    -0.414    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/dest_clk
    SLICE_X15Y195        FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/CDC_AESBLKCMPLT_INST/xpm_cdc_single_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.518ns  (logic 0.304ns (58.728%)  route 0.214ns (41.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.450ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.481    -0.805    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X3Y182         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y182         FDRE (Prop_fdre_C_Q)         0.304    -0.501 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.214    -0.288    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X6Y182         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.596    -0.356    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X6Y182         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.304ns (49.249%)  route 0.313ns (50.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.431ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.408    -0.878    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X11Y172        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y172        FDRE (Prop_fdre_C_Q)         0.304    -0.574 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.313    -0.261    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.521    -0.431    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.560ns  (logic 0.304ns (54.295%)  route 0.256ns (45.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.482    -0.804    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y166         FDRE (Prop_fdre_C_Q)         0.304    -0.500 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.256    -0.244    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.598    -0.354    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X0Y166         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.571ns  (logic 0.347ns (60.753%)  route 0.224ns (39.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.488    -0.798    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X2Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDRE (Prop_fdre_C_Q)         0.347    -0.451 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=28, routed)          0.224    -0.227    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X4Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.606    -0.346    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X4Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.621ns  (logic 0.304ns (48.940%)  route 0.317ns (51.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.447ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.476    -0.810    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y172         FDRE (Prop_fdre_C_Q)         0.304    -0.506 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.317    -0.189    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X2Y174         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.588    -0.364    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X2Y174         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.180%)  route 0.186ns (56.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.670    -0.489    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X0Y173         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y173         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.186    -0.162    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.946    -0.723    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X0Y172         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.402%)  route 0.168ns (50.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.682    -0.477    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X6Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y198         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_wr_rst_ic_reg/Q
                         net (fo=2, routed)           0.168    -0.145    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/src_rst
    SLICE_X3Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.960    -0.709    msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X3Y198         FDRE                                         r  msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.754ns  (logic 0.347ns (45.995%)  route 0.407ns (54.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.430ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.406    -0.880    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rd_clk
    SLICE_X10Y173        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y173        FDRE (Prop_fdre_C_Q)         0.347    -0.533 r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg/Q
                         net (fo=33, routed)          0.407    -0.126    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/src_rst
    SLICE_X9Y172         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.522    -0.430    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X9Y172         FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.508ns  (logic 2.793ns (61.959%)  route 1.715ns (38.041%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -4.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.360    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.692 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.676     5.368    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X16Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.072 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.170 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.415 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.515     6.930    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X19Y174        LUT6 (Prop_lut6_I2_O)        0.309     7.239 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.524     7.763    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X18Y174        LUT2 (Prop_lut2_I1_O)        0.105     7.868 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     7.868    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.404ns  (logic 2.688ns (61.038%)  route 1.716ns (38.962%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.360    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.692 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.676     5.368    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X16Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.072 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.170 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.415 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.515     6.930    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X19Y174        LUT6 (Prop_lut6_I2_O)        0.309     7.239 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.525     7.764    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.266ns  (logic 2.688ns (63.006%)  route 1.578ns (36.994%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -4.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.360    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.692 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.676     5.368    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X16Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.072 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.170 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.415 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.515     6.930    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X19Y174        LUT6 (Prop_lut6_I2_O)        0.309     7.239 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.387     7.626    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.055ns  (logic 2.379ns (77.868%)  route 0.676ns (22.132%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    3.360ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.536     3.360    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y159        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.692 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.676     5.368    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X16Y164        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     6.072 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.170 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.170    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.415 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.415    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X16Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.413    -0.873    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 0.497ns (22.801%)  route 1.683ns (77.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.527     3.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_fdre_C_Q)         0.379     3.730 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           0.898     4.628    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X19Y165        LUT5 (Prop_lut5_I1_O)        0.118     4.746 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.785     5.531    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Y[0]
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Clk
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[13].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.164ns  (logic 0.497ns (22.964%)  route 1.667ns (77.036%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X31Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y166        FDRE (Prop_fdre_C_Q)         0.379     3.728 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           0.927     4.655    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X31Y173        LUT5 (Prop_lut5_I1_O)        0.118     4.773 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.740     5.513    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Y[0]
    SLICE_X30Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.410    -0.876    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Clk
    SLICE_X30Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[7].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.066ns  (logic 0.598ns (28.952%)  route 1.468ns (71.048%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.520     3.344    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y165        FDRE (Prop_fdre_C_Q)         0.348     3.692 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/Q
                         net (fo=2, routed)           0.921     4.613    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X45Y165        LUT5 (Prop_lut5_I1_O)        0.250     4.863 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.546     5.410    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Y[0]
    SLICE_X38Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Clk
    SLICE_X38Y163        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[2].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.029ns  (logic 0.494ns (24.352%)  route 1.535ns (75.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_fdre_C_Q)         0.379     3.722 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/Q
                         net (fo=2, routed)           1.019     4.741    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y166        LUT5 (Prop_lut5_I1_O)        0.115     4.856 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.516     5.372    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Y[0]
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Clk
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[4].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.990ns  (logic 0.494ns (24.820%)  route 1.496ns (75.180%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     3.340    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.379     3.719 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/Q
                         net (fo=2, routed)           0.797     4.516    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X28Y174        LUT5 (Prop_lut5_I1_O)        0.115     4.631 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[14].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.700     5.330    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Y[0]
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Clk
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[14].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.942ns  (logic 0.484ns (24.920%)  route 1.458ns (75.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    3.340ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.516     3.340    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y174        FDRE (Prop_fdre_C_Q)         0.379     3.719 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/Q
                         net (fo=2, routed)           0.906     4.626    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X21Y165        LUT6 (Prop_lut6_I3_O)        0.105     4.731 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[11].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.552     5.282    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Y[0]
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.415    -0.871    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Clk
    SLICE_X10Y164        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[27].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.775%)  route 0.171ns (57.225%))
  Logic Levels:           0  
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.171     1.777    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.912    -0.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.936%)  route 0.170ns (57.064%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.482    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y179        FDRE (Prop_fdre_C_Q)         0.128     1.610 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.170     1.780    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_rst
    SLICE_X20Y179        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.917    -0.752    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y179        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.128ns (31.661%)  route 0.276ns (68.339%))
  Logic Levels:           0  
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.639     1.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y175        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.276     1.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X16Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.513%)  route 0.310ns (62.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.648     1.487    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y165        FDRE (Prop_fdre_C_Q)         0.141     1.628 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[29]/Q
                         net (fo=2, routed)           0.192     1.820    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X19Y165        LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.118     1.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Y[0]
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.922    -0.747    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Clk
    SLICE_X14Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[29].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.547ns  (logic 0.186ns (33.974%)  route 0.361ns (66.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.641     1.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.246     1.867    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X43Y166        LUT6 (Prop_lut6_I3_O)        0.045     1.912 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.115     2.028    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Y[0]
    SLICE_X38Y166        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Clk
    SLICE_X38Y166        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[20].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.161%)  route 0.411ns (68.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.641     1.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.251     1.872    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X44Y166        LUT6 (Prop_lut6_I3_O)        0.045     1.917 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.160     2.077    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Y[0]
    SLICE_X38Y166        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Clk
    SLICE_X38Y166        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[22].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.466%)  route 0.425ns (69.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X45Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y165        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           0.193     1.815    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X45Y165        LUT6 (Prop_lut6_I3_O)        0.045     1.860 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.231     2.092    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Y[0]
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.918    -0.751    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Clk
    SLICE_X30Y165        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[18].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.184ns (29.537%)  route 0.439ns (70.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.641     1.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X43Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y166        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[5]/Q
                         net (fo=2, routed)           0.277     1.898    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X43Y166        LUT5 (Prop_lut5_I1_O)        0.043     1.941 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[5].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.162     2.103    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Y[0]
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.914    -0.755    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Clk
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.184ns (28.875%)  route 0.453ns (71.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.641     1.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X44Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y166        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/Q
                         net (fo=2, routed)           0.286     1.907    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X44Y166        LUT5 (Prop_lut5_I1_O)        0.043     1.950 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=1, routed)           0.167     2.117    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Y[0]
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.914    -0.755    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Clk
    SLICE_X38Y167        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[6].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.203%)  route 0.451ns (70.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -2.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.646     1.485    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y166        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.194     1.820    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X27Y166        LUT6 (Prop_lut6_I3_O)        0.045     1.865 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/instr_mux_I1/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=1, routed)           0.257     2.122    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Y[0]
    SLICE_X30Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.920    -0.749    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Clk
    SLICE_X30Y162        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[28].SRL16E_I/Use_unisim.MB_SRL16E_I1/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.270ns  (logic 0.540ns (42.534%)  route 0.730ns (57.466%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.354ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.522     3.354    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y177        FDRE (Prop_fdre_C_Q)         0.433     3.787 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.470     4.257    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X11Y175        LUT2 (Prop_lut2_I1_O)        0.107     4.364 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.259     4.624    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.480ns  (logic 0.799ns (22.959%)  route 2.681ns (77.041%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -4.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.667     4.399    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X26Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.504 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.667     5.171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X23Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.276 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.824     6.099    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X19Y174        LUT6 (Prop_lut6_I5_O)        0.105     6.204 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.524     6.728    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Area_Debug_Control.force_stop_cmd_hold_reg
    SLICE_X18Y174        LUT2 (Prop_lut2_I1_O)        0.105     6.833 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_2__5/O
                         net (fo=1, routed)           0.000     6.833    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_3
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.376ns  (logic 0.694ns (20.556%)  route 2.682ns (79.444%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.667     4.399    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X26Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.504 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.667     5.171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X23Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.276 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.824     6.099    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X19Y174        LUT6 (Prop_lut6_I5_O)        0.105     6.204 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.525     6.729    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_1
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.239ns  (logic 0.694ns (21.429%)  route 2.545ns (78.571%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.667     4.399    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X26Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.504 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.667     5.171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X23Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.276 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.824     6.099    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_2
    SLICE_X19Y174        LUT6 (Prop_lut6_I5_O)        0.105     6.204 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_i_3/O
                         net (fo=3, routed)           0.387     6.592    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_3
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.964ns  (logic 0.694ns (23.411%)  route 2.270ns (76.589%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -4.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=1, routed)           0.667     4.399    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2
    SLICE_X26Y169        LUT6 (Prop_lut6_I0_O)        0.105     4.504 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[31].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_4/O
                         net (fo=1, routed)           0.667     5.171    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X23Y169        LUT5 (Prop_lut5_I1_O)        0.105     5.276 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[21].SRL16E_I/Area_Debug_Control.dbg_brki_hit_i_2/O
                         net (fo=2, routed)           0.937     6.212    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_reg
    SLICE_X17Y174        LUT3 (Prop_lut3_I2_O)        0.105     6.317 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Area_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     6.317    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/dbg_brki_hit0
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_brki_hit_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.798ns  (logic 1.202ns (66.867%)  route 0.596ns (33.133%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.596     4.328    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X16Y164        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     4.808 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.808    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X16Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.906 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.906    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.151 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.151    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_2
    SLICE_X16Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.413    -0.873    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Locking_Dbg_Hit.dbg_hit_i_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.721ns  (logic 0.484ns (28.125%)  route 1.237ns (71.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.802     4.534    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_5
    SLICE_X17Y173        LUT5 (Prop_lut5_I2_O)        0.105     4.639 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83/O
                         net (fo=1, routed)           0.435     5.074    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Clk
    SLICE_X19Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.577ns  (logic 0.484ns (30.700%)  route 1.093ns (69.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.881ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.688     4.420    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_5
    SLICE_X18Y173        LUT5 (Prop_lut5_I2_O)        0.105     4.525 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82/O
                         net (fo=1, routed)           0.405     4.930    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Clk
    SLICE_X18Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.458ns  (logic 0.503ns (34.502%)  route 0.955ns (65.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -4.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           0.688     4.420    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_6
    SLICE_X18Y173        LUT4 (Prop_lut4_I2_O)        0.124     4.544 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84/O
                         net (fo=1, routed)           0.267     4.811    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.404    -0.882    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Clk
    SLICE_X18Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.391ns  (logic 0.484ns (34.783%)  route 0.907ns (65.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    3.353ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.521     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.379     3.732 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.907     4.640    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X18Y172        LUT5 (Prop_lut5_I0_O)        0.105     4.745 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.745    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[0]_i_1_n_0
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.548ns  (logic 0.213ns (38.898%)  route 0.335ns (61.102%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y177        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.201     1.876    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/mb_debug_sys_rst
    SLICE_X11Y175        LUT2 (Prop_lut2_I1_O)        0.049     1.925 r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.133     2.059    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/exr_d1
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.912    -0.757    msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X11Y174        FDRE                                         r  msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.120%)  route 0.102ns (41.880%))
  Logic Levels:           0  
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.510    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y172        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.102     1.753    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.025%)  route 0.120ns (45.975%))
  Logic Levels:           0  
  Clock Path Skew:        -2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638     1.506    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y175        FDCE (Prop_fdce_C_Q)         0.141     1.647 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.120     1.767    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.912    -0.757    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X22Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.215%)  route 0.146ns (50.785%))
  Logic Levels:           0  
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.510    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.146     1.797    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X21Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X21Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.044%)  route 0.159ns (52.956%))
  Logic Levels:           0  
  Clock Path Skew:        -2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.638     1.506    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y175        FDRE (Prop_fdre_C_Q)         0.141     1.647 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/Q
                         net (fo=1, routed)           0.159     1.806    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[9].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.507%)  route 0.169ns (54.493%))
  Logic Levels:           0  
  Clock Path Skew:        -2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.640     1.508    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y176        FDCE (Prop_fdce_C_Q)         0.141     1.649 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.169     1.818    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X19Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X19Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.530%)  route 0.183ns (56.470%))
  Logic Levels:           0  
  Clock Path Skew:        -2.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642     1.510    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y177        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.183     1.834    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.227%)  route 0.225ns (54.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.641     1.509    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y171        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.225     1.875    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X18Y172        LUT4 (Prop_lut4_I0_O)        0.045     1.920 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.920    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count[1]_i_1_n_0
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.915    -0.754    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.274%)  route 0.376ns (72.726%))
  Logic Levels:           0  
  Clock Path Skew:        -2.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.639     1.507    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y174        FDCE (Prop_fdce_C_Q)         0.141     1.648 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.376     2.024    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/D[0]
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.913    -0.756    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.251%)  route 0.337ns (61.749%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.337     2.012    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X16Y180        LUT2 (Prop_lut2_I1_O)        0.045     2.057 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.000     2.057    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.918    -0.751    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.683ns  (logic 0.105ns (1.367%)  route 7.578ns (98.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.105     7.166 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.517     7.683    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.683ns  (logic 0.105ns (1.367%)  route 7.578ns (98.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.105     7.166 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.517     7.683    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.683ns  (logic 0.105ns (1.367%)  route 7.578ns (98.633%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.105     7.166 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.517     7.683    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.410     2.977    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.616ns  (logic 0.124ns (1.628%)  route 7.492ns (98.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.432     7.616    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X13Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.124ns (1.659%)  route 7.350ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.289     7.474    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.124ns (1.659%)  route 7.350ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.289     7.474    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.124ns (1.659%)  route 7.350ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.289     7.474    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.124ns (1.659%)  route 7.350ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.289     7.474    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.474ns  (logic 0.124ns (1.659%)  route 7.350ns (98.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.124     7.185 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.completion_status[15]_i_1/O
                         net (fo=6, routed)           0.289     7.474    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]_0
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X12Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.431ns  (logic 0.105ns (1.413%)  route 7.326ns (98.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          7.061     7.061    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0
    SLICE_X13Y179        LUT3 (Prop_lut3_I1_O)        0.105     7.166 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.Data_Read_Status.count[0]_i_1/O
                         net (fo=6, routed)           0.265     7.431    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel
    SLICE_X15Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X15Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.Data_Read_Status.count_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.053ns  (logic 0.045ns (2.191%)  route 2.008ns (97.809%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.839     1.839    msys_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X27Y163        LUT1 (Prop_lut1_I0_O)        0.045     1.884 r  msys_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.170     2.053    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDI
    SLICE_X28Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.920     1.893    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X28Y163        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[31]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.045ns (2.179%)  route 2.020ns (97.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.837     1.837    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.045     1.882 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.183     2.065    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X18Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.045ns (2.179%)  route 2.020ns (97.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.837     1.837    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.045     1.882 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.183     2.065    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X18Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.045ns (2.179%)  route 2.020ns (97.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.837     1.837    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.045     1.882 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.183     2.065    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X18Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.045ns (2.179%)  route 2.020ns (97.821%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.837     1.837    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.045     1.882 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.183     2.065    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X18Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.078ns  (logic 0.045ns (2.165%)  route 2.033ns (97.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.033     2.033    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X17Y178        LUT5 (Prop_lut5_I4_O)        0.045     2.078 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     2.078    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X17Y178        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.916     1.889    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y178        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.093ns  (logic 0.045ns (2.150%)  route 2.048ns (97.850%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          2.048     2.048    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X13Y180        LUT4 (Prop_lut4_I2_O)        0.045     2.093 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.093    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X13Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.918     1.891    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y180        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.045ns (2.148%)  route 2.050ns (97.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.878     1.878    msys_i/mdm_1/U0/MDM_Core_I1/Dbg_Shift_0_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171     2.095    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.045ns (2.148%)  route 2.050ns (97.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.878     1.878    msys_i/mdm_1/U0/MDM_Core_I1/Dbg_Shift_0_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171     2.095    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.045ns (2.148%)  route 2.050ns (97.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.878     1.878    msys_i/mdm_1/U0/MDM_Core_I1/Dbg_Shift_0_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.045     1.923 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171     2.095    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.169ns  (logic 1.135ns (35.821%)  route 2.034ns (64.179%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        3.404ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.526    -0.426    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.348    -0.078 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=433, routed)         2.034     1.956    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/sync_reset
    SLICE_X18Y167        LUT2 (Prop_lut2_I0_O)        0.239     2.195 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__64/O
                         net (fo=1, routed)           0.000     2.195    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/lopt_9
    SLICE_X18Y167        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.527 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     2.527    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/ifetch_carry2
    SLICE_X18Y168        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     2.743 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_3/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=1, routed)           0.000     2.743    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/IFetch
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.411     2.978    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.726ns  (logic 0.484ns (28.048%)  route 1.242ns (71.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.521    -0.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X26Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y171        FDRE (Prop_fdre_C_Q)         0.379    -0.052 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg/Q
                         net (fo=12, routed)          1.242     1.190    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/is_swx_I_reg_0
    SLICE_X18Y175        LUT5 (Prop_lut5_I3_O)        0.105     1.295 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Serial_Dbg_Intf.status_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.295    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/mem_Strobe
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.404     2.971    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.625ns  (logic 0.348ns (21.415%)  route 1.277ns (78.585%))
  Logic Levels:           0  
  Clock Path Skew:        3.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.971ns
    Source Clock Delay      (SCD):    -0.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.526    -0.426    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X16Y180        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y180        FDRE (Prop_fdre_C_Q)         0.348    -0.078 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=433, routed)         1.277     1.199    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/reset_bool_for_rst
    SLICE_X16Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.404     2.971    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.015ns  (logic 0.379ns (37.335%)  route 0.636ns (62.665%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.530    -0.422    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_fdre_C_Q)         0.379    -0.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[19]/Q
                         net (fo=1, routed)           0.636     0.593    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[19]
    SLICE_X16Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X16Y172        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[19]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.019ns  (logic 0.379ns (37.182%)  route 0.640ns (62.818%))
  Logic Levels:           0  
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.525    -0.427    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDRE (Prop_fdre_C_Q)         0.379    -0.048 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[25]/Q
                         net (fo=1, routed)           0.640     0.593    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[25]
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[25]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.989ns  (logic 0.379ns (38.336%)  route 0.610ns (61.664%))
  Logic Levels:           0  
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -0.425ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.527    -0.425    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.379    -0.046 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[8]/Q
                         net (fo=1, routed)           0.610     0.564    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[8]
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.411     2.978    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.379ns (41.227%)  route 0.540ns (58.773%))
  Logic Levels:           0  
  Clock Path Skew:        3.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.530    -0.422    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y165        FDRE (Prop_fdre_C_Q)         0.379    -0.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.540     0.498    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[23]
    SLICE_X18Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.407     2.974    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.379ns (41.357%)  route 0.537ns (58.643%))
  Logic Levels:           0  
  Clock Path Skew:        3.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.972ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.519    -0.433    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y175        FDRE (Prop_fdre_C_Q)         0.379    -0.054 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/exception_reg/Q
                         net (fo=2, routed)           0.537     0.484    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_rd_reg[1]
    SLICE_X17Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.405     2.972    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X17Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.379ns (42.119%)  route 0.521ns (57.881%))
  Logic Levels:           0  
  Clock Path Skew:        3.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.530    -0.422    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X23Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y164        FDRE (Prop_fdre_C_Q)         0.379    -0.043 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[15]/Q
                         net (fo=1, routed)           0.521     0.478    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[15]
    SLICE_X20Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.412     2.979    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[15]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.895ns  (logic 0.379ns (42.340%)  route 0.516ns (57.660%))
  Logic Levels:           0  
  Clock Path Skew:        3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.525    -0.427    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.379    -0.048 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.516     0.468    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[2]
    SLICE_X18Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.505ns  (logic 0.304ns (60.193%)  route 0.201ns (39.807%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.352ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.411    -0.875    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y167        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y167        FDRE (Prop_fdre_C_Q)         0.304    -0.571 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[10]/Q
                         net (fo=1, routed)           0.201    -0.370    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[10]
    SLICE_X20Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.528     3.352    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y166        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[10]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.519ns  (logic 0.304ns (58.575%)  route 0.215ns (41.425%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.411    -0.875    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.304    -0.571 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.356    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[7]
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.527     3.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[7]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.531ns  (logic 0.304ns (57.232%)  route 0.227ns (42.768%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.408    -0.878    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y179        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y179        FDCE (Prop_fdce_C_Q)         0.304    -0.574 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/running_clock_reg/Q
                         net (fo=1, routed)           0.227    -0.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/running_clock
    SLICE_X16Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X16Y179        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.304ns (56.341%)  route 0.236ns (43.659%))
  Logic Levels:           0  
  Clock Path Skew:        4.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.343ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_fdre_C_Q)         0.304    -0.577 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.dbg_hit_reg[0]/Q
                         net (fo=2, routed)           0.236    -0.342    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Raw
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.519     3.343    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X17Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg__0/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.538ns  (logic 0.304ns (56.503%)  route 0.234ns (43.497%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.407    -0.879    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y171        FDRE (Prop_fdre_C_Q)         0.304    -0.575 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[31]/Q
                         net (fo=1, routed)           0.234    -0.341    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[31]
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.523     3.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[31]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.540ns  (logic 0.304ns (56.260%)  route 0.236ns (43.740%))
  Logic Levels:           0  
  Clock Path Skew:        4.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.409    -0.877    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X16Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y170        FDRE (Prop_fdre_C_Q)         0.304    -0.573 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[27]/Q
                         net (fo=1, routed)           0.236    -0.337    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[27]
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.523     3.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X15Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[27]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (55.992%)  route 0.239ns (44.008%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.409    -0.877    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y170        FDRE (Prop_fdre_C_Q)         0.304    -0.573 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.239    -0.334    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[4]
    SLICE_X18Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y170        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.546ns  (logic 0.304ns (55.629%)  route 0.242ns (44.371%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.406    -0.880    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y171        FDRE (Prop_fdre_C_Q)         0.304    -0.576 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[32]/Q
                         net (fo=2, routed)           0.242    -0.334    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[32]
    SLICE_X18Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.523     3.347    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[32]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (55.992%)  route 0.239ns (44.008%))
  Logic Levels:           0  
  Clock Path Skew:        4.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.351ns
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.411    -0.875    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y168        FDRE (Prop_fdre_C_Q)         0.304    -0.571 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[28]/Q
                         net (fo=1, routed)           0.239    -0.332    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[28]
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.527     3.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X18Y168        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[28]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.304ns (56.009%)  route 0.239ns (43.991%))
  Logic Levels:           0  
  Clock Path Skew:        4.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    -0.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.414    -0.872    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y164        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y164        FDRE (Prop_fdre_C_Q)         0.304    -0.568 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg_reg[14]/Q
                         net (fo=1, routed)           0.239    -0.330    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/data_rd_reg[14]
    SLICE_X20Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.529     3.353    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X20Y165        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.data_read_reg_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.440ns  (logic 1.483ns (27.262%)  route 3.957ns (72.738%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.469    22.732    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.126    22.858 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.345    23.203    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X18Y176        LUT6 (Prop_lut6_I5_O)        0.267    23.470 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.510    23.980    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X17Y176        LUT6 (Prop_lut6_I1_O)        0.105    24.085 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.603    24.688    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X16Y179        LUT2 (Prop_lut2_I0_O)        0.105    24.793 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.563    25.356    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X16Y179        LUT6 (Prop_lut6_I0_O)        0.105    25.461 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    25.461    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.483ns (27.302%)  route 3.949ns (72.698%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.469    22.732    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.126    22.858 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.345    23.203    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X18Y176        LUT6 (Prop_lut6_I5_O)        0.267    23.470 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.510    23.980    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X17Y176        LUT6 (Prop_lut6_I1_O)        0.105    24.085 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.603    24.688    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X16Y179        LUT2 (Prop_lut2_I0_O)        0.105    24.793 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.555    25.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X16Y179        LUT6 (Prop_lut6_I0_O)        0.105    25.454 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.454    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X16Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.814ns  (logic 1.378ns (28.622%)  route 3.436ns (71.378%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267    22.263 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.469    22.732    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_1
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.126    22.858 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.345    23.203    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X18Y176        LUT6 (Prop_lut6_I5_O)        0.267    23.470 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.510    23.980    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X17Y176        LUT6 (Prop_lut6_I1_O)        0.105    24.085 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.646    24.731    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X14Y179        LUT6 (Prop_lut6_I0_O)        0.105    24.836 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    24.836    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.409     2.976    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.961ns  (logic 1.060ns (26.761%)  route 2.901ns (73.239%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.228    23.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/which_pc
    SLICE_X14Y158        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.985    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Dbg_Clk
    SLICE_X14Y158        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.922ns  (logic 1.060ns (27.029%)  route 2.862ns (72.971%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.189    23.943    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc
    SLICE_X10Y161        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.417     2.984    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X10Y161        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 1.060ns (27.597%)  route 2.781ns (72.403%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.108    23.863    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.985    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRL16E                                       r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 1.060ns (27.597%)  route 2.781ns (72.403%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.108    23.863    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc
    SLICE_X12Y159        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.418     2.985    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X12Y159        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.060ns (28.558%)  route 2.652ns (71.442%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.979    23.733    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc
    SLICE_X12Y161        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.416     2.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X12Y161        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.702ns  (logic 1.060ns (28.635%)  route 2.642ns (71.366%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.969    23.723    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc
    SLICE_X12Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.416     2.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X12Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.669ns  (logic 1.060ns (28.891%)  route 2.609ns (71.109%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.355ns = ( 20.022 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751    18.418    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.499 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.523    20.022    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X16Y178        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y178        FDCE (Prop_fdce_C_Q)         0.384    20.406 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.570    20.975    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I1_O)        0.124    21.099 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897    21.996    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT3 (Prop_lut3_I1_O)        0.277    22.273 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.206    22.480    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X17Y177        LUT6 (Prop_lut6_I5_O)        0.275    22.755 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           0.936    23.691    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc
    SLICE_X14Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.490     1.490    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.567 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.416     2.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X14Y162        SRLC16E                                      r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.209ns (52.079%)  route 0.192ns (47.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842     0.842    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.868 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643     1.511    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X12Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y178        FDRE (Prop_fdre_C_Q)         0.164     1.675 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.192     1.867    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X14Y179        LUT6 (Prop_lut6_I2_O)        0.045     1.912 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.912    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.890    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.919ns  (logic 0.071ns (3.700%)  route 1.848ns (96.300%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.779    18.314    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X17Y178        LUT6 (Prop_lut6_I0_O)        0.045    18.359 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.226    18.585    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X17Y178        FDPE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.916     1.889    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y178        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.191ns (46.506%)  route 0.220ns (53.494%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.220    18.542    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X17Y178        LUT5 (Prop_lut5_I2_O)        0.045    18.587 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000    18.587    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X17Y178        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.916     1.889    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X17Y178        FDPE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.950%)  route 0.299ns (61.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.092    18.415    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y177        LUT6 (Prop_lut6_I2_O)        0.045    18.460 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.207    18.667    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.191ns (38.950%)  route 0.299ns (61.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.092    18.415    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y177        LUT6 (Prop_lut6_I2_O)        0.045    18.460 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.207    18.667    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X13Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.532%)  route 0.318ns (62.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.469    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X17Y177        LUT6 (Prop_lut6_I1_O)        0.045    18.514 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171    18.685    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.532%)  route 0.318ns (62.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.469    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X17Y177        LUT6 (Prop_lut6_I1_O)        0.045    18.514 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171    18.685    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.532%)  route 0.318ns (62.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.469    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X17Y177        LUT6 (Prop_lut6_I1_O)        0.045    18.514 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171    18.685    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.191ns (37.532%)  route 0.318ns (62.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.510ns = ( 18.177 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.642    18.177    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y177        FDCE (Prop_fdce_C_Q)         0.146    18.323 f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/Q
                         net (fo=8, routed)           0.146    18.469    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector[3]
    SLICE_X17Y177        LUT6 (Prop_lut6_I1_O)        0.045    18.514 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]_i_1/O
                         net (fo=4, routed)           0.171    18.685    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.915     1.888    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.257ns (49.805%)  route 0.259ns (50.195%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    1.511ns = ( 18.178 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.842    17.509    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.535 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.643    18.178    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y177        FDRE (Prop_fdre_C_Q)         0.167    18.345 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/Q
                         net (fo=10, routed)          0.124    18.468    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[7]
    SLICE_X15Y178        LUT6 (Prop_lut6_I2_O)        0.045    18.513 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_3/O
                         net (fo=4, routed)           0.136    18.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl0
    SLICE_X14Y179        LUT6 (Prop_lut6_I1_O)        0.045    18.694 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    18.694    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.944     0.944    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.973 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.917     1.890    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.105ns (2.342%)  route 4.378ns (97.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.862     3.862    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.105     3.967 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.515     4.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.105ns (2.342%)  route 4.378ns (97.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.862     3.862    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.105     3.967 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.515     4.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.105ns (2.342%)  route 4.378ns (97.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.862     3.862    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.105     3.967 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.515     4.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.105ns (2.342%)  route 4.378ns (97.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.862     3.862    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.105     3.967 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.515     4.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.483ns  (logic 0.105ns (2.342%)  route 4.378ns (97.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.862     3.862    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.105     3.967 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.515     4.483    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X15Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 0.105ns (2.375%)  route 4.316ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.692     3.692    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.797 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.624     4.421    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X16Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 0.105ns (2.375%)  route 4.316ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.692     3.692    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.797 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.624     4.421    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X16Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 0.105ns (2.375%)  route 4.316ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.692     3.692    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.797 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.624     4.421    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X16Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 0.105ns (2.375%)  route 4.316ns (97.625%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.692     3.692    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.797 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.624     4.421    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X16Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.417ns  (logic 0.105ns (2.377%)  route 4.312ns (97.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.692     3.692    msys_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X18Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.797 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.620     4.417    msys_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X17Y177        FDCE                                         f  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499    18.166    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    18.243 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407    19.649    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X17Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.043ns (2.077%)  route 2.027ns (97.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.043     1.950 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.120     2.070    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.043ns (2.077%)  route 2.027ns (97.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.043     1.950 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.120     2.070    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.043ns (2.077%)  route 2.027ns (97.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.043     1.950 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.120     2.070    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.043ns (2.077%)  route 2.027ns (97.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.043     1.950 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.120     2.070    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.163%)  route 2.036ns (97.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128     2.081    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.163%)  route 2.036ns (97.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128     2.081    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.081ns  (logic 0.045ns (2.163%)  route 2.036ns (97.837%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.907     1.907    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X16Y177        LUT5 (Prop_lut5_I0_O)        0.045     1.952 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.128     2.081    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977    17.644    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.673 f  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915    18.588    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y177        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.959     1.959    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X16Y177        LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.119     2.123    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.959     1.959    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X16Y177        LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.119     2.123    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.123ns  (logic 0.045ns (2.119%)  route 2.078ns (97.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.959     1.959    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X16Y177        LUT6 (Prop_lut6_I4_O)        0.045     2.004 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.119     2.123    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.048ns  (logic 0.505ns (24.661%)  route 1.543ns (75.339%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.519    -0.433    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.379    -0.054 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold_reg/Q
                         net (fo=8, routed)           0.787     0.733    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.force_stop_cmd_hold
    SLICE_X22Y175        LUT2 (Prop_lut2_I0_O)        0.126     0.859 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.756     1.615    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X24Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402     2.978    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.663ns  (logic 0.484ns (29.103%)  route 1.179ns (70.897%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    -0.432    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X18Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y176        FDRE (Prop_fdre_C_Q)         0.379    -0.053 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=4, routed)           0.664     0.612    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/normal_stop_cmd_i
    SLICE_X20Y174        LUT2 (Prop_lut2_I1_O)        0.105     0.717 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.515     1.231    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X20Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.979    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.379ns (37.096%)  route 0.643ns (62.904%))
  Logic Levels:           0  
  Clock Path Skew:        3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.521    -0.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.052 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.643     0.591    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X22Y177        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.982    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.022ns  (logic 0.379ns (37.096%)  route 0.643ns (62.904%))
  Logic Levels:           0  
  Clock Path Skew:        3.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.521    -0.431    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.052 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.643     0.591    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X22Y177        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.982    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.899ns  (logic 0.379ns (42.169%)  route 0.520ns (57.831%))
  Logic Levels:           0  
  Clock Path Skew:        3.410ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.522    -0.430    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.379    -0.051 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.520     0.469    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X20Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.980    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.803ns  (logic 0.379ns (47.189%)  route 0.424ns (52.811%))
  Logic Levels:           0  
  Clock Path Skew:        3.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.520    -0.432    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_fdre_C_Q)         0.379    -0.053 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.424     0.371    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X17Y172        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.666ns  (logic 0.304ns (45.636%)  route 0.362ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        4.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    -0.881ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.405    -0.881    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X17Y173        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y173        FDRE (Prop_fdre_C_Q)         0.304    -0.577 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg/Q
                         net (fo=7, routed)           0.362    -0.215    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X17Y172        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.751     1.751    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     1.832 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.522     3.354    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.128%)  route 0.239ns (62.872%))
  Logic Levels:           0  
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.919ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.642    -0.517    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=5, routed)           0.239    -0.137    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X20Y176        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.913     1.919    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.281%)  route 0.283ns (66.719%))
  Logic Levels:           0  
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.642    -0.517    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.283    -0.093    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X22Y177        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.281%)  route 0.283ns (66.719%))
  Logic Levels:           0  
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.642    -0.517    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X20Y177        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y177        FDRE (Prop_fdre_C_Q)         0.141    -0.376 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.283    -0.093    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_rst
    SLICE_X22Y177        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.316%)  route 0.471ns (71.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.918ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.639    -0.520    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X19Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.379 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold_reg/Q
                         net (fo=4, routed)           0.242    -0.136    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.normal_stop_cmd_hold
    SLICE_X20Y174        LUT2 (Prop_lut2_I0_O)        0.045    -0.091 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1/O
                         net (fo=1, routed)           0.229     0.137    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X20Y174        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.912     1.918    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.184ns (23.434%)  route 0.601ns (76.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.640    -0.519    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Clk
    SLICE_X22Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.378 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=8, routed)           0.234    -0.144    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/force_stop_cmd_i
    SLICE_X22Y175        LUT2 (Prop_lut2_I1_O)        0.043    -0.101 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1/O
                         net (fo=2, routed)           0.368     0.267    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X24Y175        FDCE                                         f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.911     1.917    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.924ns (21.744%)  route 3.325ns (78.256%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930     7.599    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.981    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.924ns (21.744%)  route 3.325ns (78.256%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930     7.599    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.981    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.924ns (21.744%)  route 3.325ns (78.256%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930     7.599    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.981    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.924ns (21.744%)  route 3.325ns (78.256%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.930     7.599    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.405     2.981    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y171        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 0.924ns (22.361%)  route 3.208ns (77.639%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.813     7.481    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.407     2.983    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X17Y172        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 0.924ns (22.589%)  route 3.166ns (77.411%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.771     7.440    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402     2.978    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 0.924ns (23.219%)  route 3.056ns (76.781%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.978ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.661     7.329    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.402     2.978    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X24Y175        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.880ns  (logic 0.924ns (23.815%)  route 2.956ns (76.185%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.561     7.229    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.403     2.979    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y174        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 0.924ns (24.822%)  route 2.799ns (75.178%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.666     6.563    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y176        LUT5 (Prop_lut5_I4_O)        0.105     6.668 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=9, routed)           0.404     7.072    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.404     2.980    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X20Y176        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.644ns  (logic 0.924ns (25.355%)  route 2.720ns (74.645%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.743     1.743    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     1.824 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         1.525     3.349    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X14Y179        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y179        FDRE (Prop_fdre_C_Q)         0.433     3.782 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.832     4.615    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X16Y177        LUT3 (Prop_lut3_I0_O)        0.119     4.734 f  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.897     5.631    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Reg_En[1]
    SLICE_X17Y177        LUT4 (Prop_lut4_I1_O)        0.267     5.898 f  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.453     6.351    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_TDO_INST_0_i_18_n_0
    SLICE_X17Y175        LUT5 (Prop_lut5_I4_O)        0.105     6.456 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.537     6.993    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.499     1.499    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     1.576 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          1.406     2.982    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.632%)  route 0.108ns (43.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.108     1.730    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.327%)  route 0.114ns (44.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.114     1.736    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.481%)  route 0.166ns (56.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[7]/Q
                         net (fo=2, routed)           0.166     1.777    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[7]
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.655%)  route 0.161ns (53.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.642     1.481    msys_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X18Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y177        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.161     1.783    msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X16Y177        FDCE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.870%)  route 0.166ns (54.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           0.166     1.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[2]
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.804%)  route 0.167ns (54.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.167     1.790    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.713%)  route 0.174ns (55.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[31]/Q
                         net (fo=3, routed)           0.174     1.795    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[31]
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.871%)  route 0.180ns (56.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.638     1.477    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X27Y174        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y174        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[25]/Q
                         net (fo=3, routed)           0.180     1.799    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[25]
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.911     1.917    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X27Y175        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.control_reg_reg[3]/C

Slack:                    inf
  Source:                 msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.744%)  route 0.194ns (60.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.922ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.643     1.482    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X13Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y178        FDRE (Prop_fdre_C_Q)         0.128     1.610 r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[6]/Q
                         net (fo=3, routed)           0.194     1.804    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[6]
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.916     1.922    msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X14Y178        FDRE                                         r  msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.792%)  route 0.196ns (58.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.813     0.813    msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.839 r  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=233, routed)         0.640     1.479    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Clk
    SLICE_X19Y176        FDRE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y176        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg[30]/Q
                         net (fo=4, routed)           0.196     1.817    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.shift_datain_reg_n_0_[30]
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.977     0.977    msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.006 r  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=40, routed)          0.915     1.921    msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Dbg_Update
    SLICE_X22Y177        FDCE                                         r  msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.command_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_msys_clk_wiz_0_0
  To Clock:  

Max Delay          1224 Endpoints
Min Delay          1224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.228ns  (logic 0.353ns (2.669%)  route 12.875ns (97.331%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)         12.875    17.833    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.935ns  (logic 0.353ns (2.729%)  route 12.582ns (97.271%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)         12.582    17.540    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.642ns  (logic 0.353ns (2.792%)  route 12.289ns (97.208%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)         12.289    17.247    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y4          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t64_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.592ns  (logic 0.353ns (2.803%)  route 12.239ns (97.197%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)         12.239    17.198    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.560ns  (logic 0.353ns (2.810%)  route 12.207ns (97.190%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)         12.207    17.166    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y1          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.349ns  (logic 0.353ns (2.858%)  route 11.996ns (97.142%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)         11.996    16.954    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y5          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.329ns  (logic 0.384ns (3.115%)  route 11.945ns (96.885%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.384     4.989 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[3]/Q
                         net (fo=64, routed)         11.945    16.934    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t53_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 0.353ns (2.870%)  route 11.946ns (97.130%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)         11.946    16.905    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y3          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t1_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.267ns  (logic 0.353ns (2.878%)  route 11.914ns (97.122%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[4]/Q
                         net (fo=64, routed)         11.914    16.873    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X1Y2          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t26_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.206ns  (logic 0.353ns (2.892%)  route 11.853ns (97.108%))
  Logic Levels:           0  
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.557     4.605    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X72Y180        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.353     4.958 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/addr_reg_reg[8]/Q
                         net (fo=64, routed)         11.853    16.811    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y1          RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t27_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.176ns  (logic 0.186ns (15.814%)  route 0.990ns (84.186%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.468     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y172        LUT3 (Prop_lut3_I1_O)        0.045     0.139 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          0.522     0.662    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.189ns (15.961%)  route 0.995ns (84.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.468     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y172        LUT3 (Prop_lut3_I1_O)        0.048     0.142 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          0.527     0.670    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.260ns  (logic 0.186ns (14.765%)  route 1.074ns (85.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.535     0.162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y174        LUT3 (Prop_lut3_I1_O)        0.045     0.207 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.538     0.745    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.261ns  (logic 0.186ns (14.756%)  route 1.075ns (85.244%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.475     0.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y170        LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          0.600     0.746    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.282ns  (logic 0.186ns (14.506%)  route 1.096ns (85.494%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.468     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y172        LUT3 (Prop_lut3_I1_O)        0.045     0.139 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_9/O
                         net (fo=30, routed)          0.628     0.768    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.290ns  (logic 0.189ns (14.649%)  route 1.101ns (85.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.468     0.094    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y172        LUT3 (Prop_lut3_I1_O)        0.048     0.142 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          0.633     0.776    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.300ns  (logic 0.189ns (14.541%)  route 1.111ns (85.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.535     0.162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y174        LUT3 (Prop_lut3_I1_O)        0.048     0.210 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_7/O
                         net (fo=30, routed)          0.575     0.785    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.322ns  (logic 0.183ns (13.843%)  route 1.139ns (86.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.475     0.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y170        LUT3 (Prop_lut3_I1_O)        0.042     0.143 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_1/O
                         net (fo=31, routed)          0.664     0.807    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[15]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.336ns  (logic 0.186ns (13.926%)  route 1.150ns (86.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.475     0.101    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y170        LUT3 (Prop_lut3_I1_O)        0.045     0.146 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_16/O
                         net (fo=30, routed)          0.675     0.821    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.366ns  (logic 0.186ns (13.619%)  route 1.180ns (86.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.644    -0.515    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/s_axi_aclk
    SLICE_X63Y160        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y160        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_channel_change_alert/data_out_reg_reg[0]/Q
                         net (fo=26, routed)          0.535     0.162    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
    SLICE_X65Y174        LUT3 (Prop_lut3_I1_O)        0.045     0.207 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_15/O
                         net (fo=30, routed)          0.644     0.851    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_msys_clk_wiz_0_0
  To Clock:  

Max Delay           446 Endpoints
Min Delay           446 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_msys_clk_wiz_0_0'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.040ns  (logic 3.488ns (31.596%)  route 7.551ns (68.404%))
  Logic Levels:           3  (BUFG=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 fall edge)
                                                     12.500    12.500 f  
    P17                                               0.000    12.500 f  sys_clock (IN)
                         net (fo=0)                   0.000    12.500    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419    13.919 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    14.984    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957     9.027 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    10.467    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    10.548 f  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.785    12.334    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/clk_serial
    SLICE_X80Y162        LUT6 (Prop_lut6_I5_O)        0.105    12.439 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/scl_INST_0/O
                         net (fo=1, routed)           4.325    16.764    scl_OBUF
    T5                   OBUF (Prop_obuf_I_O)         3.302    20.066 f  scl_OBUF_inst/O
                         net (fo=0)                   0.000    20.066    scl
    T5                                                                f  scl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.158ns  (logic 3.656ns (44.817%)  route 4.502ns (55.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.565    -0.387    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X79Y162        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y162        FDRE (Prop_fdre_C_Q)         0.379    -0.008 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdi_reg_reg/Q
                         net (fo=2, routed)           4.502     4.494    sdi_OBUF
    N5                   OBUF (Prop_obuf_I_O)         3.277     7.771 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000     7.771    sdi
    N5                                                                r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.134ns  (logic 0.601ns (7.389%)  route 7.533ns (92.611%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.871     0.781    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.253     1.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          6.662     7.696    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.879ns  (logic 0.815ns (10.343%)  route 7.064ns (89.657%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    -0.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y175        FDRE (Prop_fdre_C_Q)         0.433    -0.012 f  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[15]/Q
                         net (fo=9, routed)           0.899     0.887    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[15]
    SLICE_X65Y170        LUT3 (Prop_lut3_I0_O)        0.115     1.002 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_1/O
                         net (fo=31, routed)          5.177     6.180    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[3]
    SLICE_X80Y121        LUT4 (Prop_lut4_I2_O)        0.267     6.447 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.988     7.435    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 0.601ns (7.665%)  route 7.240ns (92.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.871     0.781    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.253     1.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          6.369     7.403    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y25         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.841ns  (logic 0.601ns (7.665%)  route 7.240ns (92.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.871     0.781    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.253     1.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          6.369     7.403    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y21         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 0.601ns (7.962%)  route 6.947ns (92.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.871     0.781    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.253     1.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          6.076     7.110    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y24         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.548ns  (logic 0.601ns (7.962%)  route 6.947ns (92.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.514    -0.438    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y169        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y169        FDRE (Prop_fdre_C_Q)         0.348    -0.090 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[6]/Q
                         net (fo=2, routed)           0.871     0.781    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[6]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.253     1.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_10/O
                         net (fo=30, routed)          6.076     7.110    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y22         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.541ns  (logic 0.484ns (6.418%)  route 7.057ns (93.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.508    -0.444    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y176        FDRE (Prop_fdre_C_Q)         0.379    -0.065 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[13]/Q
                         net (fo=2, routed)           0.556     0.491    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[13]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.105     0.596 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          6.501     7.097    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[13]
    RAMB36_X0Y25         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 0.644ns (8.550%)  route 6.888ns (91.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     1.419 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.957    -3.473 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.441    -2.033    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -1.952 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.507    -0.445    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y175        FDRE (Prop_fdre_C_Q)         0.398    -0.047 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[8]/Q
                         net (fo=2, routed)           0.831     0.784    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[8]
    SLICE_X65Y172        LUT3 (Prop_lut3_I2_O)        0.246     1.030 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          6.058     7.088    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y20         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.811ns  (logic 0.186ns (22.929%)  route 0.625ns (77.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/Q
                         net (fo=2, routed)           0.210    -0.174    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[13]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.045    -0.129 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          0.416     0.287    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.186ns (22.271%)  route 0.649ns (77.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[12]/Q
                         net (fo=2, routed)           0.190    -0.194    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[12]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_4/O
                         net (fo=31, routed)          0.459     0.311    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.835ns  (logic 0.186ns (22.264%)  route 0.649ns (77.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[11]/Q
                         net (fo=2, routed)           0.137    -0.246    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[11]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.045    -0.201 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_5/O
                         net (fo=30, routed)          0.512     0.311    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[11]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.853ns  (logic 0.231ns (27.084%)  route 0.622ns (72.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[3]/Q
                         net (fo=2, routed)           0.137    -0.260    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[3]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.103    -0.157 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_13/O
                         net (fo=30, routed)          0.485     0.328    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.877ns  (logic 0.183ns (20.865%)  route 0.694ns (79.135%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.636    -0.523    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y172        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y172        FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[8]/Q
                         net (fo=2, routed)           0.167    -0.215    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[8]
    SLICE_X65Y172        LUT3 (Prop_lut3_I0_O)        0.042    -0.173 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_8/O
                         net (fo=30, routed)          0.527     0.354    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.893ns  (logic 0.226ns (25.304%)  route 0.667ns (74.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[4]/Q
                         net (fo=2, routed)           0.195    -0.202    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[4]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.098    -0.104 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_12/O
                         net (fo=30, routed)          0.472     0.368    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.915ns  (logic 0.186ns (20.324%)  route 0.729ns (79.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.633    -0.526    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y175        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[10]/Q
                         net (fo=2, routed)           0.212    -0.173    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[10]
    SLICE_X65Y176        LUT3 (Prop_lut3_I0_O)        0.045    -0.128 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_6/O
                         net (fo=30, routed)          0.518     0.390    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.917ns  (logic 0.186ns (20.279%)  route 0.731ns (79.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.634    -0.525    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X67Y176        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y176        FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[13]/Q
                         net (fo=2, routed)           0.210    -0.174    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[13]
    SLICE_X65Y176        LUT3 (Prop_lut3_I2_O)        0.045    -0.129 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_3/O
                         net (fo=31, routed)          0.522     0.393    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[13]
    RAMB36_X2Y38         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.928ns  (logic 0.183ns (19.729%)  route 0.745ns (80.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.633    -0.526    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X65Y174        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y174        FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_reg_reg[9]/Q
                         net (fo=2, routed)           0.169    -0.215    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdob_data[9]
    SLICE_X65Y174        LUT3 (Prop_lut3_I0_O)        0.042    -0.173 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_7/O
                         net (fo=30, routed)          0.575     0.402    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.930ns  (logic 0.209ns (22.464%)  route 0.721ns (77.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.696    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.680 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.185    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.159 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.633    -0.526    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/clk_serial
    SLICE_X66Y175        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y175        FDRE (Prop_fdre_C_Q)         0.164    -0.362 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_reg_reg[14]/Q
                         net (fo=2, routed)           0.190    -0.171    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/sdoa_data[14]
    SLICE_X65Y175        LUT3 (Prop_lut3_I2_O)        0.045    -0.126 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/adc_pwm_LUT_16_i_2/O
                         net (fo=31, routed)          0.531     0.405    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/addra[14]
    RAMB36_X2Y37         RAMB36E1                                     r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_msys_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.926ns  (logic 0.081ns (2.768%)  route 2.845ns (97.232%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    P17                                               0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.419     6.419 f  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     7.484    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.957     1.527 f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.441     2.967    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081     3.048 f  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.405     4.453    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_msys_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.750ns  (logic 0.077ns (2.800%)  route 2.673ns (97.200%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clkfbout_msys_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.300    -0.986    msys_i/clk_wiz_0/inst/clkfbout_buf_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_msys_clk_wiz_0_0

Max Delay           177 Endpoints
Min Delay           177 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t30_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        33.319ns  (logic 4.093ns (12.284%)  route 29.226ns (87.716%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT6=4 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y29         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t30_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t30_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         0.851     2.976    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t30_lut_n_11
    SLICE_X7Y146         LUT1 (Prop_lut1_I0_O)        0.105     3.081 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_50/O
                         net (fo=1, routed)           0.339     3.420    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_50_n_0
    SLICE_X8Y146         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417     3.837 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_21/O[0]
                         net (fo=626, routed)        24.963    28.800    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_21_n_7
    SLICE_X26Y10         LUT6 (Prop_lut6_I2_O)        0.238    29.038 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_944/O
                         net (fo=1, routed)           0.000    29.038    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_944_n_0
    SLICE_X26Y10         MUXF7 (Prop_muxf7_I0_O)      0.199    29.237 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_550/O
                         net (fo=1, routed)           0.000    29.237    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_550_n_0
    SLICE_X26Y10         MUXF8 (Prop_muxf8_I0_O)      0.085    29.322 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_241/O
                         net (fo=1, routed)           0.700    30.022    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_241_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I1_O)        0.264    30.286 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_101/O
                         net (fo=1, routed)           0.000    30.286    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_101_n_0
    SLICE_X24Y17         MUXF7 (Prop_muxf7_I1_O)      0.206    30.492 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_42/O
                         net (fo=1, routed)           0.000    30.492    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_42_n_0
    SLICE_X24Y17         MUXF8 (Prop_muxf8_I0_O)      0.085    30.577 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_17/O
                         net (fo=1, routed)           2.114    32.691    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[30]_i_17_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.264    32.955 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_5/O
                         net (fo=1, routed)           0.258    33.214    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_5_n_0
    SLICE_X47Y78         LUT6 (Prop_lut6_I5_O)        0.105    33.319 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    33.319    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[30]
    SLICE_X47Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.252    -1.034    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X47Y78         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[30]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t2_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        29.517ns  (logic 4.092ns (13.863%)  route 25.425ns (86.137%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT6=4 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y4          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t2_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t2_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.505     3.630    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t2_lut_n_11
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.105     3.735 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_50/O
                         net (fo=1, routed)           0.414     4.148    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_50_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417     4.565 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_21/O[0]
                         net (fo=626, routed)        20.046    24.612    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_21_n_7
    SLICE_X22Y151        LUT6 (Prop_lut6_I2_O)        0.238    24.850 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_825/O
                         net (fo=1, routed)           0.000    24.850    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_825_n_0
    SLICE_X22Y151        MUXF7 (Prop_muxf7_I1_O)      0.206    25.056 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_490/O
                         net (fo=1, routed)           0.000    25.056    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_490_n_0
    SLICE_X22Y151        MUXF8 (Prop_muxf8_I0_O)      0.085    25.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_211/O
                         net (fo=1, routed)           1.073    26.214    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_211_n_0
    SLICE_X50Y147        LUT6 (Prop_lut6_I5_O)        0.264    26.478 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_93/O
                         net (fo=1, routed)           0.000    26.478    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_93_n_0
    SLICE_X50Y147        MUXF7 (Prop_muxf7_I1_O)      0.206    26.684 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_38/O
                         net (fo=1, routed)           0.000    26.684    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_38_n_0
    SLICE_X50Y147        MUXF8 (Prop_muxf8_I0_O)      0.082    26.766 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_15/O
                         net (fo=1, routed)           1.810    28.576    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[2]_i_15_n_0
    SLICE_X52Y69         LUT6 (Prop_lut6_I3_O)        0.259    28.835 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_4/O
                         net (fo=1, routed)           0.577    29.412    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_4_n_0
    SLICE_X52Y72         LUT6 (Prop_lut6_I3_O)        0.105    29.517 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    29.517    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[2]
    SLICE_X52Y72         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.246    -1.040    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X52Y72         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[2]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t55_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        28.679ns  (logic 4.007ns (13.972%)  route 24.672ns (86.028%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT6=5 MUXF7=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y28         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t55_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y28         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t55_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         1.786     3.911    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t55_lut_n_11
    SLICE_X60Y138        LUT1 (Prop_lut1_I0_O)        0.105     4.016 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_59/O
                         net (fo=1, routed)           0.798     4.814    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_59_n_0
    SLICE_X62Y140        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.417     5.231 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_22/O[0]
                         net (fo=626, routed)        19.078    24.309    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_22_n_7
    SLICE_X47Y73         LUT6 (Prop_lut6_I2_O)        0.238    24.547 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_551/O
                         net (fo=1, routed)           0.000    24.547    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_551_n_0
    SLICE_X47Y73         MUXF7 (Prop_muxf7_I1_O)      0.206    24.753 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_233/O
                         net (fo=1, routed)           0.653    25.406    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_233_n_0
    SLICE_X47Y71         LUT6 (Prop_lut6_I1_O)        0.250    25.656 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_95/O
                         net (fo=1, routed)           0.000    25.656    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_95_n_0
    SLICE_X47Y71         MUXF7 (Prop_muxf7_I1_O)      0.206    25.862 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_40/O
                         net (fo=1, routed)           1.110    26.972    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[55]_i_40_n_0
    SLICE_X28Y76         LUT6 (Prop_lut6_I1_O)        0.250    27.222 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_15/O
                         net (fo=1, routed)           0.934    28.156    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_15_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I5_O)        0.105    28.261 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_4/O
                         net (fo=1, routed)           0.313    28.574    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_4_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I1_O)        0.105    28.679 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[55]_i_1_comp/O
                         net (fo=1, routed)           0.000    28.679    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[55]
    SLICE_X43Y86         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.264    -1.022    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X43Y86         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[55]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t39_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.876ns  (logic 4.128ns (14.809%)  route 23.748ns (85.191%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y32         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t39_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y32         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t39_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         0.837     2.962    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t39_lut_n_11
    SLICE_X63Y160        LUT1 (Prop_lut1_I0_O)        0.105     3.067 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_59/O
                         net (fo=1, routed)           0.310     3.377    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_59_n_0
    SLICE_X62Y160        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.506     3.883 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_22/O[1]
                         net (fo=313, routed)        20.411    24.294    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_22_n_6
    SLICE_X54Y93         MUXF7 (Prop_muxf7_S_O)       0.399    24.693 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_474/O
                         net (fo=1, routed)           0.000    24.693    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_474_n_0
    SLICE_X54Y93         MUXF8 (Prop_muxf8_I0_O)      0.082    24.775 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_195/O
                         net (fo=1, routed)           0.661    25.436    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_195_n_0
    SLICE_X56Y91         LUT6 (Prop_lut6_I5_O)        0.259    25.695 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_85/O
                         net (fo=1, routed)           0.000    25.695    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_85_n_0
    SLICE_X56Y91         MUXF7 (Prop_muxf7_I1_O)      0.206    25.901 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_35/O
                         net (fo=1, routed)           0.000    25.901    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_35_n_0
    SLICE_X56Y91         MUXF8 (Prop_muxf8_I0_O)      0.082    25.983 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_13/O
                         net (fo=1, routed)           0.938    26.921    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[39]_i_13_n_0
    SLICE_X34Y80         LUT6 (Prop_lut6_I1_O)        0.259    27.180 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_4/O
                         net (fo=1, routed)           0.591    27.771    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_4_n_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I2_O)        0.105    27.876 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[39]_i_1/O
                         net (fo=1, routed)           0.000    27.876    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__0[39]
    SLICE_X34Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.259    -1.027    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X34Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[39]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t48_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.259ns  (logic 3.385ns (12.418%)  route 23.874ns (87.582%))
  Logic Levels:           9  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t48_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X1Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t48_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)        20.623    22.748    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t48_lut_n_11
    SLICE_X64Y29         LUT6 (Prop_lut6_I4_O)        0.105    22.853 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_1166/O
                         net (fo=1, routed)           0.000    22.853    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_1166_n_0
    SLICE_X64Y29         MUXF7 (Prop_muxf7_I1_O)      0.182    23.035 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_656/O
                         net (fo=1, routed)           0.000    23.035    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_656_n_0
    SLICE_X64Y29         MUXF8 (Prop_muxf8_I1_O)      0.079    23.114 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_289/O
                         net (fo=1, routed)           0.861    23.975    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_289_n_0
    SLICE_X67Y19         LUT6 (Prop_lut6_I3_O)        0.264    24.239 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_106/O
                         net (fo=1, routed)           0.000    24.239    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_106_n_0
    SLICE_X67Y19         MUXF7 (Prop_muxf7_I1_O)      0.182    24.421 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_47/O
                         net (fo=1, routed)           0.000    24.421    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_47_n_0
    SLICE_X67Y19         MUXF8 (Prop_muxf8_I1_O)      0.079    24.500 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_18/O
                         net (fo=1, routed)           2.044    26.544    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[48]_i_18_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I5_O)        0.264    26.808 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_5/O
                         net (fo=1, routed)           0.346    27.154    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_5_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.105    27.259 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[48]_i_1/O
                         net (fo=1, routed)           0.000    27.259    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_54
    SLICE_X51Y86         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.258    -1.028    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X51Y86         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[48]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        27.182ns  (logic 4.043ns (14.874%)  route 23.139ns (85.126%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=740, routed)         0.984     3.109    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t42_lut_n_11
    SLICE_X75Y43         LUT1 (Prop_lut1_I0_O)        0.105     3.214 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_47/O
                         net (fo=1, routed)           0.543     3.756    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_47_n_0
    SLICE_X72Y43         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     4.148 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_20/O[0]
                         net (fo=626, routed)        18.008    22.156    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_20_n_7
    SLICE_X70Y145        LUT6 (Prop_lut6_I2_O)        0.249    22.405 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_589/O
                         net (fo=1, routed)           0.000    22.405    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_589_n_0
    SLICE_X70Y145        MUXF7 (Prop_muxf7_I0_O)      0.201    22.606 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_255/O
                         net (fo=1, routed)           0.000    22.606    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_255_n_0
    SLICE_X70Y145        MUXF8 (Prop_muxf8_I0_O)      0.082    22.688 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_106/O
                         net (fo=1, routed)           1.087    23.775    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_106_n_0
    SLICE_X65Y128        LUT6 (Prop_lut6_I5_O)        0.259    24.034 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_46/O
                         net (fo=1, routed)           0.000    24.034    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_46_n_0
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I1_O)      0.182    24.216 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_19/O
                         net (fo=1, routed)           0.000    24.216    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_19_n_0
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I1_O)      0.079    24.295 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_6/O
                         net (fo=1, routed)           1.389    25.684    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[42]_i_6_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I0_O)        0.264    25.948 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_2/O
                         net (fo=1, routed)           1.129    27.077    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_2_n_0
    SLICE_X33Y79         LUT5 (Prop_lut5_I0_O)        0.105    27.182 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[42]_i_1/O
                         net (fo=1, routed)           0.000    27.182    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[42]
    SLICE_X33Y79         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.262    -1.024    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X33Y79         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[42]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.858ns  (logic 4.039ns (15.038%)  route 22.819ns (84.962%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y13         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X3Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         0.794     2.919    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t51_lut_n_11
    SLICE_X79Y67         LUT1 (Prop_lut1_I0_O)        0.105     3.024 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_62/O
                         net (fo=1, routed)           0.414     3.438    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_62_n_0
    SLICE_X81Y67         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     3.830 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_23/O[0]
                         net (fo=626, routed)        18.074    21.904    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_23_n_7
    SLICE_X54Y162        LUT6 (Prop_lut6_I2_O)        0.249    22.153 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_887/O
                         net (fo=1, routed)           0.000    22.153    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_887_n_0
    SLICE_X54Y162        MUXF7 (Prop_muxf7_I0_O)      0.201    22.354 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_453/O
                         net (fo=1, routed)           0.000    22.354    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_453_n_0
    SLICE_X54Y162        MUXF8 (Prop_muxf8_I0_O)      0.082    22.436 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_188/O
                         net (fo=1, routed)           1.113    23.550    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_188_n_0
    SLICE_X48Y154        LUT6 (Prop_lut6_I1_O)        0.259    23.809 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_81/O
                         net (fo=1, routed)           0.000    23.809    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_81_n_0
    SLICE_X48Y154        MUXF7 (Prop_muxf7_I0_O)      0.178    23.987 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_35/O
                         net (fo=1, routed)           0.000    23.987    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_35_n_0
    SLICE_X48Y154        MUXF8 (Prop_muxf8_I1_O)      0.079    24.066 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_13/O
                         net (fo=1, routed)           2.103    26.169    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[51]_i_13_n_0
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.264    26.433 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_4/O
                         net (fo=1, routed)           0.321    26.753    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_4_n_0
    SLICE_X53Y77         LUT5 (Prop_lut5_I2_O)        0.105    26.858 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    26.858    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_59
    SLICE_X53Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.246    -1.040    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X53Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[51]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t46_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.666ns  (logic 4.112ns (15.420%)  route 22.554ns (84.580%))
  Logic Levels:           10  (CARRY4=1 LUT1=1 LUT5=1 LUT6=2 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y36         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t46_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X2Y36         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t46_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         0.812     2.937    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t46_lut_n_11
    SLICE_X73Y177        LUT1 (Prop_lut1_I0_O)        0.105     3.042 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_62/O
                         net (fo=1, routed)           0.291     3.333    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_62_n_0
    SLICE_X72Y177        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.482     3.815 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_23/O[1]
                         net (fo=313, routed)        18.626    22.441    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_23_n_6
    SLICE_X75Y35         MUXF7 (Prop_muxf7_S_O)       0.391    22.832 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_575/O
                         net (fo=1, routed)           0.000    22.832    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_575_n_0
    SLICE_X75Y35         MUXF8 (Prop_muxf8_I0_O)      0.085    22.917 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_249/O
                         net (fo=1, routed)           0.731    23.648    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_249_n_0
    SLICE_X71Y36         LUT6 (Prop_lut6_I3_O)        0.264    23.912 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_96/O
                         net (fo=1, routed)           0.000    23.912    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_96_n_0
    SLICE_X71Y36         MUXF7 (Prop_muxf7_I1_O)      0.206    24.118 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_42/O
                         net (fo=1, routed)           0.000    24.118    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_42_n_0
    SLICE_X71Y36         MUXF8 (Prop_muxf8_I0_O)      0.085    24.203 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_16/O
                         net (fo=1, routed)           1.631    25.834    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[46]_i_16_n_0
    SLICE_X49Y75         LUT6 (Prop_lut6_I1_O)        0.264    26.098 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_5/O
                         net (fo=1, routed)           0.463    26.561    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_5_n_0
    SLICE_X49Y77         LUT5 (Prop_lut5_I4_O)        0.105    26.666 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[46]_i_1/O
                         net (fo=1, routed)           0.000    26.666    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT_n_55
    SLICE_X49Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.252    -1.034    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X49Y77         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[46]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.464ns  (logic 4.035ns (15.247%)  route 22.429ns (84.753%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X3Y29         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=627, routed)         0.945     3.070    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t14_lut_n_11
    SLICE_X83Y145        LUT1 (Prop_lut1_I0_O)        0.105     3.175 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_56/O
                         net (fo=1, routed)           0.148     3.323    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_56_n_0
    SLICE_X82Y145        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     3.715 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_23/O[0]
                         net (fo=626, routed)        18.235    21.951    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_23_n_7
    SLICE_X78Y10         LUT6 (Prop_lut6_I2_O)        0.249    22.200 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1104/O
                         net (fo=1, routed)           0.000    22.200    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1104_n_0
    SLICE_X78Y10         MUXF7 (Prop_muxf7_I1_O)      0.178    22.378 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_622/O
                         net (fo=1, routed)           0.000    22.378    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_622_n_0
    SLICE_X78Y10         MUXF8 (Prop_muxf8_I1_O)      0.074    22.452 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_269/O
                         net (fo=1, routed)           0.901    23.353    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_269_n_0
    SLICE_X77Y29         LUT6 (Prop_lut6_I0_O)        0.259    23.612 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_97/O
                         net (fo=1, routed)           0.000    23.612    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_97_n_0
    SLICE_X77Y29         MUXF7 (Prop_muxf7_I0_O)      0.199    23.811 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_46/O
                         net (fo=1, routed)           0.000    23.811    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_46_n_0
    SLICE_X77Y29         MUXF8 (Prop_muxf8_I0_O)      0.085    23.896 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_18/O
                         net (fo=1, routed)           1.429    25.325    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[14]_i_18_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.264    25.589 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_5/O
                         net (fo=1, routed)           0.770    26.359    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.105    26.464 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    26.464    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next[14]
    SLICE_X49Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.249    -1.037    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X49Y75         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[14]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        26.412ns  (logic 4.325ns (16.375%)  route 22.087ns (83.625%))
  Logic Levels:           11  (CARRY4=1 LUT1=1 LUT6=3 MUXF7=3 MUXF8=2 RAMB36E1=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1                     0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     2.125 f  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/t5_lut/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1188, routed)        2.375     4.500    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/out5[0]
    SLICE_X4Y30          LUT1 (Prop_lut1_I0_O)        0.105     4.605 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_46/O
                         net (fo=1, routed)           0.264     4.869    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/p_0_out__0[0]
    SLICE_X5Y28          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.392     5.261 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_17/O[0]
                         net (fo=626, routed)        16.352    21.613    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_17_n_7
    SLICE_X10Y146        MUXF7 (Prop_muxf7_S_O)       0.385    21.998 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_833/O
                         net (fo=1, routed)           0.000    21.998    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_833_n_0
    SLICE_X10Y146        MUXF8 (Prop_muxf8_I1_O)      0.074    22.072 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_378/O
                         net (fo=1, routed)           0.889    22.961    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_378_n_0
    SLICE_X31Y141        LUT6 (Prop_lut6_I3_O)        0.259    23.220 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_173/O
                         net (fo=1, routed)           0.000    23.220    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_173_n_0
    SLICE_X31Y141        MUXF7 (Prop_muxf7_I1_O)      0.206    23.426 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_74/O
                         net (fo=1, routed)           0.000    23.426    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_74_n_0
    SLICE_X31Y141        MUXF8 (Prop_muxf8_I0_O)      0.085    23.511 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_32/O
                         net (fo=1, routed)           1.855    25.367    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_32_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I1_O)        0.264    25.631 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_13/O
                         net (fo=1, routed)           0.000    25.631    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_13_n_0
    SLICE_X44Y64         MUXF7 (Prop_muxf7_I0_O)      0.178    25.809 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_4/O
                         net (fo=1, routed)           0.352    26.160    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg_reg[5]_i_4_n_0
    SLICE_X44Y64         LUT6 (Prop_lut6_I3_O)        0.252    26.412 r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/timeDelays_LUT/pwm_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    26.412    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_next__1[5]
    SLICE_X44Y64         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        1.263    -1.023    msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/s_axi_aclk
    SLICE_X44Y64         FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/pwm_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi_flash_io0_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.247ns  (logic 0.247ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  spi_flash_io0_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io0_iobuf/IO
    K17                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  spi_flash_io0_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.247    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.869    -0.800    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y98         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io3_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.249ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  spi_flash_io3_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io3_iobuf/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.249     0.249 r  spi_flash_io3_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.249    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io3_i
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.868    -0.801    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y95         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO3_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io2_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.251ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  spi_flash_io2_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io2_iobuf/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.251     0.251 r  spi_flash_io2_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.251    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io2_i
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.868    -0.801    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y96         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO2_I_REG/C

Slack:                    inf
  Source:                 spi_flash_io1_io
                            (input port)
  Destination:            msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.257ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  spi_flash_io1_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    spi_flash_io1_iobuf/IO
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  spi_flash_io1_iobuf/IBUF/O
                         net (fo=1, routed)           0.000     0.257    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io1_i
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.869    -0.800    msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X0Y97         FDRE                                         r  msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C

Slack:                    inf
  Source:                 esp32_mosi
                            (input port)
  Destination:            msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.263ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A1                                                0.000     0.000 r  esp32_mosi (IN)
                         net (fo=0)                   0.000     0.000    esp32_mosi
    A1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  esp32_mosi_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.263    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/io0_i
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.865    -0.804    msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/ext_spi_clk
    ILOGIC_X1Y131        FDRE                                         r  msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.221ns (59.176%)  route 0.152ns (40.824%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.152     0.293    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X73Y128        MUXF8 (Prop_muxf8_S_O)       0.080     0.373 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     0.373    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/D[7]
    SLICE_X73Y128        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.850    -0.818    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X73Y128        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[7]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.415ns  (logic 0.280ns (67.526%)  route 0.135ns (32.474%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.135     0.276    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y126        LUT6 (Prop_lut6_I4_O)        0.045     0.321 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     0.321    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X72Y126        MUXF7 (Prop_muxf7_I0_O)      0.071     0.392 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.392    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X72Y126        MUXF8 (Prop_muxf8_I0_O)      0.023     0.415 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.415    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/D[0]
    SLICE_X72Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.847    -0.821    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X72Y126        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[0]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.222ns (50.200%)  route 0.220ns (49.800%))
  Logic Levels:           2  (FDRE=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y127        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
    SLICE_X73Y127        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=9, routed)           0.220     0.361    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X74Y128        MUXF8 (Prop_muxf8_S_O)       0.081     0.442 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.442    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/D[5]
    SLICE_X74Y128        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.854    -0.815    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X74Y128        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[5]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.283ns (58.450%)  route 0.201ns (41.550%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.201     0.342    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X73Y125        LUT6 (Prop_lut6_I4_O)        0.045     0.387 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.387    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_4_n_0
    SLICE_X73Y125        MUXF7 (Prop_muxf7_I1_O)      0.074     0.461 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.461    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X73Y125        MUXF8 (Prop_muxf8_I0_O)      0.023     0.484 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.484    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/D[4]
    SLICE_X73Y125        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.846    -0.822    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X73Y125        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[4]/C

Slack:                    inf
  Source:                 msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_msys_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.498ns  (logic 0.283ns (56.823%)  route 0.215ns (43.177%))
  Logic Levels:           4  (FDRE=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE                         0.000     0.000 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=36, routed)          0.215     0.356    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X72Y125        LUT6 (Prop_lut6_I4_O)        0.045     0.401 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.401    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_4_n_0
    SLICE_X72Y125        MUXF7 (Prop_muxf7_I1_O)      0.074     0.475 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     0.475    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X72Y125        MUXF8 (Prop_muxf8_I0_O)      0.023     0.498 r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_pwm_LUT_16/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.498    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/D[2]
    SLICE_X72Y125        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out1_msys_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=9743, routed)        0.846    -0.822    msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/s_axi_aclk
    SLICE_X72Y125        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/comp_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_msys_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.490ns  (logic 1.444ns (32.169%)  route 3.046ns (67.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         1.444     1.444 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           3.046     4.490    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X73Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.444    -0.842    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X73Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.445ns (33.955%)  route 2.810ns (66.045%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         1.445     1.445 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           2.810     4.255    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X72Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.353     1.353 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004     2.357    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.093    -3.737 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.374    -2.363    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -2.286 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          1.444    -0.842    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X72Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdob
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.675ns  (logic 0.281ns (16.786%)  route 1.394ns (83.214%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V1                                                0.000     0.000 r  sdob (IN)
                         net (fo=0)                   0.000     0.000    sdob
    V1                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdob_IBUF_inst/O
                         net (fo=1, routed)           1.394     1.675    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/sdob
    SLICE_X72Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.935    -0.734    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/clk_serial
    SLICE_X72Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdob/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 sdoa
                            (input port)
  Destination:            msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_msys_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.813ns  (logic 0.281ns (15.501%)  route 1.532ns (84.499%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sdoa (IN)
                         net (fo=0)                   0.000     0.000    sdoa
    V2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  sdoa_IBUF_inst/O
                         net (fo=1, routed)           1.532     1.813    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/sdoa
    SLICE_X73Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_msys_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    msys_i/clk_wiz_0/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.444     0.444 r  msys_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.924    msys_i/clk_wiz_0/inst/clk_in1_msys_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.237 r  msys_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.698    msys_i/clk_wiz_0/inst/clk_out2_msys_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.669 r  msys_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=89, routed)          0.935    -0.734    msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/clk_serial
    SLICE_X73Y166        FDRE                                         r  msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/shift_reg_reg[0]/C





