read -sv run_verilog_mid/adder_32b_11_71_f60213ec65acc7bc5b9726da80de771d.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_11_71_f60213ec65acc7bc5b9726da80de771d_yosys.v
