

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet'
================================================================
* Date:           Mon Jul 15 09:46:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        teste_hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2_fu_194  |finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_26_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    123|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    3|    1675|   2101|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    875|    -|
|Register         |        -|    -|     470|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        4|    3|    2145|   3099|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    1|       2|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                    Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                          |control_s_axi                                 |        0|   0|  304|  504|    0|
    |grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2_fu_194  |finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2  |        0|   0|  541|  843|    0|
    |gmem_m_axi_U                                             |gmem_m_axi                                    |        4|   0|  830|  734|    0|
    |mul_32s_30ns_32_1_1_U6                                   |mul_32s_30ns_32_1_1                           |        0|   3|    0|   20|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                              |        4|   3| 1675| 2101|    0|
    +---------------------------------------------------------+----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                               Variable Name                               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |address_fu_292_p2                                                          |         +|   0|  0|  39|          32|          32|
    |img_idx_2_fu_281_p2                                                        |         +|   0|  0|  39|          32|           1|
    |grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2_fu_194_out_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_276_p2                                                        |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state1                                                            |        or|   0|  0|   2|           1|           1|
    |ap_block_state144                                                          |        or|   0|  0|   2|           1|           1|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                      |          |   0|  0| 123|          99|          68|
    +---------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  780|        146|    1|        146|
    |ap_done                |    9|          2|    1|          2|
    |gmem_ARVALID           |    9|          2|    1|          2|
    |gmem_RREADY            |    9|          2|    1|          2|
    |gmem_WDATA             |   14|          3|   32|         96|
    |gmem_blk_n_AW          |    9|          2|    1|          2|
    |gmem_blk_n_B           |    9|          2|    1|          2|
    |gmem_blk_n_W           |    9|          2|    1|          2|
    |img_idx_fu_120         |    9|          2|   32|         64|
    |in_stream_TDATA_blk_n  |    9|          2|    1|          2|
    |predicted_index        |    9|          2|    8|         16|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  875|        167|   80|        336|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |                                 Name                                 |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |address_reg_343                                                       |   32|   0|   32|          0|
    |ap_CS_fsm                                                             |  145|   0|  145|          0|
    |ap_done_reg                                                           |    1|   0|    1|          0|
    |ap_rst_n_inv                                                          |    1|   0|    1|          0|
    |ap_rst_reg_1                                                          |    1|   0|    1|          0|
    |ap_rst_reg_2                                                          |    1|   0|    1|          0|
    |div1_cast_reg_318                                                     |   30|   0|   32|          2|
    |div_cast_reg_313                                                      |   30|   0|   32|          2|
    |ext_mem_read_reg_308                                                  |   64|   0|   64|          0|
    |gmem_addr_reg_328                                                     |   64|   0|   64|          0|
    |grp_finn_feeder_chiplet_Pipeline_VITIS_LOOP_34_2_fu_194_ap_start_reg  |    1|   0|    1|          0|
    |img_idx_fu_120                                                        |   32|   0|   32|          0|
    |mul_ln32_reg_338                                                      |   32|   0|   32|          0|
    |predicted_index_preg                                                  |    8|   0|    8|          0|
    |tmp_reg_323                                                           |   28|   0|   28|          0|
    +----------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                 |  470|   0|  474|          4|
    +----------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+---------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |    Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+---------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|              control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|              control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|              control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|              control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|              control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|              control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|              control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|              control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|              control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  finn_feeder_chiplet|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  finn_feeder_chiplet|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  finn_feeder_chiplet|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                 gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                 gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                 gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                 gmem|       pointer|
|out_stream_TDATA       |  out|  128|           axis|  out_stream_V_data_V|       pointer|
|out_stream_TVALID      |  out|    1|           axis|  out_stream_V_data_V|       pointer|
|out_stream_TREADY      |   in|    1|           axis|  out_stream_V_data_V|       pointer|
|in_stream_TDATA        |   in|    8|           axis|   in_stream_V_data_V|       pointer|
|in_stream_TVALID       |   in|    1|           axis|   in_stream_V_data_V|       pointer|
|in_stream_TREADY       |  out|    1|           axis|   in_stream_V_data_V|       pointer|
+-----------------------+-----+-----+---------------+---------------------+--------------+

