_: &default
  env: RVTEST_RV64UV
  head: |
    #undef EXTRA_INIT
    #define EXTRA_INIT                               \
      /* Set up a PMP to permit all accesses */      \
      li t0, 0xd8000000;                       \
      srli t0, t0, 2;                                \
      csrw pmpaddr0, t0;                             \
      li t0, PMP_TOR | PMP_R | PMP_W | PMP_X;        \
      csrw pmpcfg0, t0;                               
    #include "exception.h"
    #include "test_macros_v.h"

  templates:
    # FIXME add vl = 0
    # FIXME use whole vreg store 
    test_basic_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;
        
        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_vlm_basic_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;

        li a0, {vlen} * 8 / 8;
        vsetvli t0, a0, e8, m8, ta, mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        {name} v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/8), 1, 0;
        .popsection
    # FIXME merge fllowing two template
    test_eew_neq_sew_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;
        
        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_vlm_eew_lt_sew_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;
        
        li a0, {vlen}*8/8;
        vsetvli t0, a0, e8,m8,ta,mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        {name} v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/8), 1, 0;
        .popsection
    
    test_vstart_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;

        li a0, {vlen} * 8 / {eew};
        vsetvli t0, a0, e{eew}, m8, ta, mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        vle{eew}.v v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_vlm_vstart_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;

        li a0, {vlen} * 8 / 8;
        vsetvli t0, a0, e8, m8, ta, mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        {name} v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/8), 1, 0;
        .popsection
    
    test_tu_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        li a0, {vl};
        la a1, {rs1_data};
        la a2, {origin_data};
        la a3, test_{num}_data;

        vl8re{eew}.v v8, (a2)

        vsetvli t0, a0, e{sew},m{lmul},tu,mu;
        vle{eew}.v v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection
    # FIXME whether support misalign load should be in target yml
    test_misalign_without_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        la a1, {rs1_data};
        addi a1, a1, {offset};
        la a3, test_{num}_data;

        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m{lmul},ta,mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        vs8r.v v8, (a3);
      test_{num}_end:
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection
      

    test_regression_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;

        li a0, {vlen} * 8 / {eew};
        vsetvli t0, a0, e{eew}, m8, ta, mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        vle{eew}.v v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew}/8), 0;
        .popsection

    test_vlm_regression_without_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a3, test_{num}_data;

        li a0, {vlen} * 8 / 8;
        vsetvli t0, a0, e8, m8, ta, mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        {name} v8, (a1);

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/8), 1, 0;
        .popsection

    test_basic_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        la a1, {rs1_data};
        la a4, {mask_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        li a0, {vlen}*8/{eew};
        vsetvli t1, a0, e{eew},m8,ta,mu;
        vsub.vv v8, v8, v8

        li a0, {vl};
        vsetvli t1, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1), v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_eew_neq_sew_with_mask: |
      test_{num}:
        li TESTNUM, {num};

        la a1, {rs1_data};
        la a4, {mask_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m8,ta,mu
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t1, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1), v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_vstart_with_mask: |
      test_{num}:
        li TESTNUM, {num};

        la a1, {rs1_data};
        la a4, {mask_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m8,ta,mu
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t1, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        vle{eew}.v v8, (a1), v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    # FIXME fix tu,ta
    test_tu_with_mask: |
      test_{num}:
        li TESTNUM, {num};
        li a0, {vl};
        la a1, {rs1_data};
        la a4, {mask_data};
        la a2, {origin_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        vl8re{eew}.v v8, (a2)

        vsetvli t1, a0, e{sew},m{lmul},tu,mu;
        vle{eew}.v v8, (a1), v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_misalign_with_mask: |
      test_{num}:
        li t0, CAUSE_MISALIGNED_LOAD;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);

        li TESTNUM, {num};
        la a1, {rs1_data};
        addi a1, a1, {offset};
        la a4, {mask_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        li a0, {vlen}*8/{eew};
        vsetvli t1, a0, e{eew},m{lmul},ta,mu;
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t1, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1), v0.t;
        li a4, {isExcept}
        beqz a4, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        csrr a0, vstart;
        beqz a0, 22f;
        la a1, fail; 
        jalr x0, 0(a1);
      22:
        vs8r.v v8, (a3);
      test_{num}_end:
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection
    
    test_regression_with_mask: |
      test_{num}:
        li TESTNUM, {num};

        la a1, {rs1_data};
        la a4, {mask_data};
        la a3, test_{num}_data;

        li t3, ({vl}+7)/8;
        vsetvli t0, t3, e8,m1,ta,mu;
        vle8.v v0, (a4);

        li a0, {vlen}*8/{eew};
        vsetvli t0, a0, e{eew},m8,ta,mu
        vsub.vv v8, v8, v8;

        li a0, {vl};
        vsetvli t1, a0, e{sew},m{lmul},ta,mu;
        li a2, {start};
        csrw vstart, a2;
        vle{eew}.v v8, (a1), v0.t;

        csrr a0, vstart;
        beqz a0, 11f;
        la a1, fail; 
        jalr x0, 0(a1);
      11:
        vs8r.v v8, (a3);
        .pushsection .data, 1;
        .balign 1
      test_{num}_data:
        .fill ({vlen}*8/{eew}), ({eew} / 8), 0;
        .popsection

    test_exception_vreg_misalign_with_lmul: |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v3, (a1);
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    test_exception_invalid_sew : |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    # FIXME replace except num of macro 
    test_exception_invalid_emul: |
      test_{num}:
        li t0, CAUSE_ILLEGAL_INSTRUCTION;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        la a1, {rs1_data}
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:

    test_exception_invalid_addr: |
      test_{num}:
        li t0, CAUSE_LOAD_ACCESS;
        la t1, _expected_cause;
        sw t0, 0(t1);
        la t0, test_{num}_end;
        la t1, _restore_addr;
        sd t0, 0(t1);
        li TESTNUM, {num};

        li a0, {vl};
        li a1, {addr};
        vsetvli t0, a0, e{sew},m{lmul},ta,mu;
        vle{eew}.v v8, (a1);
        la a1, fail; 
        jalr x0, 0(a1);
      test_{num}_end:
  rule: co_verification      
  rule_params:
    test_basic_without_mask: np.array_equal(result, golden)
    test_vlm_basic_without_mask: np.array_equal(result, golden)
    test_eew_neq_sew_without_mask: np.array_equal(result, golden)
    test_vlm_eew_lt_sew_without_mask: np.array_equal(result, golden)
    test_vstart_without_mask: np.array_equal(result, golden)
    test_vlm_vstart_without_mask: np.array_equal(result, golden)
    test_tu_without_mask: np.array_equal(result, golden)
    test_misalign_without_mask: np.array_equal(result, golden)
    test_regression_without_mask: np.array_equal(result, golden)
    test_vlm_regression_without_mask: np.array_equal(result, golden)
    test_basic_with_mask: np.array_equal(result, golden)
    test_eew_neq_sew_with_mask: np.array_equal(result, golden)
    test_vstart_with_mask: np.array_equal(result, golden)
    test_tu_with_mask: np.array_equal(result, golden)
    test_misalign_with_mask: np.array_equal(result, golden)
    test_regression_with_mask: np.array_equal(result, golden)


vlex_v:
  <<: *default
  basic_cases:
    test_basic_without_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)+[0]
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew)) if vl != 0 else np.array([0], dtype=bits_to_dtype_uint(eew))
    
    test_basic_with_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))


  random_cases:
    test_regression_without_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : vector_sew_list_random(elen)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls_random(lmul, sew, eew, vlen)
        start: vector_vstart_list_random(vl)
        rs1 : np.random.uniform(0, 2**eew, vl).astype(bits_to_dtype_uint(eew))

    test_regression_with_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : vector_sew_list_random(elen)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls_random(lmul, sew, eew, vlen)
        start: vector_vstart_list_random(vl)
        mask: vector_mask_array_random(vl)
        rs1 : np.random.uniform(0, 2**eew, vl).astype(bits_to_dtype_uint(eew))


  cases:
    test_eew_neq_sew_without_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : vector_sew_list_neq_eew(eew)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
    
    test_tu_without_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        origin: np.random.uniform(0, 2**eew, int(vlen*8/eew)).astype(bits_to_dtype_uint(eew))
        rs1 :  np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
    
    test_vstart_without_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        start: vector_vstart_list_linspace(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_misalign_without_mask:
      matrix:
        isExcept: 1
        vlen: vlen
        eew : [16, elen]
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, eew, sew, vlen)
        offset: np.random.randint(1, eew//8)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_eew_neq_sew_with_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : vector_sew_list_neq_eew(eew)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_vstart_with_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        start: vector_vstart_list_linspace(vl)
        mask: vector_mask_array_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
    
    test_tu_with_mask:
      matrix:
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        origin: np.random.uniform(0, 2**eew, int(vlen*8/eew)).astype(bits_to_dtype_uint(eew))
        mask: vector_mask_array_random(vl)
        rs1 :  np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_misalign_with_mask:
      matrix:
        isExcept: 1
        vlen: vlen
        eew : [16, elen]
        sew : eew
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        mask: vector_mask_array_random(vl)*2+1
        offset: np.random.randint(1, int(eew/8))
        rs1 :  np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_exception_vreg_misalign_with_lmul:
      matrix:
        isExcept: 1
        vlen: vlen
        eew : vector_sew_list(elen)
        sew : eew
        lmul: 4
        vl  : 1
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))
    
    test_exception_invalid_sew @ rs1, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 8, 128, 1, 1, 1, vlen])  

    test_exception_invalid_emul @ rs1, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 32,  8, 1,    4, 1, vlen])  #eew/sew*lmul>8
        params_yml.append([np.array([1], dtype=np.int8),  8, 32, 1, "f4", 1, vlen])  #eew/sew*lmul<1/8

    test_exception_invalid_addr @ rs1, addr, eew, sew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 0xd8300000, 8, 8, 1, 1, 1, vlen])  


vle1_v:
  <<: *default
  basic_cases:
    test_vlm_basic_without_mask:
      matrix:
        vlen: vlen
        sew : 8
        lmul: vector_lmul_list(sew, elen)
        vl  : vector_vl_list(lmul, sew, vlen)
        rs1 : np.linspace(0, 0xFF, math.ceil(vl/8), dtype=np.uint8)


  random_cases:
    test_vlm_regression_without_mask :
      matrix:
        vlen: vlen
        eew : 8
        sew : vector_sew_list_random(elen)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        start: vector_vstart_list_random(vl)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))


  cases:
    test_vlm_vstart_without_mask:
      matrix:
        vlen: vlen
        sew : 16
        lmul: [1, 2, 4, 8, 'f2']
        vl  : vector_vl_list(lmul, sew, vlen)
        start: vector_vstart_list_linspace(math.ceil(vl/8))
        rs1 : np.linspace(0, 0xFF, math.ceil(vl/8), dtype=np.uint8)
    
    test_vlm_eew_lt_sew_without_mask :
      matrix:
        vlen: vlen
        eew : 8
        sew : vector_sew_list_neq_eew(eew)
        lmul: vector_lmul_list((sew,eew), elen)
        vl  : vector_vl_list_ls(lmul, sew, eew, vlen)
        rs1 : np.linspace(0, 2**eew, vl, dtype=bits_to_dtype_uint(eew))

    test_exception_invalid_sew @ rs1, sew, eew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 128, 8, 1, 1, 1, vlen])   
    
    test_exception_invalid_emul @ rs1, sew, eew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 32, 8, 1, "f4", 1, vlen])  

    test_exception_invalid_addr @ rs1, addr, sew, eew, vl, lmul, isExcept, vlen:
      setup: |
        params_yml = []
        params_yml.append([np.array([1], dtype=np.int8), 0xd8300000, 8, 8, 1, 1, 1, vlen])  
