
RBCS_READ_BATTERY_DATA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acfc  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000280  0800ae0c  0800ae0c  0000be0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b08c  0800b08c  0000d078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b08c  0800b08c  0000d078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b08c  0800b08c  0000d078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b08c  0800b08c  0000c08c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b090  0800b090  0000c090  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800b094  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033b8  20000078  0800b10c  0000d078  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003430  0800b10c  0000d430  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f723  00000000  00000000  0000d0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004fd8  00000000  00000000  0002c7c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018c8  00000000  00000000  000317a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001317  00000000  00000000  00033068  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c238  00000000  00000000  0003437f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001efea  00000000  00000000  000505b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00098344  00000000  00000000  0006f5a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001078e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067c8  00000000  00000000  00107928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  0010e0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800adf4 	.word	0x0800adf4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800adf4 	.word	0x0800adf4

08000150 <default_parameter_init>:
#define EEPROM_MAGIC_NUMBER	0xAAAA

#define MIN_STORAGE_BAUDRATE	1
#define DEF_STORAGE_BAUDRATE	10
#define MAX_STORAGE_BAUDRATE	10
void default_parameter_init(DeviceHSM_t* hsm) {
 8000150:	b580      	push	{r7, lr}
 8000152:	b082      	sub	sp, #8
 8000154:	af00      	add	r7, sp, #0
 8000156:	6078      	str	r0, [r7, #4]
	EE_Init(&hsm->storage, sizeof(Storage_t));
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	f203 3382 	addw	r3, r3, #898	@ 0x382
 800015e:	2104      	movs	r1, #4
 8000160:	4618      	mov	r0, r3
 8000162:	f004 fdeb 	bl	8004d3c <EE_Init>
	if (hsm == NULL) return;
 8000166:	687b      	ldr	r3, [r7, #4]
 8000168:	2b00      	cmp	r3, #0
 800016a:	d014      	beq.n	8000196 <default_parameter_init+0x46>
	EE_Read();
 800016c:	f004 fe5c 	bl	8004e28 <EE_Read>
	if(hsm->storage.magic != EEPROM_MAGIC_NUMBER) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	f8b3 3384 	ldrh.w	r3, [r3, #900]	@ 0x384
 8000176:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800017a:	4293      	cmp	r3, r2
 800017c:	d00c      	beq.n	8000198 <default_parameter_init+0x48>
		hsm->storage.magic = EEPROM_MAGIC_NUMBER;
 800017e:	687b      	ldr	r3, [r7, #4]
 8000180:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000184:	f8a3 2384 	strh.w	r2, [r3, #900]	@ 0x384
		hsm->storage.baudrate = DEF_STORAGE_BAUDRATE;
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	220a      	movs	r2, #10
 800018c:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
		EE_Write();
 8000190:	f004 fe70 	bl	8004e74 <EE_Write>
 8000194:	e000      	b.n	8000198 <default_parameter_init+0x48>
	if (hsm == NULL) return;
 8000196:	bf00      	nop
	}
}
 8000198:	3708      	adds	r7, #8
 800019a:	46bd      	mov	sp, r7
 800019c:	bd80      	pop	{r7, pc}
	...

080001a0 <BaudrateCodeToValue>:
 * @brief Convert baudrate code to actual baudrate value
 * @param code: Baudrate code (1-10)
 * @return Baudrate value, or 0 if invalid code
 */
uint32_t BaudrateCodeToValue(uint8_t code)
{
 80001a0:	b480      	push	{r7}
 80001a2:	b083      	sub	sp, #12
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	4603      	mov	r3, r0
 80001a8:	71fb      	strb	r3, [r7, #7]
    switch(code)
 80001aa:	79fb      	ldrb	r3, [r7, #7]
 80001ac:	3b01      	subs	r3, #1
 80001ae:	2b09      	cmp	r3, #9
 80001b0:	d834      	bhi.n	800021c <BaudrateCodeToValue+0x7c>
 80001b2:	a201      	add	r2, pc, #4	@ (adr r2, 80001b8 <BaudrateCodeToValue+0x18>)
 80001b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001b8:	080001e1 	.word	0x080001e1
 80001bc:	080001e7 	.word	0x080001e7
 80001c0:	080001ed 	.word	0x080001ed
 80001c4:	080001f3 	.word	0x080001f3
 80001c8:	080001f9 	.word	0x080001f9
 80001cc:	080001ff 	.word	0x080001ff
 80001d0:	08000205 	.word	0x08000205
 80001d4:	0800020b 	.word	0x0800020b
 80001d8:	08000211 	.word	0x08000211
 80001dc:	08000217 	.word	0x08000217
    {
        case 1:  return 1200;
 80001e0:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 80001e4:	e01b      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 2:  return 2400;
 80001e6:	f44f 6316 	mov.w	r3, #2400	@ 0x960
 80001ea:	e018      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 3:  return 4800;
 80001ec:	f44f 5396 	mov.w	r3, #4800	@ 0x12c0
 80001f0:	e015      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 4:  return 9600;
 80001f2:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80001f6:	e012      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 5:  return 14400;
 80001f8:	f44f 5361 	mov.w	r3, #14400	@ 0x3840
 80001fc:	e00f      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 6:  return 19200;
 80001fe:	f44f 4396 	mov.w	r3, #19200	@ 0x4b00
 8000202:	e00c      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 7:  return 38400;
 8000204:	f44f 4316 	mov.w	r3, #38400	@ 0x9600
 8000208:	e009      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 8:  return 56000;
 800020a:	f64d 23c0 	movw	r3, #56000	@ 0xdac0
 800020e:	e006      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 9:  return 57600;
 8000210:	f44f 4361 	mov.w	r3, #57600	@ 0xe100
 8000214:	e003      	b.n	800021e <BaudrateCodeToValue+0x7e>
        case 10: return 115200;
 8000216:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 800021a:	e000      	b.n	800021e <BaudrateCodeToValue+0x7e>
        default: return 0; // Invalid code
 800021c:	2300      	movs	r3, #0
    }
}
 800021e:	4618      	mov	r0, r3
 8000220:	370c      	adds	r7, #12
 8000222:	46bd      	mov	sp, r7
 8000224:	bc80      	pop	{r7}
 8000226:	4770      	bx	lr

08000228 <UART_Reconfigure>:
 * @param huart: Pointer to UART handle
 * @param baudrate: New baudrate value
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_Reconfigure(UART_HandleTypeDef *huart, uint32_t baudrate)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b084      	sub	sp, #16
 800022c:	af00      	add	r7, sp, #0
 800022e:	6078      	str	r0, [r7, #4]
 8000230:	6039      	str	r1, [r7, #0]
    HAL_StatusTypeDef status;

    // Deinit UART
    if(HAL_UART_DeInit(huart) != HAL_OK)
 8000232:	6878      	ldr	r0, [r7, #4]
 8000234:	f003 fb38 	bl	80038a8 <HAL_UART_DeInit>
 8000238:	4603      	mov	r3, r0
 800023a:	2b00      	cmp	r3, #0
 800023c:	d001      	beq.n	8000242 <UART_Reconfigure+0x1a>
    {
        return HAL_ERROR;
 800023e:	2301      	movs	r3, #1
 8000240:	e01a      	b.n	8000278 <UART_Reconfigure+0x50>
    }

    // Reconfigure with new baudrate
    huart->Init.BaudRate = baudrate;
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	683a      	ldr	r2, [r7, #0]
 8000246:	605a      	str	r2, [r3, #4]
    huart->Init.WordLength = UART_WORDLENGTH_8B;
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	2200      	movs	r2, #0
 800024c:	609a      	str	r2, [r3, #8]
    huart->Init.StopBits = UART_STOPBITS_1;
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	2200      	movs	r2, #0
 8000252:	60da      	str	r2, [r3, #12]
    huart->Init.Parity = UART_PARITY_NONE;
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	2200      	movs	r2, #0
 8000258:	611a      	str	r2, [r3, #16]
    huart->Init.Mode = UART_MODE_TX_RX;
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	220c      	movs	r2, #12
 800025e:	615a      	str	r2, [r3, #20]
    huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	2200      	movs	r2, #0
 8000264:	619a      	str	r2, [r3, #24]
    huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	2200      	movs	r2, #0
 800026a:	61da      	str	r2, [r3, #28]

    // Reinit UART
    status = HAL_UART_Init(huart);
 800026c:	6878      	ldr	r0, [r7, #4]
 800026e:	f003 facb 	bl	8003808 <HAL_UART_Init>
 8000272:	4603      	mov	r3, r0
 8000274:	73fb      	strb	r3, [r7, #15]

    return status;
 8000276:	7bfb      	ldrb	r3, [r7, #15]
}
 8000278:	4618      	mov	r0, r3
 800027a:	3710      	adds	r7, #16
 800027c:	46bd      	mov	sp, r7
 800027e:	bd80      	pop	{r7, pc}

08000280 <UART_ReconfigureByCode>:
 * @param huart: Pointer to UART handle
 * @param code: Baudrate code (1-10)
 * @return HAL_StatusTypeDef: HAL_OK if successful
 */
HAL_StatusTypeDef UART_ReconfigureByCode(UART_HandleTypeDef *huart, uint8_t code)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b084      	sub	sp, #16
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	460b      	mov	r3, r1
 800028a:	70fb      	strb	r3, [r7, #3]
    uint32_t baudrate = BaudrateCodeToValue(code);
 800028c:	78fb      	ldrb	r3, [r7, #3]
 800028e:	4618      	mov	r0, r3
 8000290:	f7ff ff86 	bl	80001a0 <BaudrateCodeToValue>
 8000294:	60f8      	str	r0, [r7, #12]

    if(baudrate == 0)
 8000296:	68fb      	ldr	r3, [r7, #12]
 8000298:	2b00      	cmp	r3, #0
 800029a:	d101      	bne.n	80002a0 <UART_ReconfigureByCode+0x20>
    {
        return HAL_ERROR; // Invalid code
 800029c:	2301      	movs	r3, #1
 800029e:	e004      	b.n	80002aa <UART_ReconfigureByCode+0x2a>
    }

    return UART_Reconfigure(huart, baudrate);
 80002a0:	68f9      	ldr	r1, [r7, #12]
 80002a2:	6878      	ldr	r0, [r7, #4]
 80002a4:	f7ff ffc0 	bl	8000228 <UART_Reconfigure>
 80002a8:	4603      	mov	r3, r0
}
 80002aa:	4618      	mov	r0, r3
 80002ac:	3710      	adds	r7, #16
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <app_states_hsm_init>:
		"tSettingDone",
		hsmt_setting_done_tick_callback,
};


void app_states_hsm_init(DeviceHSM_t *me) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]

	hsmt_custom_tick_handle =  hsmTimerCreate(&hsmt_custom_tick_att, hsmTimerPeriodic, me);
 80002bc:	687a      	ldr	r2, [r7, #4]
 80002be:	2101      	movs	r1, #1
 80002c0:	4820      	ldr	r0, [pc, #128]	@ (8000344 <app_states_hsm_init+0x90>)
 80002c2:	f004 ff97 	bl	80051f4 <hsmTimerCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a1f      	ldr	r2, [pc, #124]	@ (8000348 <app_states_hsm_init+0x94>)
 80002ca:	6013      	str	r3, [r2, #0]
	hsmt_turn_off_led_stt_tick_handle =  hsmTimerCreate(&hsmt_turn_off_led_stt_tick_att, hsmTimerOnce, me);
 80002cc:	687a      	ldr	r2, [r7, #4]
 80002ce:	2100      	movs	r1, #0
 80002d0:	481e      	ldr	r0, [pc, #120]	@ (800034c <app_states_hsm_init+0x98>)
 80002d2:	f004 ff8f 	bl	80051f4 <hsmTimerCreate>
 80002d6:	4603      	mov	r3, r0
 80002d8:	4a1d      	ldr	r2, [pc, #116]	@ (8000350 <app_states_hsm_init+0x9c>)
 80002da:	6013      	str	r3, [r2, #0]
	hsmt_setting_done_tick_handle =  hsmTimerCreate(&hsmt_setting_done_tick_att, hsmTimerOnce, me);
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	2100      	movs	r1, #0
 80002e0:	481c      	ldr	r0, [pc, #112]	@ (8000354 <app_states_hsm_init+0xa0>)
 80002e2:	f004 ff87 	bl	80051f4 <hsmTimerCreate>
 80002e6:	4603      	mov	r3, r0
 80002e8:	4a1b      	ldr	r2, [pc, #108]	@ (8000358 <app_states_hsm_init+0xa4>)
 80002ea:	6013      	str	r3, [r2, #0]


	HSM_STATE_Create(&app_state_setting_baudrate, "s_setbaud", app_state_setting_baudrate_handler, NULL);
 80002ec:	2300      	movs	r3, #0
 80002ee:	4a1b      	ldr	r2, [pc, #108]	@ (800035c <app_states_hsm_init+0xa8>)
 80002f0:	491b      	ldr	r1, [pc, #108]	@ (8000360 <app_states_hsm_init+0xac>)
 80002f2:	481c      	ldr	r0, [pc, #112]	@ (8000364 <app_states_hsm_init+0xb0>)
 80002f4:	f004 fe2e 	bl	8004f54 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_run, "s_run", app_state_run_handler, NULL);
 80002f8:	2300      	movs	r3, #0
 80002fa:	4a1b      	ldr	r2, [pc, #108]	@ (8000368 <app_states_hsm_init+0xb4>)
 80002fc:	491b      	ldr	r1, [pc, #108]	@ (800036c <app_states_hsm_init+0xb8>)
 80002fe:	481c      	ldr	r0, [pc, #112]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000300:	f004 fe28 	bl	8004f54 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_fault, "s_fault", app_state_fault_handler, NULL);
 8000304:	2300      	movs	r3, #0
 8000306:	4a1b      	ldr	r2, [pc, #108]	@ (8000374 <app_states_hsm_init+0xc0>)
 8000308:	491b      	ldr	r1, [pc, #108]	@ (8000378 <app_states_hsm_init+0xc4>)
 800030a:	481c      	ldr	r0, [pc, #112]	@ (800037c <app_states_hsm_init+0xc8>)
 800030c:	f004 fe22 	bl	8004f54 <HSM_STATE_Create>
	HSM_STATE_Create(&app_state_bat_not_connected, "s_not_connected", app_state_bat_not_connected_handler, NULL);
 8000310:	2300      	movs	r3, #0
 8000312:	4a1b      	ldr	r2, [pc, #108]	@ (8000380 <app_states_hsm_init+0xcc>)
 8000314:	491b      	ldr	r1, [pc, #108]	@ (8000384 <app_states_hsm_init+0xd0>)
 8000316:	481c      	ldr	r0, [pc, #112]	@ (8000388 <app_states_hsm_init+0xd4>)
 8000318:	f004 fe1c 	bl	8004f54 <HSM_STATE_Create>

	if(!me->modbus_address) {
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	7a1b      	ldrb	r3, [r3, #8]
 8000320:	2b00      	cmp	r3, #0
 8000322:	d105      	bne.n	8000330 <app_states_hsm_init+0x7c>
		HSM_Create((HSM *)me, "app", &app_state_setting_baudrate);
 8000324:	4a0f      	ldr	r2, [pc, #60]	@ (8000364 <app_states_hsm_init+0xb0>)
 8000326:	4919      	ldr	r1, [pc, #100]	@ (800038c <app_states_hsm_init+0xd8>)
 8000328:	6878      	ldr	r0, [r7, #4]
 800032a:	f004 fe3b 	bl	8004fa4 <HSM_Create>
	} else {
		HSM_Create((HSM *)me, "app", &app_state_run);
	}
}
 800032e:	e004      	b.n	800033a <app_states_hsm_init+0x86>
		HSM_Create((HSM *)me, "app", &app_state_run);
 8000330:	4a0f      	ldr	r2, [pc, #60]	@ (8000370 <app_states_hsm_init+0xbc>)
 8000332:	4916      	ldr	r1, [pc, #88]	@ (800038c <app_states_hsm_init+0xd8>)
 8000334:	6878      	ldr	r0, [r7, #4]
 8000336:	f004 fe35 	bl	8004fa4 <HSM_Create>
}
 800033a:	bf00      	nop
 800033c:	3708      	adds	r7, #8
 800033e:	46bd      	mov	sp, r7
 8000340:	bd80      	pop	{r7, pc}
 8000342:	bf00      	nop
 8000344:	20000000 	.word	0x20000000
 8000348:	200000d4 	.word	0x200000d4
 800034c:	20000008 	.word	0x20000008
 8000350:	200000d8 	.word	0x200000d8
 8000354:	20000010 	.word	0x20000010
 8000358:	200000dc 	.word	0x200000dc
 800035c:	08000391 	.word	0x08000391
 8000360:	0800ae34 	.word	0x0800ae34
 8000364:	20000094 	.word	0x20000094
 8000368:	080004c5 	.word	0x080004c5
 800036c:	0800ae40 	.word	0x0800ae40
 8000370:	200000a4 	.word	0x200000a4
 8000374:	08000655 	.word	0x08000655
 8000378:	0800ae48 	.word	0x0800ae48
 800037c:	200000b4 	.word	0x200000b4
 8000380:	0800071d 	.word	0x0800071d
 8000384:	0800ae50 	.word	0x0800ae50
 8000388:	200000c4 	.word	0x200000c4
 800038c:	0800ae60 	.word	0x0800ae60

08000390 <app_state_setting_baudrate_handler>:


static HSM_EVENT app_state_setting_baudrate_handler(HSM *This, HSM_EVENT event, void *param) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b086      	sub	sp, #24
 8000394:	af00      	add	r7, sp, #0
 8000396:	60f8      	str	r0, [r7, #12]
 8000398:	60b9      	str	r1, [r7, #8]
 800039a:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 800039c:	68fb      	ldr	r3, [r7, #12]
 800039e:	617b      	str	r3, [r7, #20]
    switch (event) {
 80003a0:	68bb      	ldr	r3, [r7, #8]
 80003a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80003a6:	d04d      	beq.n	8000444 <app_state_setting_baudrate_handler+0xb4>
 80003a8:	68bb      	ldr	r3, [r7, #8]
 80003aa:	f113 0f02 	cmn.w	r3, #2
 80003ae:	d02a      	beq.n	8000406 <app_state_setting_baudrate_handler+0x76>
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	f113 0f02 	cmn.w	r3, #2
 80003b6:	d877      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	2b0b      	cmp	r3, #11
 80003bc:	d81e      	bhi.n	80003fc <app_state_setting_baudrate_handler+0x6c>
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	2b02      	cmp	r3, #2
 80003c2:	d371      	bcc.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003c4:	68bb      	ldr	r3, [r7, #8]
 80003c6:	3b02      	subs	r3, #2
 80003c8:	2b09      	cmp	r3, #9
 80003ca:	d86d      	bhi.n	80004a8 <app_state_setting_baudrate_handler+0x118>
 80003cc:	a201      	add	r2, pc, #4	@ (adr r2, 80003d4 <app_state_setting_baudrate_handler+0x44>)
 80003ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003d2:	bf00      	nop
 80003d4:	08000465 	.word	0x08000465
 80003d8:	08000475 	.word	0x08000475
 80003dc:	080004a9 	.word	0x080004a9
 80003e0:	080004a9 	.word	0x080004a9
 80003e4:	080004a9 	.word	0x080004a9
 80003e8:	080004a9 	.word	0x080004a9
 80003ec:	080004a9 	.word	0x080004a9
 80003f0:	0800045b 	.word	0x0800045b
 80003f4:	080004a9 	.word	0x080004a9
 80003f8:	08000485 	.word	0x08000485
 80003fc:	68bb      	ldr	r3, [r7, #8]
 80003fe:	f113 0f03 	cmn.w	r3, #3
 8000402:	d010      	beq.n	8000426 <app_state_setting_baudrate_handler+0x96>
 8000404:	e050      	b.n	80004a8 <app_state_setting_baudrate_handler+0x118>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000406:	2200      	movs	r2, #0
 8000408:	2180      	movs	r1, #128	@ 0x80
 800040a:	482b      	ldr	r0, [pc, #172]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800040c:	f002 f999 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000410:	2200      	movs	r2, #0
 8000412:	2140      	movs	r1, #64	@ 0x40
 8000414:	4828      	ldr	r0, [pc, #160]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000416:	f002 f994 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 800041a:	2200      	movs	r2, #0
 800041c:	2120      	movs	r1, #32
 800041e:	4826      	ldr	r0, [pc, #152]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000420:	f002 f98f 	bl	8002742 <HAL_GPIO_WritePin>
            break;
 8000424:	e042      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_INIT:
        	hsmTimerStart(hsmt_custom_tick_handle, 500);
 8000426:	4b25      	ldr	r3, [pc, #148]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000428:	681b      	ldr	r3, [r3, #0]
 800042a:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800042e:	4618      	mov	r0, r3
 8000430:	f004 ff54 	bl	80052dc <hsmTimerStart>
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000434:	4b22      	ldr	r3, [pc, #136]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f241 3188 	movw	r1, #5000	@ 0x1388
 800043c:	4618      	mov	r0, r3
 800043e:	f004 ff4d 	bl	80052dc <hsmTimerStart>
            break;
 8000442:	e033      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 8000444:	4b1d      	ldr	r3, [pc, #116]	@ (80004bc <app_state_setting_baudrate_handler+0x12c>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	4618      	mov	r0, r3
 800044a:	f004 ff81 	bl	8005350 <hsmTimerStop>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800044e:	4b1c      	ldr	r3, [pc, #112]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	4618      	mov	r0, r3
 8000454:	f004 ff7c 	bl	8005350 <hsmTimerStop>
            break;
 8000458:	e028      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_RUN_GPIO_Port, LED_RUN_Pin);
 800045a:	2140      	movs	r1, #64	@ 0x40
 800045c:	4816      	ldr	r0, [pc, #88]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 800045e:	f002 f988 	bl	8002772 <HAL_GPIO_TogglePin>

        	break;
 8000462:	e023      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_INVALID_BAUD:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000464:	4b16      	ldr	r3, [pc, #88]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	f241 3188 	movw	r1, #5000	@ 0x1388
 800046c:	4618      	mov	r0, r3
 800046e:	f004 ff35 	bl	80052dc <hsmTimerStart>
        	break;
 8000472:	e01b      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SET_BAUD_CHANGE_VALUE:
        	hsmTimerStart(hsmt_setting_done_tick_handle, SETTING_WAIT_DONE_MS);
 8000474:	4b12      	ldr	r3, [pc, #72]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	f241 3188 	movw	r1, #5000	@ 0x1388
 800047c:	4618      	mov	r0, r3
 800047e:	f004 ff2d 	bl	80052dc <hsmTimerStart>
        	break;
 8000482:	e013      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        case HSME_SETTING_DONE_TICK_UPDATE:
        	me->storage.baudrate = me->modbus_address;
 8000484:	697b      	ldr	r3, [r7, #20]
 8000486:	7a1a      	ldrb	r2, [r3, #8]
 8000488:	697b      	ldr	r3, [r7, #20]
 800048a:	f883 2382 	strb.w	r2, [r3, #898]	@ 0x382
        	EE_Write();
 800048e:	f004 fcf1 	bl	8004e74 <EE_Write>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 8000492:	2201      	movs	r2, #1
 8000494:	2140      	movs	r1, #64	@ 0x40
 8000496:	4808      	ldr	r0, [pc, #32]	@ (80004b8 <app_state_setting_baudrate_handler+0x128>)
 8000498:	f002 f953 	bl	8002742 <HAL_GPIO_WritePin>
        	hsmTimerStop(hsmt_setting_done_tick_handle);
 800049c:	4b08      	ldr	r3, [pc, #32]	@ (80004c0 <app_state_setting_baudrate_handler+0x130>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	4618      	mov	r0, r3
 80004a2:	f004 ff55 	bl	8005350 <hsmTimerStop>
        	break;
 80004a6:	e001      	b.n	80004ac <app_state_setting_baudrate_handler+0x11c>
        default:
            return event;
 80004a8:	68bb      	ldr	r3, [r7, #8]
 80004aa:	e000      	b.n	80004ae <app_state_setting_baudrate_handler+0x11e>
    }
    return 0;
 80004ac:	2300      	movs	r3, #0
}
 80004ae:	4618      	mov	r0, r3
 80004b0:	3718      	adds	r7, #24
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bd80      	pop	{r7, pc}
 80004b6:	bf00      	nop
 80004b8:	40010c00 	.word	0x40010c00
 80004bc:	200000d4 	.word	0x200000d4
 80004c0:	200000dc 	.word	0x200000dc

080004c4 <app_state_run_handler>:

static HSM_EVENT app_state_run_handler(HSM *This, HSM_EVENT event, void *param) {
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b086      	sub	sp, #24
 80004c8:	af00      	add	r7, sp, #0
 80004ca:	60f8      	str	r0, [r7, #12]
 80004cc:	60b9      	str	r1, [r7, #8]
 80004ce:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	617b      	str	r3, [r7, #20]
    switch (event) {
 80004d4:	68bb      	ldr	r3, [r7, #8]
 80004d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004da:	d047      	beq.n	800056c <app_state_run_handler+0xa8>
 80004dc:	68bb      	ldr	r3, [r7, #8]
 80004de:	f113 0f02 	cmn.w	r3, #2
 80004e2:	d026      	beq.n	8000532 <app_state_run_handler+0x6e>
 80004e4:	68bb      	ldr	r3, [r7, #8]
 80004e6:	f113 0f02 	cmn.w	r3, #2
 80004ea:	f200 80a0 	bhi.w	800062e <app_state_run_handler+0x16a>
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	2b0a      	cmp	r3, #10
 80004f2:	d819      	bhi.n	8000528 <app_state_run_handler+0x64>
 80004f4:	68bb      	ldr	r3, [r7, #8]
 80004f6:	2b04      	cmp	r3, #4
 80004f8:	f0c0 8099 	bcc.w	800062e <app_state_run_handler+0x16a>
 80004fc:	68bb      	ldr	r3, [r7, #8]
 80004fe:	3b04      	subs	r3, #4
 8000500:	2b06      	cmp	r3, #6
 8000502:	f200 8094 	bhi.w	800062e <app_state_run_handler+0x16a>
 8000506:	a201      	add	r2, pc, #4	@ (adr r2, 800050c <app_state_run_handler+0x48>)
 8000508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800050c:	08000579 	.word	0x08000579
 8000510:	08000583 	.word	0x08000583
 8000514:	08000603 	.word	0x08000603
 8000518:	080005ed 	.word	0x080005ed
 800051c:	0800058d 	.word	0x0800058d
 8000520:	0800062f 	.word	0x0800062f
 8000524:	08000623 	.word	0x08000623
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	f113 0f03 	cmn.w	r3, #3
 800052e:	d010      	beq.n	8000552 <app_state_run_handler+0x8e>
 8000530:	e07d      	b.n	800062e <app_state_run_handler+0x16a>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_OFF);
 8000532:	2200      	movs	r2, #0
 8000534:	2180      	movs	r1, #128	@ 0x80
 8000536:	4842      	ldr	r0, [pc, #264]	@ (8000640 <app_state_run_handler+0x17c>)
 8000538:	f002 f903 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_ON);
 800053c:	2201      	movs	r2, #1
 800053e:	2140      	movs	r1, #64	@ 0x40
 8000540:	483f      	ldr	r0, [pc, #252]	@ (8000640 <app_state_run_handler+0x17c>)
 8000542:	f002 f8fe 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000546:	2200      	movs	r2, #0
 8000548:	2120      	movs	r1, #32
 800054a:	483d      	ldr	r0, [pc, #244]	@ (8000640 <app_state_run_handler+0x17c>)
 800054c:	f002 f8f9 	bl	8002742 <HAL_GPIO_WritePin>

            break;
 8000550:	e070      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 8000552:	2200      	movs	r2, #0
 8000554:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000558:	483a      	ldr	r0, [pc, #232]	@ (8000644 <app_state_run_handler+0x180>)
 800055a:	f002 f8f2 	bl	8002742 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800055e:	2200      	movs	r2, #0
 8000560:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000564:	4837      	ldr	r0, [pc, #220]	@ (8000644 <app_state_run_handler+0x180>)
 8000566:	f002 f8ec 	bl	8002742 <HAL_GPIO_WritePin>
            break;
 800056a:	e063      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_turn_off_led_stt_tick_handle);
 800056c:	4b36      	ldr	r3, [pc, #216]	@ (8000648 <app_state_run_handler+0x184>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	4618      	mov	r0, r3
 8000572:	f004 feed 	bl	8005350 <hsmTimerStop>
            break;
 8000576:	e05d      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_ACTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_FULL;
 8000578:	697b      	ldr	r3, [r7, #20]
 800057a:	2201      	movs	r2, #1
 800057c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 8000580:	e058      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	me->dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	2200      	movs	r2, #0
 8000586:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
        	break;
 800058a:	e053      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_COMM_RECEIVED_OK:
        	// Check Emergency
        	if(me->dataModbusSlave[REG_STA_IS_EMERGENCY_STOP]) {
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	f8b3 337e 	ldrh.w	r3, [r3, #894]	@ 0x37e
 8000592:	2b00      	cmp	r3, #0
 8000594:	d006      	beq.n	80005a4 <app_state_run_handler+0xe0>
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_ACTIVE);
 8000596:	2201      	movs	r2, #1
 8000598:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800059c:	4829      	ldr	r0, [pc, #164]	@ (8000644 <app_state_run_handler+0x180>)
 800059e:	f002 f8d0 	bl	8002742 <HAL_GPIO_WritePin>
 80005a2:	e017      	b.n	80005d4 <app_state_run_handler+0x110>
        	} else {
        		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80005a4:	2200      	movs	r2, #0
 80005a6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005aa:	4826      	ldr	r0, [pc, #152]	@ (8000644 <app_state_run_handler+0x180>)
 80005ac:	f002 f8c9 	bl	8002742 <HAL_GPIO_WritePin>

            	// Check Chrg
            	if(me->dataModbusSlave[REG_STA_CHRG_CTRL]) {
 80005b0:	697b      	ldr	r3, [r7, #20]
 80005b2:	f8b3 3380 	ldrh.w	r3, [r3, #896]	@ 0x380
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d006      	beq.n	80005c8 <app_state_run_handler+0x104>
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_ON);
 80005ba:	2201      	movs	r2, #1
 80005bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005c0:	4820      	ldr	r0, [pc, #128]	@ (8000644 <app_state_run_handler+0x180>)
 80005c2:	f002 f8be 	bl	8002742 <HAL_GPIO_WritePin>
 80005c6:	e005      	b.n	80005d4 <app_state_run_handler+0x110>
            	} else {
            		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80005c8:	2200      	movs	r2, #0
 80005ca:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ce:	481d      	ldr	r0, [pc, #116]	@ (8000644 <app_state_run_handler+0x180>)
 80005d0:	f002 f8b7 	bl	8002742 <HAL_GPIO_WritePin>
            	}
        	}
        	// Turn ON LED
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_ON);
 80005d4:	2201      	movs	r2, #1
 80005d6:	2120      	movs	r1, #32
 80005d8:	4819      	ldr	r0, [pc, #100]	@ (8000640 <app_state_run_handler+0x17c>)
 80005da:	f002 f8b2 	bl	8002742 <HAL_GPIO_WritePin>
        	hsmTimerStart(hsmt_turn_off_led_stt_tick_handle, LED_STATUS_ON_MS);
 80005de:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <app_state_run_handler+0x184>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	2114      	movs	r1, #20
 80005e4:	4618      	mov	r0, r3
 80005e6:	f004 fe79 	bl	80052dc <hsmTimerStart>
        	break;
 80005ea:	e023      	b.n	8000634 <app_state_run_handler+0x170>

        case HSME_BAT_RECEIVED_TIMEOUT:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 1;
 80005ec:	697b      	ldr	r3, [r7, #20]
 80005ee:	2201      	movs	r2, #1
 80005f0:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	HSM_Tran(This, &app_state_bat_not_connected, 0, NULL);
 80005f4:	2300      	movs	r3, #0
 80005f6:	2200      	movs	r2, #0
 80005f8:	4914      	ldr	r1, [pc, #80]	@ (800064c <app_state_run_handler+0x188>)
 80005fa:	68f8      	ldr	r0, [r7, #12]
 80005fc:	f004 fd0b 	bl	8005016 <HSM_Tran>
        	break;
 8000600:	e018      	b.n	8000634 <app_state_run_handler+0x170>
        case HSME_BAT_RECEIVED_OK:
        	me->dataModbusSlave[REG_STA_IS_PIN_TIMEOUT] = 0;
 8000602:	697b      	ldr	r3, [r7, #20]
 8000604:	2200      	movs	r2, #0
 8000606:	f8a3 237c 	strh.w	r2, [r3, #892]	@ 0x37c
        	// Check Fault:
        	if(me->dataModbusSlave[REG_STA_FAULTS]) {
 800060a:	697b      	ldr	r3, [r7, #20]
 800060c:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 8000610:	2b00      	cmp	r3, #0
 8000612:	d00e      	beq.n	8000632 <app_state_run_handler+0x16e>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 8000614:	2300      	movs	r3, #0
 8000616:	2200      	movs	r2, #0
 8000618:	490d      	ldr	r1, [pc, #52]	@ (8000650 <app_state_run_handler+0x18c>)
 800061a:	68f8      	ldr	r0, [r7, #12]
 800061c:	f004 fcfb 	bl	8005016 <HSM_Tran>
        	}

        	break;
 8000620:	e007      	b.n	8000632 <app_state_run_handler+0x16e>
        case HSME_TURN_OFF_LED_STT_TICK_UPDATE:
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000622:	2200      	movs	r2, #0
 8000624:	2120      	movs	r1, #32
 8000626:	4806      	ldr	r0, [pc, #24]	@ (8000640 <app_state_run_handler+0x17c>)
 8000628:	f002 f88b 	bl	8002742 <HAL_GPIO_WritePin>
        	break;
 800062c:	e002      	b.n	8000634 <app_state_run_handler+0x170>
        default:
            return event;
 800062e:	68bb      	ldr	r3, [r7, #8]
 8000630:	e001      	b.n	8000636 <app_state_run_handler+0x172>
        	break;
 8000632:	bf00      	nop
    }
    return 0;
 8000634:	2300      	movs	r3, #0
}
 8000636:	4618      	mov	r0, r3
 8000638:	3718      	adds	r7, #24
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	40010c00 	.word	0x40010c00
 8000644:	40010800 	.word	0x40010800
 8000648:	200000d8 	.word	0x200000d8
 800064c:	200000c4 	.word	0x200000c4
 8000650:	200000b4 	.word	0x200000b4

08000654 <app_state_fault_handler>:
static HSM_EVENT app_state_fault_handler(HSM *This, HSM_EVENT event, void *param) {
 8000654:	b580      	push	{r7, lr}
 8000656:	b086      	sub	sp, #24
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000660:	68fb      	ldr	r3, [r7, #12]
 8000662:	617b      	str	r3, [r7, #20]
    switch (event) {
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800066a:	d048      	beq.n	80006fe <app_state_fault_handler+0xaa>
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	f113 0f02 	cmn.w	r3, #2
 8000672:	d012      	beq.n	800069a <app_state_fault_handler+0x46>
 8000674:	68bb      	ldr	r3, [r7, #8]
 8000676:	f113 0f02 	cmn.w	r3, #2
 800067a:	d83e      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800067c:	68bb      	ldr	r3, [r7, #8]
 800067e:	f113 0f03 	cmn.w	r3, #3
 8000682:	d01a      	beq.n	80006ba <app_state_fault_handler+0x66>
 8000684:	68bb      	ldr	r3, [r7, #8]
 8000686:	f113 0f03 	cmn.w	r3, #3
 800068a:	d836      	bhi.n	80006fa <app_state_fault_handler+0xa6>
 800068c:	68bb      	ldr	r3, [r7, #8]
 800068e:	2b05      	cmp	r3, #5
 8000690:	d020      	beq.n	80006d4 <app_state_fault_handler+0x80>
 8000692:	68bb      	ldr	r3, [r7, #8]
 8000694:	2b06      	cmp	r3, #6
 8000696:	d024      	beq.n	80006e2 <app_state_fault_handler+0x8e>
 8000698:	e02f      	b.n	80006fa <app_state_fault_handler+0xa6>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800069a:	2201      	movs	r2, #1
 800069c:	2180      	movs	r1, #128	@ 0x80
 800069e:	481c      	ldr	r0, [pc, #112]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006a0:	f002 f84f 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2140      	movs	r1, #64	@ 0x40
 80006a8:	4819      	ldr	r0, [pc, #100]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006aa:	f002 f84a 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 80006ae:	2200      	movs	r2, #0
 80006b0:	2120      	movs	r1, #32
 80006b2:	4817      	ldr	r0, [pc, #92]	@ (8000710 <app_state_fault_handler+0xbc>)
 80006b4:	f002 f845 	bl	8002742 <HAL_GPIO_WritePin>
            break;
 80006b8:	e024      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 80006ba:	2200      	movs	r2, #0
 80006bc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80006c0:	4814      	ldr	r0, [pc, #80]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006c2:	f002 f83e 	bl	8002742 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 80006c6:	2200      	movs	r2, #0
 80006c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006cc:	4811      	ldr	r0, [pc, #68]	@ (8000714 <app_state_fault_handler+0xc0>)
 80006ce:	f002 f838 	bl	8002742 <HAL_GPIO_WritePin>
            break;
 80006d2:	e017      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_EXIT:

            break;
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80006d4:	2300      	movs	r3, #0
 80006d6:	2200      	movs	r2, #0
 80006d8:	490f      	ldr	r1, [pc, #60]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006da:	68f8      	ldr	r0, [r7, #12]
 80006dc:	f004 fc9b 	bl	8005016 <HSM_Tran>
        	break;
 80006e0:	e010      	b.n	8000704 <app_state_fault_handler+0xb0>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80006e2:	697b      	ldr	r3, [r7, #20]
 80006e4:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d10a      	bne.n	8000702 <app_state_fault_handler+0xae>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80006ec:	2300      	movs	r3, #0
 80006ee:	2200      	movs	r2, #0
 80006f0:	4909      	ldr	r1, [pc, #36]	@ (8000718 <app_state_fault_handler+0xc4>)
 80006f2:	68f8      	ldr	r0, [r7, #12]
 80006f4:	f004 fc8f 	bl	8005016 <HSM_Tran>
        	}
        	break;
 80006f8:	e003      	b.n	8000702 <app_state_fault_handler+0xae>
        default:
            return event;
 80006fa:	68bb      	ldr	r3, [r7, #8]
 80006fc:	e003      	b.n	8000706 <app_state_fault_handler+0xb2>
            break;
 80006fe:	bf00      	nop
 8000700:	e000      	b.n	8000704 <app_state_fault_handler+0xb0>
        	break;
 8000702:	bf00      	nop
    }
    return 0;
 8000704:	2300      	movs	r3, #0
}
 8000706:	4618      	mov	r0, r3
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40010c00 	.word	0x40010c00
 8000714:	40010800 	.word	0x40010800
 8000718:	200000a4 	.word	0x200000a4

0800071c <app_state_bat_not_connected_handler>:

static HSM_EVENT app_state_bat_not_connected_handler(HSM *This, HSM_EVENT event, void *param) {
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0
 8000722:	60f8      	str	r0, [r7, #12]
 8000724:	60b9      	str	r1, [r7, #8]
 8000726:	607a      	str	r2, [r7, #4]
	DeviceHSM_t* me = (DeviceHSM_t*)This;
 8000728:	68fb      	ldr	r3, [r7, #12]
 800072a:	617b      	str	r3, [r7, #20]
    switch (event) {
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000732:	d040      	beq.n	80007b6 <app_state_bat_not_connected_handler+0x9a>
 8000734:	68bb      	ldr	r3, [r7, #8]
 8000736:	f113 0f02 	cmn.w	r3, #2
 800073a:	d018      	beq.n	800076e <app_state_bat_not_connected_handler+0x52>
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	f113 0f02 	cmn.w	r3, #2
 8000742:	d85d      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	f113 0f03 	cmn.w	r3, #3
 800074a:	d020      	beq.n	800078e <app_state_bat_not_connected_handler+0x72>
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	f113 0f03 	cmn.w	r3, #3
 8000752:	d855      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000754:	68bb      	ldr	r3, [r7, #8]
 8000756:	2b09      	cmp	r3, #9
 8000758:	d04d      	beq.n	80007f6 <app_state_bat_not_connected_handler+0xda>
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	2b09      	cmp	r3, #9
 800075e:	d84f      	bhi.n	8000800 <app_state_bat_not_connected_handler+0xe4>
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	2b05      	cmp	r3, #5
 8000764:	d02d      	beq.n	80007c2 <app_state_bat_not_connected_handler+0xa6>
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	2b06      	cmp	r3, #6
 800076a:	d031      	beq.n	80007d0 <app_state_bat_not_connected_handler+0xb4>
 800076c:	e048      	b.n	8000800 <app_state_bat_not_connected_handler+0xe4>
        case HSME_ENTRY:
        	HAL_GPIO_WritePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin, LED_ON);
 800076e:	2201      	movs	r2, #1
 8000770:	2180      	movs	r1, #128	@ 0x80
 8000772:	4827      	ldr	r0, [pc, #156]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000774:	f001 ffe5 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_RUN_GPIO_Port, LED_RUN_Pin, LED_OFF);
 8000778:	2200      	movs	r2, #0
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4824      	ldr	r0, [pc, #144]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 800077e:	f001 ffe0 	bl	8002742 <HAL_GPIO_WritePin>
        	HAL_GPIO_WritePin(LED_STT_GPIO_Port, LED_STT_Pin, LED_OFF);
 8000782:	2200      	movs	r2, #0
 8000784:	2120      	movs	r1, #32
 8000786:	4822      	ldr	r0, [pc, #136]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 8000788:	f001 ffdb 	bl	8002742 <HAL_GPIO_WritePin>
            break;
 800078c:	e03a      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_INIT:
    		HAL_GPIO_WritePin(EMERGENCY_GPIO_Port, EMERGENCY_Pin, EM_PASSTIVE);
 800078e:	2200      	movs	r2, #0
 8000790:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000794:	481f      	ldr	r0, [pc, #124]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 8000796:	f001 ffd4 	bl	8002742 <HAL_GPIO_WritePin>
    		HAL_GPIO_WritePin(CHARGE_CTRL_GPIO_Port, CHARGE_CTRL_Pin, CHRG_OFF);
 800079a:	2200      	movs	r2, #0
 800079c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80007a0:	481c      	ldr	r0, [pc, #112]	@ (8000814 <app_state_bat_not_connected_handler+0xf8>)
 80007a2:	f001 ffce 	bl	8002742 <HAL_GPIO_WritePin>

    		hsmTimerStart(hsmt_custom_tick_handle, 500);
 80007a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 80007ae:	4618      	mov	r0, r3
 80007b0:	f004 fd94 	bl	80052dc <hsmTimerStart>
            break;
 80007b4:	e026      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_EXIT:
        	hsmTimerStop(hsmt_custom_tick_handle);
 80007b6:	4b18      	ldr	r3, [pc, #96]	@ (8000818 <app_state_bat_not_connected_handler+0xfc>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	4618      	mov	r0, r3
 80007bc:	f004 fdc8 	bl	8005350 <hsmTimerStop>
            break;
 80007c0:	e020      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_SWITCH_LIMIT_PASSTIVE:
        	HSM_Tran(This, &app_state_run, 0, NULL);
 80007c2:	2300      	movs	r3, #0
 80007c4:	2200      	movs	r2, #0
 80007c6:	4915      	ldr	r1, [pc, #84]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007c8:	68f8      	ldr	r0, [r7, #12]
 80007ca:	f004 fc24 	bl	8005016 <HSM_Tran>
        	break;
 80007ce:	e019      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_BAT_RECEIVED_OK:
        	if(!me->dataModbusSlave[REG_STA_FAULTS]) {
 80007d0:	697b      	ldr	r3, [r7, #20]
 80007d2:	f8b3 3320 	ldrh.w	r3, [r3, #800]	@ 0x320
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d106      	bne.n	80007e8 <app_state_bat_not_connected_handler+0xcc>
        		HSM_Tran(This, &app_state_run, 0, NULL);
 80007da:	2300      	movs	r3, #0
 80007dc:	2200      	movs	r2, #0
 80007de:	490f      	ldr	r1, [pc, #60]	@ (800081c <app_state_bat_not_connected_handler+0x100>)
 80007e0:	68f8      	ldr	r0, [r7, #12]
 80007e2:	f004 fc18 	bl	8005016 <HSM_Tran>
        	} else {
        		HSM_Tran(This, &app_state_fault, 0, NULL);
        	}
        	break;
 80007e6:	e00d      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        		HSM_Tran(This, &app_state_fault, 0, NULL);
 80007e8:	2300      	movs	r3, #0
 80007ea:	2200      	movs	r2, #0
 80007ec:	490c      	ldr	r1, [pc, #48]	@ (8000820 <app_state_bat_not_connected_handler+0x104>)
 80007ee:	68f8      	ldr	r0, [r7, #12]
 80007f0:	f004 fc11 	bl	8005016 <HSM_Tran>
        	break;
 80007f4:	e006      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        case HSME_CUSTOM_TICK_UPDATE:
        	HAL_GPIO_TogglePin(LED_FAULT_GPIO_Port, LED_FAULT_Pin);
 80007f6:	2180      	movs	r1, #128	@ 0x80
 80007f8:	4805      	ldr	r0, [pc, #20]	@ (8000810 <app_state_bat_not_connected_handler+0xf4>)
 80007fa:	f001 ffba 	bl	8002772 <HAL_GPIO_TogglePin>
			break;
 80007fe:	e001      	b.n	8000804 <app_state_bat_not_connected_handler+0xe8>
        default:
            return event;
 8000800:	68bb      	ldr	r3, [r7, #8]
 8000802:	e000      	b.n	8000806 <app_state_bat_not_connected_handler+0xea>
    }
    return 0;
 8000804:	2300      	movs	r3, #0
}
 8000806:	4618      	mov	r0, r3
 8000808:	3718      	adds	r7, #24
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	40010c00 	.word	0x40010c00
 8000814:	40010800 	.word	0x40010800
 8000818:	200000d4 	.word	0x200000d4
 800081c:	200000a4 	.word	0x200000a4
 8000820:	200000b4 	.word	0x200000b4

08000824 <hsmt_custom_tick_callback>:

static void
hsmt_custom_tick_callback(void* arg) {
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_CUSTOM_TICK_UPDATE, 0);
 8000830:	2200      	movs	r2, #0
 8000832:	2109      	movs	r1, #9
 8000834:	68f8      	ldr	r0, [r7, #12]
 8000836:	f004 fbd2 	bl	8004fde <HSM_Run>
}
 800083a:	bf00      	nop
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <hsmt_turn_off_led_stt_tick_callback>:
static void
hsmt_turn_off_led_stt_tick_callback(void* arg) {
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_TURN_OFF_LED_STT_TICK_UPDATE, 0);
 800084e:	2200      	movs	r2, #0
 8000850:	210a      	movs	r1, #10
 8000852:	68f8      	ldr	r0, [r7, #12]
 8000854:	f004 fbc3 	bl	8004fde <HSM_Run>
}
 8000858:	bf00      	nop
 800085a:	3710      	adds	r7, #16
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}

08000860 <hsmt_setting_done_tick_callback>:
static void
hsmt_setting_done_tick_callback(void* arg) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b084      	sub	sp, #16
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
	HSM *This = (HSM *)arg;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	60fb      	str	r3, [r7, #12]
	HSM_Run(This, HSME_SETTING_DONE_TICK_UPDATE, 0);
 800086c:	2200      	movs	r2, #0
 800086e:	210b      	movs	r1, #11
 8000870:	68f8      	ldr	r0, [r7, #12]
 8000872:	f004 fbb4 	bl	8004fde <HSM_Run>
}
 8000876:	bf00      	nop
 8000878:	3710      	adds	r7, #16
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
	...

08000880 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000886:	4b18      	ldr	r3, [pc, #96]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000888:	695b      	ldr	r3, [r3, #20]
 800088a:	4a17      	ldr	r2, [pc, #92]	@ (80008e8 <MX_DMA_Init+0x68>)
 800088c:	f043 0301 	orr.w	r3, r3, #1
 8000890:	6153      	str	r3, [r2, #20]
 8000892:	4b15      	ldr	r3, [pc, #84]	@ (80008e8 <MX_DMA_Init+0x68>)
 8000894:	695b      	ldr	r3, [r3, #20]
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 800089e:	2200      	movs	r2, #0
 80008a0:	2105      	movs	r1, #5
 80008a2:	200c      	movs	r0, #12
 80008a4:	f000 ffbf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80008a8:	200c      	movs	r0, #12
 80008aa:	f000 ffd8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	200d      	movs	r0, #13
 80008b4:	f000 ffb7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80008b8:	200d      	movs	r0, #13
 80008ba:	f000 ffd0 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2105      	movs	r1, #5
 80008c2:	2010      	movs	r0, #16
 80008c4:	f000 ffaf 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80008c8:	2010      	movs	r0, #16
 80008ca:	f000 ffc8 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80008ce:	2200      	movs	r2, #0
 80008d0:	2105      	movs	r1, #5
 80008d2:	2011      	movs	r0, #17
 80008d4:	f000 ffa7 	bl	8001826 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80008d8:	2011      	movs	r0, #17
 80008da:	f000 ffc0 	bl	800185e <HAL_NVIC_EnableIRQ>

}
 80008de:	bf00      	nop
 80008e0:	3708      	adds	r7, #8
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40021000 	.word	0x40021000

080008ec <ReadModbusAddress>:
};

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
uint8_t ReadModbusAddress(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
    uint8_t addr = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	71fb      	strb	r3, [r7, #7]

    if (!HAL_GPIO_ReadPin(ADDR4_GPIO_Port, ADDR4_Pin)) addr |= (1<<0);
 80008f6:	2101      	movs	r1, #1
 80008f8:	481f      	ldr	r0, [pc, #124]	@ (8000978 <ReadModbusAddress+0x8c>)
 80008fa:	f001 ff0b 	bl	8002714 <HAL_GPIO_ReadPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d103      	bne.n	800090c <ReadModbusAddress+0x20>
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR3_GPIO_Port, ADDR3_Pin)) addr |= (1<<1);
 800090c:	2102      	movs	r1, #2
 800090e:	481a      	ldr	r0, [pc, #104]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000910:	f001 ff00 	bl	8002714 <HAL_GPIO_ReadPin>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d103      	bne.n	8000922 <ReadModbusAddress+0x36>
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	f043 0302 	orr.w	r3, r3, #2
 8000920:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR2_GPIO_Port, ADDR2_Pin)) addr |= (1<<2);
 8000922:	2104      	movs	r1, #4
 8000924:	4814      	ldr	r0, [pc, #80]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000926:	f001 fef5 	bl	8002714 <HAL_GPIO_ReadPin>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d103      	bne.n	8000938 <ReadModbusAddress+0x4c>
 8000930:	79fb      	ldrb	r3, [r7, #7]
 8000932:	f043 0304 	orr.w	r3, r3, #4
 8000936:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR1_GPIO_Port, ADDR1_Pin)) addr |= (1<<3);
 8000938:	2108      	movs	r1, #8
 800093a:	480f      	ldr	r0, [pc, #60]	@ (8000978 <ReadModbusAddress+0x8c>)
 800093c:	f001 feea 	bl	8002714 <HAL_GPIO_ReadPin>
 8000940:	4603      	mov	r3, r0
 8000942:	2b00      	cmp	r3, #0
 8000944:	d103      	bne.n	800094e <ReadModbusAddress+0x62>
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	71fb      	strb	r3, [r7, #7]
    if (!HAL_GPIO_ReadPin(ADDR0_GPIO_Port, ADDR0_Pin)) addr |= (1<<4);
 800094e:	2110      	movs	r1, #16
 8000950:	4809      	ldr	r0, [pc, #36]	@ (8000978 <ReadModbusAddress+0x8c>)
 8000952:	f001 fedf 	bl	8002714 <HAL_GPIO_ReadPin>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d103      	bne.n	8000964 <ReadModbusAddress+0x78>
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	f043 0310 	orr.w	r3, r3, #16
 8000962:	71fb      	strb	r3, [r7, #7]

    return (addr == 0) ? 1 : addr;  // Nu = 0 th dng a ch 1
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <ReadModbusAddress+0x82>
 800096a:	79fb      	ldrb	r3, [r7, #7]
 800096c:	e000      	b.n	8000970 <ReadModbusAddress+0x84>
 800096e:	2301      	movs	r3, #1
}
 8000970:	4618      	mov	r0, r3
 8000972:	3708      	adds	r7, #8
 8000974:	46bd      	mov	sp, r7
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40010c00 	.word	0x40010c00

0800097c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800097c:	b580      	push	{r7, lr}
 800097e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of binsemaModbusMaster */
  binsemaModbusMasterHandle = osSemaphoreNew(1, 1, &binsemaModbusMaster_attributes);
 8000980:	4a14      	ldr	r2, [pc, #80]	@ (80009d4 <MX_FREERTOS_Init+0x58>)
 8000982:	2101      	movs	r1, #1
 8000984:	2001      	movs	r0, #1
 8000986:	f006 fcc9 	bl	800731c <osSemaphoreNew>
 800098a:	4603      	mov	r3, r0
 800098c:	4a12      	ldr	r2, [pc, #72]	@ (80009d8 <MX_FREERTOS_Init+0x5c>)
 800098e:	6013      	str	r3, [r2, #0]

  /* creation of binsemaModbusSlave */
  binsemaModbusSlaveHandle = osSemaphoreNew(1, 1, &binsemaModbusSlave_attributes);
 8000990:	4a12      	ldr	r2, [pc, #72]	@ (80009dc <MX_FREERTOS_Init+0x60>)
 8000992:	2101      	movs	r1, #1
 8000994:	2001      	movs	r0, #1
 8000996:	f006 fcc1 	bl	800731c <osSemaphoreNew>
 800099a:	4603      	mov	r3, r0
 800099c:	4a10      	ldr	r2, [pc, #64]	@ (80009e0 <MX_FREERTOS_Init+0x64>)
 800099e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80009a0:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <MX_FREERTOS_Init+0x68>)
 80009a2:	2100      	movs	r1, #0
 80009a4:	4810      	ldr	r0, [pc, #64]	@ (80009e8 <MX_FREERTOS_Init+0x6c>)
 80009a6:	f006 fc01 	bl	80071ac <osThreadNew>
 80009aa:	4603      	mov	r3, r0
 80009ac:	4a0f      	ldr	r2, [pc, #60]	@ (80009ec <MX_FREERTOS_Init+0x70>)
 80009ae:	6013      	str	r3, [r2, #0]

  /* creation of readBatteryTask */
  readBatteryTaskHandle = osThreadNew(StartReadBatteryTask, NULL, &readBatteryTask_attributes);
 80009b0:	4a0f      	ldr	r2, [pc, #60]	@ (80009f0 <MX_FREERTOS_Init+0x74>)
 80009b2:	2100      	movs	r1, #0
 80009b4:	480f      	ldr	r0, [pc, #60]	@ (80009f4 <MX_FREERTOS_Init+0x78>)
 80009b6:	f006 fbf9 	bl	80071ac <osThreadNew>
 80009ba:	4603      	mov	r3, r0
 80009bc:	4a0e      	ldr	r2, [pc, #56]	@ (80009f8 <MX_FREERTOS_Init+0x7c>)
 80009be:	6013      	str	r3, [r2, #0]

  /* creation of commTask */
  commTaskHandle = osThreadNew(StartCommTask, NULL, &commTask_attributes);
 80009c0:	4a0e      	ldr	r2, [pc, #56]	@ (80009fc <MX_FREERTOS_Init+0x80>)
 80009c2:	2100      	movs	r1, #0
 80009c4:	480e      	ldr	r0, [pc, #56]	@ (8000a00 <MX_FREERTOS_Init+0x84>)
 80009c6:	f006 fbf1 	bl	80071ac <osThreadNew>
 80009ca:	4603      	mov	r3, r0
 80009cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000a04 <MX_FREERTOS_Init+0x88>)
 80009ce:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80009d0:	bf00      	nop
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	0800afb8 	.word	0x0800afb8
 80009d8:	20000474 	.word	0x20000474
 80009dc:	0800afc8 	.word	0x0800afc8
 80009e0:	20000478 	.word	0x20000478
 80009e4:	0800af4c 	.word	0x0800af4c
 80009e8:	08000a09 	.word	0x08000a09
 80009ec:	20000468 	.word	0x20000468
 80009f0:	0800af70 	.word	0x0800af70
 80009f4:	08000bd1 	.word	0x08000bd1
 80009f8:	2000046c 	.word	0x2000046c
 80009fc:	0800af94 	.word	0x0800af94
 8000a00:	08000c91 	.word	0x08000c91
 8000a04:	20000470 	.word	0x20000470

08000a08 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b084      	sub	sp, #16
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
	/* Master initialization */
	osSemaphoreAcquire(binsemaModbusMasterHandle, 0);
 8000a10:	4b64      	ldr	r3, [pc, #400]	@ (8000ba4 <StartDefaultTask+0x19c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f006 fd0a 	bl	8007430 <osSemaphoreAcquire>
	osSemaphoreAcquire(binsemaModbusSlaveHandle, 0);
 8000a1c:	4b62      	ldr	r3, [pc, #392]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2100      	movs	r1, #0
 8000a22:	4618      	mov	r0, r3
 8000a24:	f006 fd04 	bl	8007430 <osSemaphoreAcquire>

	device.modbus_address = ReadModbusAddress();
 8000a28:	f7ff ff60 	bl	80008ec <ReadModbusAddress>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	461a      	mov	r2, r3
 8000a30:	4b5e      	ldr	r3, [pc, #376]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a32:	721a      	strb	r2, [r3, #8]
	hsmTimerInit();
 8000a34:	f004 fd40 	bl	80054b8 <hsmTimerInit>
	default_parameter_init(&device);
 8000a38:	485c      	ldr	r0, [pc, #368]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a3a:	f7ff fb89 	bl	8000150 <default_parameter_init>
	app_states_hsm_init(&device);
 8000a3e:	485b      	ldr	r0, [pc, #364]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a40:	f7ff fc38 	bl	80002b4 <app_states_hsm_init>
	if(!device.modbus_address) {
 8000a44:	4b59      	ldr	r3, [pc, #356]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a46:	7a1b      	ldrb	r3, [r3, #8]
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d123      	bne.n	8000a94 <StartDefaultTask+0x8c>
		uint8_t old_modbus_address = device.modbus_address;
 8000a4c:	4b57      	ldr	r3, [pc, #348]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a4e:	7a1b      	ldrb	r3, [r3, #8]
 8000a50:	73fb      	strb	r3, [r7, #15]
		while(1) {
			device.modbus_address = ReadModbusAddress();
 8000a52:	f7ff ff4b 	bl	80008ec <ReadModbusAddress>
 8000a56:	4603      	mov	r3, r0
 8000a58:	461a      	mov	r2, r3
 8000a5a:	4b54      	ldr	r3, [pc, #336]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a5c:	721a      	strb	r2, [r3, #8]
			if(device.modbus_address == 0) {
 8000a5e:	4b53      	ldr	r3, [pc, #332]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a60:	7a1b      	ldrb	r3, [r3, #8]
 8000a62:	2b00      	cmp	r3, #0
 8000a64:	d105      	bne.n	8000a72 <StartDefaultTask+0x6a>
				HSM_Run((HSM *)&device, HSME_SET_INVALID_BAUD, 0);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4850      	ldr	r0, [pc, #320]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a6c:	f004 fab7 	bl	8004fde <HSM_Run>
 8000a70:	e00c      	b.n	8000a8c <StartDefaultTask+0x84>
			} else {
				if(device.modbus_address != old_modbus_address) {
 8000a72:	4b4e      	ldr	r3, [pc, #312]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a74:	7a1b      	ldrb	r3, [r3, #8]
 8000a76:	7bfa      	ldrb	r2, [r7, #15]
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d007      	beq.n	8000a8c <StartDefaultTask+0x84>
					old_modbus_address = device.modbus_address;
 8000a7c:	4b4b      	ldr	r3, [pc, #300]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a7e:	7a1b      	ldrb	r3, [r3, #8]
 8000a80:	73fb      	strb	r3, [r7, #15]
					HSM_Run((HSM *)&device, HSME_SET_BAUD_CHANGE_VALUE, 0);
 8000a82:	2200      	movs	r2, #0
 8000a84:	2103      	movs	r1, #3
 8000a86:	4849      	ldr	r0, [pc, #292]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a88:	f004 faa9 	bl	8004fde <HSM_Run>
				}
			}
			osDelay(10);
 8000a8c:	200a      	movs	r0, #10
 8000a8e:	f006 fc2a 	bl	80072e6 <osDelay>
			device.modbus_address = ReadModbusAddress();
 8000a92:	e7de      	b.n	8000a52 <StartDefaultTask+0x4a>
		}
	} else {


		device.handlerModbusMaster.uModbusType = MB_MASTER;
 8000a94:	4b45      	ldr	r3, [pc, #276]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a96:	2204      	movs	r2, #4
 8000a98:	731a      	strb	r2, [r3, #12]
		device.handlerModbusMaster.port =  &MB_BAT_UART;
 8000a9a:	4b44      	ldr	r3, [pc, #272]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000a9c:	4a44      	ldr	r2, [pc, #272]	@ (8000bb0 <StartDefaultTask+0x1a8>)
 8000a9e:	611a      	str	r2, [r3, #16]
		device.handlerModbusMaster.u8id = 0; // For master it must be 0
 8000aa0:	4b42      	ldr	r3, [pc, #264]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	751a      	strb	r2, [r3, #20]
		device.handlerModbusMaster.u16timeOut = 1000;
 8000aa6:	4b41      	ldr	r3, [pc, #260]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aa8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000aac:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
		device.handlerModbusMaster.EN_Port = MB_BAT_PORT;
 8000ab0:	4b3e      	ldr	r3, [pc, #248]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ab2:	4a40      	ldr	r2, [pc, #256]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000ab4:	619a      	str	r2, [r3, #24]
		device.handlerModbusMaster.EN_Pin = MB_BAT_PIN;
 8000ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ab8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000abc:	839a      	strh	r2, [r3, #28]
		device.handlerModbusMaster.u16regs = device.dataModbusMaster;
 8000abe:	4b3b      	ldr	r3, [pc, #236]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ac0:	4a3d      	ldr	r2, [pc, #244]	@ (8000bb8 <StartDefaultTask+0x1b0>)
 8000ac2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		device.handlerModbusMaster.u16regsize= sizeof(device.dataModbusMaster)/sizeof(device.dataModbusMaster[0]);
 8000ac6:	4b39      	ldr	r3, [pc, #228]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ac8:	2233      	movs	r2, #51	@ 0x33
 8000aca:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
		device.handlerModbusMaster.xTypeHW = USART_HW_DMA;
 8000ace:	4b37      	ldr	r3, [pc, #220]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	f883 2150 	strb.w	r2, [r3, #336]	@ 0x150

		/* Slave initialization */
		UART_ReconfigureByCode(&MB_COM_UART, device.storage.baudrate);
 8000ad6:	4b35      	ldr	r3, [pc, #212]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ad8:	f893 3382 	ldrb.w	r3, [r3, #898]	@ 0x382
 8000adc:	4619      	mov	r1, r3
 8000ade:	4837      	ldr	r0, [pc, #220]	@ (8000bbc <StartDefaultTask+0x1b4>)
 8000ae0:	f7ff fbce 	bl	8000280 <UART_ReconfigureByCode>
		device.handlerModbusSlave.uModbusType = MB_SLAVE;
 8000ae4:	4b31      	ldr	r3, [pc, #196]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000ae6:	2203      	movs	r2, #3
 8000ae8:	f883 21cc 	strb.w	r2, [r3, #460]	@ 0x1cc
		device.handlerModbusSlave.port =  &MB_COM_UART;
 8000aec:	4b2f      	ldr	r3, [pc, #188]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000aee:	4a33      	ldr	r2, [pc, #204]	@ (8000bbc <StartDefaultTask+0x1b4>)
 8000af0:	f8c3 21d0 	str.w	r2, [r3, #464]	@ 0x1d0
		device.handlerModbusSlave.u8id = device.modbus_address;
 8000af4:	4b2d      	ldr	r3, [pc, #180]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000af6:	7a1a      	ldrb	r2, [r3, #8]
 8000af8:	4b2c      	ldr	r3, [pc, #176]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000afa:	f883 21d4 	strb.w	r2, [r3, #468]	@ 0x1d4
		device.handlerModbusSlave.u16timeOut = 1000;
 8000afe:	4b2b      	ldr	r3, [pc, #172]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b00:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000b04:	f8a3 226e 	strh.w	r2, [r3, #622]	@ 0x26e
		device.handlerModbusSlave.EN_Port = MB_COM_PORT;
 8000b08:	4b28      	ldr	r3, [pc, #160]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b0a:	4a2d      	ldr	r2, [pc, #180]	@ (8000bc0 <StartDefaultTask+0x1b8>)
 8000b0c:	f8c3 21d8 	str.w	r2, [r3, #472]	@ 0x1d8
		device.handlerModbusSlave.EN_Pin = MB_COM_PIN;
 8000b10:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b12:	2210      	movs	r2, #16
 8000b14:	f8a3 21dc 	strh.w	r2, [r3, #476]	@ 0x1dc
		device.handlerModbusSlave.u16regs = device.dataModbusSlave;
 8000b18:	4b24      	ldr	r3, [pc, #144]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000bc4 <StartDefaultTask+0x1bc>)
 8000b1c:	f8c3 2264 	str.w	r2, [r3, #612]	@ 0x264
		device.handlerModbusSlave.u16regsize= sizeof(device.dataModbusSlave)/sizeof(device.dataModbusSlave[0]);
 8000b20:	4b22      	ldr	r3, [pc, #136]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b22:	2237      	movs	r2, #55	@ 0x37
 8000b24:	f8a3 2270 	strh.w	r2, [r3, #624]	@ 0x270

		//Initialize Modbus library
		device.handlerModbusSlave.xTypeHW = USART_HW_DMA;
 8000b28:	4b20      	ldr	r3, [pc, #128]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b2a:	2204      	movs	r2, #4
 8000b2c:	f883 2310 	strb.w	r2, [r3, #784]	@ 0x310

		ModbusInit(&device.handlerModbusMaster);
 8000b30:	4825      	ldr	r0, [pc, #148]	@ (8000bc8 <StartDefaultTask+0x1c0>)
 8000b32:	f004 fd91 	bl	8005658 <ModbusInit>
		ModbusStart(&device.handlerModbusMaster);
 8000b36:	4824      	ldr	r0, [pc, #144]	@ (8000bc8 <StartDefaultTask+0x1c0>)
 8000b38:	f004 fe36 	bl	80057a8 <ModbusStart>

		ModbusInit(&device.handlerModbusSlave);
 8000b3c:	4823      	ldr	r0, [pc, #140]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b3e:	f004 fd8b 	bl	8005658 <ModbusInit>
		ModbusStart(&device.handlerModbusSlave);
 8000b42:	4822      	ldr	r0, [pc, #136]	@ (8000bcc <StartDefaultTask+0x1c4>)
 8000b44:	f004 fe30 	bl	80057a8 <ModbusStart>

		osSemaphoreRelease(binsemaModbusMasterHandle);
 8000b48:	4b16      	ldr	r3, [pc, #88]	@ (8000ba4 <StartDefaultTask+0x19c>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f006 fcc1 	bl	80074d4 <osSemaphoreRelease>
		osSemaphoreRelease(binsemaModbusSlaveHandle);
 8000b52:	4b15      	ldr	r3, [pc, #84]	@ (8000ba8 <StartDefaultTask+0x1a0>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4618      	mov	r0, r3
 8000b58:	f006 fcbc 	bl	80074d4 <osSemaphoreRelease>
	}

  for(;;)
  {
	  // Check Limit Switch
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000b5c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b60:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000b62:	f001 fdd7 	bl	8002714 <HAL_GPIO_ReadPin>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d007      	beq.n	8000b7c <StartDefaultTask+0x174>
			  || HAL_GPIO_ReadPin(LIMIT_SWITCH1_GPIO_Port, LIMIT_SWITCH1_Pin) == (GPIO_PinState)LS_ACTIVE ) {
 8000b6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000b70:	4810      	ldr	r0, [pc, #64]	@ (8000bb4 <StartDefaultTask+0x1ac>)
 8000b72:	f001 fdcf 	bl	8002714 <HAL_GPIO_ReadPin>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d105      	bne.n	8000b88 <StartDefaultTask+0x180>

		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_ACTIVE, 0);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2104      	movs	r1, #4
 8000b80:	480a      	ldr	r0, [pc, #40]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b82:	f004 fa2c 	bl	8004fde <HSM_Run>
 8000b86:	e008      	b.n	8000b9a <StartDefaultTask+0x192>
	  } else {
		  device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] = SLOT_EMPTY;
 8000b88:	4b08      	ldr	r3, [pc, #32]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f8a3 237a 	strh.w	r2, [r3, #890]	@ 0x37a
		  HSM_Run((HSM *)&device, HSME_SWITCH_LIMIT_PASSTIVE, 0);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2105      	movs	r1, #5
 8000b94:	4805      	ldr	r0, [pc, #20]	@ (8000bac <StartDefaultTask+0x1a4>)
 8000b96:	f004 fa22 	bl	8004fde <HSM_Run>
	  }
	  osDelay(10);
 8000b9a:	200a      	movs	r0, #10
 8000b9c:	f006 fba3 	bl	80072e6 <osDelay>
	  if (HAL_GPIO_ReadPin(LIMIT_SWITCH0_GPIO_Port, LIMIT_SWITCH0_Pin) == (GPIO_PinState)LS_ACTIVE
 8000ba0:	e7dc      	b.n	8000b5c <StartDefaultTask+0x154>
 8000ba2:	bf00      	nop
 8000ba4:	20000474 	.word	0x20000474
 8000ba8:	20000478 	.word	0x20000478
 8000bac:	200000e0 	.word	0x200000e0
 8000bb0:	20000558 	.word	0x20000558
 8000bb4:	40010c00 	.word	0x40010c00
 8000bb8:	20000234 	.word	0x20000234
 8000bbc:	20000510 	.word	0x20000510
 8000bc0:	40010800 	.word	0x40010800
 8000bc4:	200003f4 	.word	0x200003f4
 8000bc8:	200000ec 	.word	0x200000ec
 8000bcc:	200002ac 	.word	0x200002ac

08000bd0 <StartReadBatteryTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadBatteryTask */
void StartReadBatteryTask(void *argument)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af02      	add	r7, sp, #8
 8000bd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadBatteryTask */
  /* Infinite loop */
  uint32_t u32NotificationValue;
  static uint16_t timeout_count = 0;
  osSemaphoreAcquire(binsemaModbusMasterHandle, osWaitForever);
 8000bd8:	4b28      	ldr	r3, [pc, #160]	@ (8000c7c <StartReadBatteryTask+0xac>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	f04f 31ff 	mov.w	r1, #4294967295
 8000be0:	4618      	mov	r0, r3
 8000be2:	f006 fc25 	bl	8007430 <osSemaphoreAcquire>

  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8id = 0x10; // slave address
 8000be6:	4b26      	ldr	r3, [pc, #152]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000be8:	2210      	movs	r2, #16
 8000bea:	f883 21bc 	strb.w	r2, [r3, #444]	@ 0x1bc
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u8fct = 0x03; // function code (this one is registers read)
 8000bee:	4b24      	ldr	r3, [pc, #144]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000bf0:	2203      	movs	r2, #3
 8000bf2:	f883 21bd 	strb.w	r2, [r3, #445]	@ 0x1bd
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16RegAdd = 0x00; // start address in slave
 8000bf6:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	f8a3 21be 	strh.w	r2, [r3, #446]	@ 0x1be
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16CoilsNo = TOTAL_BAT_REGISTERS; // number of elements (coils or registers) to read
 8000bfe:	4b20      	ldr	r3, [pc, #128]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c00:	2233      	movs	r2, #51	@ 0x33
 8000c02:	f8a3 21c0 	strh.w	r2, [r3, #448]	@ 0x1c0
  device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA].u16reg = device.dataModbusMaster; // pointer to a memory array
 8000c06:	4b1e      	ldr	r3, [pc, #120]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <StartReadBatteryTask+0xb4>)
 8000c0a:	f8c3 21c4 	str.w	r2, [r3, #452]	@ 0x1c4
  for(;;)
  {
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c10:	f8b3 337a 	ldrh.w	r3, [r3, #890]	@ 0x37a
 8000c14:	2b01      	cmp	r3, #1
 8000c16:	d12d      	bne.n	8000c74 <StartReadBatteryTask+0xa4>
		ModbusQuery(&device.handlerModbusMaster, device.telegramMaster[TELE_MASTER_READ_FULL_BAT_DATA]);
 8000c18:	4b19      	ldr	r3, [pc, #100]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c1a:	f8d3 21c8 	ldr.w	r2, [r3, #456]	@ 0x1c8
 8000c1e:	9200      	str	r2, [sp, #0]
 8000c20:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000c24:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c26:	4818      	ldr	r0, [pc, #96]	@ (8000c88 <StartReadBatteryTask+0xb8>)
 8000c28:	f004 ffbe 	bl	8005ba8 <ModbusQuery>
		u32NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8000c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000c30:	2001      	movs	r0, #1
 8000c32:	f008 fe15 	bl	8009860 <ulTaskNotifyTake>
 8000c36:	60f8      	str	r0, [r7, #12]
		if(u32NotificationValue != OP_OK_QUERY) {
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2b14      	cmp	r3, #20
 8000c3c:	d008      	beq.n	8000c50 <StartReadBatteryTask+0x80>
			timeout_count = 0;
 8000c3e:	4b13      	ldr	r3, [pc, #76]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	801a      	strh	r2, [r3, #0]
			HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_OK, 0);
 8000c44:	2200      	movs	r2, #0
 8000c46:	2106      	movs	r1, #6
 8000c48:	480d      	ldr	r0, [pc, #52]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c4a:	f004 f9c8 	bl	8004fde <HSM_Run>
 8000c4e:	e011      	b.n	8000c74 <StartReadBatteryTask+0xa4>
		} else {
			if(++timeout_count >= 5) {
 8000c50:	4b0e      	ldr	r3, [pc, #56]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c52:	881b      	ldrh	r3, [r3, #0]
 8000c54:	3301      	adds	r3, #1
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4b0c      	ldr	r3, [pc, #48]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c5a:	801a      	strh	r2, [r3, #0]
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c5e:	881b      	ldrh	r3, [r3, #0]
 8000c60:	2b04      	cmp	r3, #4
 8000c62:	d907      	bls.n	8000c74 <StartReadBatteryTask+0xa4>
				timeout_count = 5;
 8000c64:	4b09      	ldr	r3, [pc, #36]	@ (8000c8c <StartReadBatteryTask+0xbc>)
 8000c66:	2205      	movs	r2, #5
 8000c68:	801a      	strh	r2, [r3, #0]
				HSM_Run((HSM *)&device, HSME_BAT_RECEIVED_TIMEOUT, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2107      	movs	r1, #7
 8000c6e:	4804      	ldr	r0, [pc, #16]	@ (8000c80 <StartReadBatteryTask+0xb0>)
 8000c70:	f004 f9b5 	bl	8004fde <HSM_Run>
		}
	} else {

	}

    osDelay(100);
 8000c74:	2064      	movs	r0, #100	@ 0x64
 8000c76:	f006 fb36 	bl	80072e6 <osDelay>
	if(device.dataModbusSlave[REG_STA_IS_PIN_IN_SLOT] == SLOT_FULL) {
 8000c7a:	e7c8      	b.n	8000c0e <StartReadBatteryTask+0x3e>
 8000c7c:	20000474 	.word	0x20000474
 8000c80:	200000e0 	.word	0x200000e0
 8000c84:	20000234 	.word	0x20000234
 8000c88:	200000ec 	.word	0x200000ec
 8000c8c:	2000047c 	.word	0x2000047c

08000c90 <StartCommTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartCommTask */
void StartCommTask(void *argument)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartCommTask */
  /* Infinite loop */
  osSemaphoreAcquire(binsemaModbusSlaveHandle, osWaitForever);
 8000c98:	4b0d      	ldr	r3, [pc, #52]	@ (8000cd0 <StartCommTask+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f006 fbc5 	bl	8007430 <osSemaphoreAcquire>
  for(;;)
  {
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000ca6:	4b0b      	ldr	r3, [pc, #44]	@ (8000cd4 <StartCommTask+0x44>)
 8000ca8:	f8d3 3288 	ldr.w	r3, [r3, #648]	@ 0x288
 8000cac:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f007 fa6f 	bl	8008194 <xQueueSemaphoreTake>
	xSemaphoreGive(device.handlerModbusSlave.ModBusSphrHandle);
 8000cb6:	4b07      	ldr	r3, [pc, #28]	@ (8000cd4 <StartCommTask+0x44>)
 8000cb8:	f8d3 0288 	ldr.w	r0, [r3, #648]	@ 0x288
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	2100      	movs	r1, #0
 8000cc2:	f006 ff55 	bl	8007b70 <xQueueGenericSend>
	osDelay(100);
 8000cc6:	2064      	movs	r0, #100	@ 0x64
 8000cc8:	f006 fb0d 	bl	80072e6 <osDelay>
	xSemaphoreTake(device.handlerModbusSlave.ModBusSphrHandle , portMAX_DELAY);
 8000ccc:	bf00      	nop
 8000cce:	e7ea      	b.n	8000ca6 <StartCommTask+0x16>
 8000cd0:	20000478 	.word	0x20000478
 8000cd4:	200000e0 	.word	0x200000e0

08000cd8 <ModbusSlave_TxCompleteCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void ModbusSlave_TxCompleteCallback(modbusHandler_t *modH)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	6078      	str	r0, [r7, #4]
	if(modH == &device.handlerModbusSlave) {
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	4a06      	ldr	r2, [pc, #24]	@ (8000cfc <ModbusSlave_TxCompleteCallback+0x24>)
 8000ce4:	4293      	cmp	r3, r2
 8000ce6:	d104      	bne.n	8000cf2 <ModbusSlave_TxCompleteCallback+0x1a>
    HSM_Run((HSM *)&device, HSME_COMM_RECEIVED_OK, 0);
 8000ce8:	2200      	movs	r2, #0
 8000cea:	2108      	movs	r1, #8
 8000cec:	4804      	ldr	r0, [pc, #16]	@ (8000d00 <ModbusSlave_TxCompleteCallback+0x28>)
 8000cee:	f004 f976 	bl	8004fde <HSM_Run>
	}
}
 8000cf2:	bf00      	nop
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	200002ac 	.word	0x200002ac
 8000d00:	200000e0 	.word	0x200000e0

08000d04 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b088      	sub	sp, #32
 8000d08:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0a:	f107 0310 	add.w	r3, r7, #16
 8000d0e:	2200      	movs	r2, #0
 8000d10:	601a      	str	r2, [r3, #0]
 8000d12:	605a      	str	r2, [r3, #4]
 8000d14:	609a      	str	r2, [r3, #8]
 8000d16:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d18:	4b34      	ldr	r3, [pc, #208]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d1a:	699b      	ldr	r3, [r3, #24]
 8000d1c:	4a33      	ldr	r2, [pc, #204]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d1e:	f043 0320 	orr.w	r3, r3, #32
 8000d22:	6193      	str	r3, [r2, #24]
 8000d24:	4b31      	ldr	r3, [pc, #196]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d26:	699b      	ldr	r3, [r3, #24]
 8000d28:	f003 0320 	and.w	r3, r3, #32
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d30:	4b2e      	ldr	r3, [pc, #184]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d32:	699b      	ldr	r3, [r3, #24]
 8000d34:	4a2d      	ldr	r2, [pc, #180]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d36:	f043 0304 	orr.w	r3, r3, #4
 8000d3a:	6193      	str	r3, [r2, #24]
 8000d3c:	4b2b      	ldr	r3, [pc, #172]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	f003 0304 	and.w	r3, r3, #4
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d48:	4b28      	ldr	r3, [pc, #160]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d4a:	699b      	ldr	r3, [r3, #24]
 8000d4c:	4a27      	ldr	r2, [pc, #156]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d4e:	f043 0308 	orr.w	r3, r3, #8
 8000d52:	6193      	str	r3, [r2, #24]
 8000d54:	4b25      	ldr	r3, [pc, #148]	@ (8000dec <MX_GPIO_Init+0xe8>)
 8000d56:	699b      	ldr	r3, [r3, #24]
 8000d58:	f003 0308 	and.w	r3, r3, #8
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin, GPIO_PIN_RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	f44f 61a2 	mov.w	r1, #1296	@ 0x510
 8000d66:	4822      	ldr	r0, [pc, #136]	@ (8000df0 <MX_GPIO_Init+0xec>)
 8000d68:	f001 fceb 	bl	8002742 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin, GPIO_PIN_RESET);
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	f44f 5187 	mov.w	r1, #4320	@ 0x10e0
 8000d72:	4820      	ldr	r0, [pc, #128]	@ (8000df4 <MX_GPIO_Init+0xf0>)
 8000d74:	f001 fce5 	bl	8002742 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : RS4851_TXEN_Pin CHARGE_CTRL_Pin EMERGENCY_Pin */
  GPIO_InitStruct.Pin = RS4851_TXEN_Pin|CHARGE_CTRL_Pin|EMERGENCY_Pin;
 8000d78:	f44f 63a2 	mov.w	r3, #1296	@ 0x510
 8000d7c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d7e:	2301      	movs	r3, #1
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d86:	2302      	movs	r3, #2
 8000d88:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8a:	f107 0310 	add.w	r3, r7, #16
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4817      	ldr	r0, [pc, #92]	@ (8000df0 <MX_GPIO_Init+0xec>)
 8000d92:	f001 fa7f 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pin : RD_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = RD_VOLTAGE_Pin;
 8000d96:	2340      	movs	r3, #64	@ 0x40
 8000d98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(RD_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8000d9e:	f107 0310 	add.w	r3, r7, #16
 8000da2:	4619      	mov	r1, r3
 8000da4:	4812      	ldr	r0, [pc, #72]	@ (8000df0 <MX_GPIO_Init+0xec>)
 8000da6:	f001 fa75 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : ADDR4_Pin ADDR3_Pin ADDR2_Pin ADDR1_Pin
                           ADDR0_Pin LIMIT_SWITCH0_Pin LIMIT_SWITCH1_Pin */
  GPIO_InitStruct.Pin = ADDR4_Pin|ADDR3_Pin|ADDR2_Pin|ADDR1_Pin
 8000daa:	f240 331f 	movw	r3, #799	@ 0x31f
 8000dae:	613b      	str	r3, [r7, #16]
                          |ADDR0_Pin|LIMIT_SWITCH0_Pin|LIMIT_SWITCH1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000db4:	2301      	movs	r3, #1
 8000db6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000db8:	f107 0310 	add.w	r3, r7, #16
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	480d      	ldr	r0, [pc, #52]	@ (8000df4 <MX_GPIO_Init+0xf0>)
 8000dc0:	f001 fa68 	bl	8002294 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS4852_TXEN_Pin LED_STT_Pin LED_RUN_Pin LED_FAULT_Pin */
  GPIO_InitStruct.Pin = RS4852_TXEN_Pin|LED_STT_Pin|LED_RUN_Pin|LED_FAULT_Pin;
 8000dc4:	f44f 5387 	mov.w	r3, #4320	@ 0x10e0
 8000dc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dd6:	f107 0310 	add.w	r3, r7, #16
 8000dda:	4619      	mov	r1, r3
 8000ddc:	4805      	ldr	r0, [pc, #20]	@ (8000df4 <MX_GPIO_Init+0xf0>)
 8000dde:	f001 fa59 	bl	8002294 <HAL_GPIO_Init>

}
 8000de2:	bf00      	nop
 8000de4:	3720      	adds	r7, #32
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40021000 	.word	0x40021000
 8000df0:	40010800 	.word	0x40010800
 8000df4:	40010c00 	.word	0x40010c00

08000df8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dfc:	f000 fc08 	bl	8001610 <HAL_Init>
  /* USER CODE BEGIN Init */
//  DWT_Init();
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e00:	f000 f812 	bl	8000e28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e04:	f7ff ff7e 	bl	8000d04 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e08:	f7ff fd3a 	bl	8000880 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e0c:	f000 f9fa 	bl	8001204 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8000e10:	f000 fa22 	bl	8001258 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8000e14:	f000 f986 	bl	8001124 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000e18:	f006 f980 	bl	800711c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e1c:	f7ff fdae 	bl	800097c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e20:	f006 f99e 	bl	8007160 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <main+0x2c>

08000e28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b090      	sub	sp, #64	@ 0x40
 8000e2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e2e:	f107 0318 	add.w	r3, r7, #24
 8000e32:	2228      	movs	r2, #40	@ 0x28
 8000e34:	2100      	movs	r1, #0
 8000e36:	4618      	mov	r0, r3
 8000e38:	f009 feee 	bl	800ac18 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e3c:	1d3b      	adds	r3, r7, #4
 8000e3e:	2200      	movs	r2, #0
 8000e40:	601a      	str	r2, [r3, #0]
 8000e42:	605a      	str	r2, [r3, #4]
 8000e44:	609a      	str	r2, [r3, #8]
 8000e46:	60da      	str	r2, [r3, #12]
 8000e48:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000e4a:	2301      	movs	r3, #1
 8000e4c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000e4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e52:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000e54:	2300      	movs	r3, #0
 8000e56:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e5c:	2302      	movs	r3, #2
 8000e5e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000e60:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000e66:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000e6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6c:	f107 0318 	add.w	r3, r7, #24
 8000e70:	4618      	mov	r0, r3
 8000e72:	f001 fc97 	bl	80027a4 <HAL_RCC_OscConfig>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000e7c:	f000 f832 	bl	8000ee4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e80:	230f      	movs	r3, #15
 8000e82:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e84:	2302      	movs	r3, #2
 8000e86:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e88:	2300      	movs	r3, #0
 8000e8a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000e90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e92:	2300      	movs	r3, #0
 8000e94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	2102      	movs	r1, #2
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f001 ff04 	bl	8002ca8 <HAL_RCC_ClockConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000ea6:	f000 f81d 	bl	8000ee4 <Error_Handler>
  }
}
 8000eaa:	bf00      	nop
 8000eac:	3740      	adds	r7, #64	@ 0x40
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
	...

08000eb4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4a07      	ldr	r2, [pc, #28]	@ (8000ee0 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000ec2:	4293      	cmp	r3, r2
 8000ec4:	d101      	bne.n	8000eca <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ec6:	f000 fbb9 	bl	800163c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == HSM_TIM) {
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ed2:	d101      	bne.n	8000ed8 <HAL_TIM_PeriodElapsedCallback+0x24>
	  HSM_TIM_IRQHandler();
 8000ed4:	f004 fa5c 	bl	8005390 <HSM_TIM_IRQHandler>
  }
  /* USER CODE END Callback 1 */
}
 8000ed8:	bf00      	nop
 8000eda:	3708      	adds	r7, #8
 8000edc:	46bd      	mov	sp, r7
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	40012c00 	.word	0x40012c00

08000ee4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ee8:	b672      	cpsid	i
}
 8000eea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eec:	bf00      	nop
 8000eee:	e7fd      	b.n	8000eec <Error_Handler+0x8>

08000ef0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b084      	sub	sp, #16
 8000ef4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ef6:	4b18      	ldr	r3, [pc, #96]	@ (8000f58 <HAL_MspInit+0x68>)
 8000ef8:	699b      	ldr	r3, [r3, #24]
 8000efa:	4a17      	ldr	r2, [pc, #92]	@ (8000f58 <HAL_MspInit+0x68>)
 8000efc:	f043 0301 	orr.w	r3, r3, #1
 8000f00:	6193      	str	r3, [r2, #24]
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <HAL_MspInit+0x68>)
 8000f04:	699b      	ldr	r3, [r3, #24]
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	60bb      	str	r3, [r7, #8]
 8000f0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f0e:	4b12      	ldr	r3, [pc, #72]	@ (8000f58 <HAL_MspInit+0x68>)
 8000f10:	69db      	ldr	r3, [r3, #28]
 8000f12:	4a11      	ldr	r2, [pc, #68]	@ (8000f58 <HAL_MspInit+0x68>)
 8000f14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f18:	61d3      	str	r3, [r2, #28]
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f58 <HAL_MspInit+0x68>)
 8000f1c:	69db      	ldr	r3, [r3, #28]
 8000f1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f22:	607b      	str	r3, [r7, #4]
 8000f24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000f26:	2200      	movs	r2, #0
 8000f28:	210f      	movs	r1, #15
 8000f2a:	f06f 0001 	mvn.w	r0, #1
 8000f2e:	f000 fc7a 	bl	8001826 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000f32:	4b0a      	ldr	r3, [pc, #40]	@ (8000f5c <HAL_MspInit+0x6c>)
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	60fb      	str	r3, [r7, #12]
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000f3e:	60fb      	str	r3, [r7, #12]
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	4a04      	ldr	r2, [pc, #16]	@ (8000f5c <HAL_MspInit+0x6c>)
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f4e:	bf00      	nop
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	40010000 	.word	0x40010000

08000f60 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08c      	sub	sp, #48	@ 0x30
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000f76:	4b2e      	ldr	r3, [pc, #184]	@ (8001030 <HAL_InitTick+0xd0>)
 8000f78:	699b      	ldr	r3, [r3, #24]
 8000f7a:	4a2d      	ldr	r2, [pc, #180]	@ (8001030 <HAL_InitTick+0xd0>)
 8000f7c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f80:	6193      	str	r3, [r2, #24]
 8000f82:	4b2b      	ldr	r3, [pc, #172]	@ (8001030 <HAL_InitTick+0xd0>)
 8000f84:	699b      	ldr	r3, [r3, #24]
 8000f86:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000f8a:	60bb      	str	r3, [r7, #8]
 8000f8c:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f8e:	f107 020c 	add.w	r2, r7, #12
 8000f92:	f107 0310 	add.w	r3, r7, #16
 8000f96:	4611      	mov	r1, r2
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 fff5 	bl	8002f88 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000f9e:	f001 ffdf 	bl	8002f60 <HAL_RCC_GetPCLK2Freq>
 8000fa2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fa6:	4a23      	ldr	r2, [pc, #140]	@ (8001034 <HAL_InitTick+0xd4>)
 8000fa8:	fba2 2303 	umull	r2, r3, r2, r3
 8000fac:	0c9b      	lsrs	r3, r3, #18
 8000fae:	3b01      	subs	r3, #1
 8000fb0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000fb2:	4b21      	ldr	r3, [pc, #132]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fb4:	4a21      	ldr	r2, [pc, #132]	@ (800103c <HAL_InitTick+0xdc>)
 8000fb6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fbe:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000fc0:	4a1d      	ldr	r2, [pc, #116]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000fc4:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fcc:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fd2:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000fd8:	4817      	ldr	r0, [pc, #92]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fda:	f002 f823 	bl	8003024 <HAL_TIM_Base_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000fe4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d11b      	bne.n	8001024 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000fec:	4812      	ldr	r0, [pc, #72]	@ (8001038 <HAL_InitTick+0xd8>)
 8000fee:	f002 f869 	bl	80030c4 <HAL_TIM_Base_Start_IT>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000ff8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d111      	bne.n	8001024 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001000:	2019      	movs	r0, #25
 8001002:	f000 fc2c 	bl	800185e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2b0f      	cmp	r3, #15
 800100a:	d808      	bhi.n	800101e <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 800100c:	2200      	movs	r2, #0
 800100e:	6879      	ldr	r1, [r7, #4]
 8001010:	2019      	movs	r0, #25
 8001012:	f000 fc08 	bl	8001826 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <HAL_InitTick+0xe0>)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6013      	str	r3, [r2, #0]
 800101c:	e002      	b.n	8001024 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800101e:	2301      	movs	r3, #1
 8001020:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001024:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001028:	4618      	mov	r0, r3
 800102a:	3730      	adds	r7, #48	@ 0x30
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	40021000 	.word	0x40021000
 8001034:	431bde83 	.word	0x431bde83
 8001038:	20000480 	.word	0x20000480
 800103c:	40012c00 	.word	0x40012c00
 8001040:	2000001c 	.word	0x2000001c

08001044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001048:	bf00      	nop
 800104a:	e7fd      	b.n	8001048 <NMI_Handler+0x4>

0800104c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001050:	bf00      	nop
 8001052:	e7fd      	b.n	8001050 <HardFault_Handler+0x4>

08001054 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001058:	bf00      	nop
 800105a:	e7fd      	b.n	8001058 <MemManage_Handler+0x4>

0800105c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001060:	bf00      	nop
 8001062:	e7fd      	b.n	8001060 <BusFault_Handler+0x4>

08001064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001068:	bf00      	nop
 800106a:	e7fd      	b.n	8001068 <UsageFault_Handler+0x4>

0800106c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr

08001078 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 800107c:	4802      	ldr	r0, [pc, #8]	@ (8001088 <DMA1_Channel2_IRQHandler+0x10>)
 800107e:	f000 fdd5 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	2000066c 	.word	0x2000066c

0800108c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8001090:	4802      	ldr	r0, [pc, #8]	@ (800109c <DMA1_Channel3_IRQHandler+0x10>)
 8001092:	f000 fdcb 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001096:	bf00      	nop
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000628 	.word	0x20000628

080010a0 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80010a4:	4802      	ldr	r0, [pc, #8]	@ (80010b0 <DMA1_Channel6_IRQHandler+0x10>)
 80010a6:	f000 fdc1 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80010aa:	bf00      	nop
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	200005a0 	.word	0x200005a0

080010b4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80010b8:	4802      	ldr	r0, [pc, #8]	@ (80010c4 <DMA1_Channel7_IRQHandler+0x10>)
 80010ba:	f000 fdb7 	bl	8001c2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	200005e4 	.word	0x200005e4

080010c8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80010cc:	4802      	ldr	r0, [pc, #8]	@ (80010d8 <TIM1_UP_IRQHandler+0x10>)
 80010ce:	f002 f84b 	bl	8003168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80010d2:	bf00      	nop
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	20000480 	.word	0x20000480

080010dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010e0:	4802      	ldr	r0, [pc, #8]	@ (80010ec <TIM2_IRQHandler+0x10>)
 80010e2:	f002 f841 	bl	8003168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	200004c8 	.word	0x200004c8

080010f0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80010f4:	4802      	ldr	r0, [pc, #8]	@ (8001100 <USART2_IRQHandler+0x10>)
 80010f6:	f002 fe5d 	bl	8003db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80010fa:	bf00      	nop
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20000510 	.word	0x20000510

08001104 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001108:	4802      	ldr	r0, [pc, #8]	@ (8001114 <USART3_IRQHandler+0x10>)
 800110a:	f002 fe53 	bl	8003db4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800110e:	bf00      	nop
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	20000558 	.word	0x20000558

08001118 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001118:	b480      	push	{r7}
 800111a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800111c:	bf00      	nop
 800111e:	46bd      	mov	sp, r7
 8001120:	bc80      	pop	{r7}
 8001122:	4770      	bx	lr

08001124 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b086      	sub	sp, #24
 8001128:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800112a:	f107 0308 	add.w	r3, r7, #8
 800112e:	2200      	movs	r2, #0
 8001130:	601a      	str	r2, [r3, #0]
 8001132:	605a      	str	r2, [r3, #4]
 8001134:	609a      	str	r2, [r3, #8]
 8001136:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001138:	463b      	mov	r3, r7
 800113a:	2200      	movs	r2, #0
 800113c:	601a      	str	r2, [r3, #0]
 800113e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001140:	4b1d      	ldr	r3, [pc, #116]	@ (80011b8 <MX_TIM2_Init+0x94>)
 8001142:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001146:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200-1;
 8001148:	4b1b      	ldr	r3, [pc, #108]	@ (80011b8 <MX_TIM2_Init+0x94>)
 800114a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800114e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001150:	4b19      	ldr	r3, [pc, #100]	@ (80011b8 <MX_TIM2_Init+0x94>)
 8001152:	2200      	movs	r2, #0
 8001154:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8001156:	4b18      	ldr	r3, [pc, #96]	@ (80011b8 <MX_TIM2_Init+0x94>)
 8001158:	2209      	movs	r2, #9
 800115a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800115c:	4b16      	ldr	r3, [pc, #88]	@ (80011b8 <MX_TIM2_Init+0x94>)
 800115e:	2200      	movs	r2, #0
 8001160:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001162:	4b15      	ldr	r3, [pc, #84]	@ (80011b8 <MX_TIM2_Init+0x94>)
 8001164:	2200      	movs	r2, #0
 8001166:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001168:	4813      	ldr	r0, [pc, #76]	@ (80011b8 <MX_TIM2_Init+0x94>)
 800116a:	f001 ff5b 	bl	8003024 <HAL_TIM_Base_Init>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001174:	f7ff feb6 	bl	8000ee4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001178:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800117c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800117e:	f107 0308 	add.w	r3, r7, #8
 8001182:	4619      	mov	r1, r3
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <MX_TIM2_Init+0x94>)
 8001186:	f002 f8df 	bl	8003348 <HAL_TIM_ConfigClockSource>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001190:	f7ff fea8 	bl	8000ee4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001194:	2300      	movs	r3, #0
 8001196:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001198:	2300      	movs	r3, #0
 800119a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800119c:	463b      	mov	r3, r7
 800119e:	4619      	mov	r1, r3
 80011a0:	4805      	ldr	r0, [pc, #20]	@ (80011b8 <MX_TIM2_Init+0x94>)
 80011a2:	f002 fac1 	bl	8003728 <HAL_TIMEx_MasterConfigSynchronization>
 80011a6:	4603      	mov	r3, r0
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d001      	beq.n	80011b0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80011ac:	f7ff fe9a 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011b0:	bf00      	nop
 80011b2:	3718      	adds	r7, #24
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	200004c8 	.word	0x200004c8

080011bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b084      	sub	sp, #16
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011cc:	d113      	bne.n	80011f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001200 <HAL_TIM_Base_MspInit+0x44>)
 80011d0:	69db      	ldr	r3, [r3, #28]
 80011d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001200 <HAL_TIM_Base_MspInit+0x44>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	61d3      	str	r3, [r2, #28]
 80011da:	4b09      	ldr	r3, [pc, #36]	@ (8001200 <HAL_TIM_Base_MspInit+0x44>)
 80011dc:	69db      	ldr	r3, [r3, #28]
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	60fb      	str	r3, [r7, #12]
 80011e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2105      	movs	r1, #5
 80011ea:	201c      	movs	r0, #28
 80011ec:	f000 fb1b 	bl	8001826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011f0:	201c      	movs	r0, #28
 80011f2:	f000 fb34 	bl	800185e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011f6:	bf00      	nop
 80011f8:	3710      	adds	r7, #16
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001208:	4b11      	ldr	r3, [pc, #68]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 800120a:	4a12      	ldr	r2, [pc, #72]	@ (8001254 <MX_USART2_UART_Init+0x50>)
 800120c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800120e:	4b10      	ldr	r3, [pc, #64]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 8001210:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001214:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001216:	4b0e      	ldr	r3, [pc, #56]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 8001218:	2200      	movs	r2, #0
 800121a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800121c:	4b0c      	ldr	r3, [pc, #48]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 800121e:	2200      	movs	r2, #0
 8001220:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001222:	4b0b      	ldr	r3, [pc, #44]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 8001224:	2200      	movs	r2, #0
 8001226:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001228:	4b09      	ldr	r3, [pc, #36]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 800122a:	220c      	movs	r2, #12
 800122c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122e:	4b08      	ldr	r3, [pc, #32]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 8001230:	2200      	movs	r2, #0
 8001232:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001234:	4b06      	ldr	r3, [pc, #24]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 8001236:	2200      	movs	r2, #0
 8001238:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800123a:	4805      	ldr	r0, [pc, #20]	@ (8001250 <MX_USART2_UART_Init+0x4c>)
 800123c:	f002 fae4 	bl	8003808 <HAL_UART_Init>
 8001240:	4603      	mov	r3, r0
 8001242:	2b00      	cmp	r3, #0
 8001244:	d001      	beq.n	800124a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001246:	f7ff fe4d 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	20000510 	.word	0x20000510
 8001254:	40004400 	.word	0x40004400

08001258 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800125c:	4b11      	ldr	r3, [pc, #68]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 800125e:	4a12      	ldr	r2, [pc, #72]	@ (80012a8 <MX_USART3_UART_Init+0x50>)
 8001260:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001262:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 8001264:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001268:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b0e      	ldr	r3, [pc, #56]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0c      	ldr	r3, [pc, #48]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0b      	ldr	r3, [pc, #44]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b08      	ldr	r3, [pc, #32]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800128e:	4805      	ldr	r0, [pc, #20]	@ (80012a4 <MX_USART3_UART_Init+0x4c>)
 8001290:	f002 faba 	bl	8003808 <HAL_UART_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800129a:	f7ff fe23 	bl	8000ee4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20000558 	.word	0x20000558
 80012a8:	40004800 	.word	0x40004800

080012ac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08a      	sub	sp, #40	@ 0x28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b4:	f107 0318 	add.w	r3, r7, #24
 80012b8:	2200      	movs	r2, #0
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	605a      	str	r2, [r3, #4]
 80012be:	609a      	str	r2, [r3, #8]
 80012c0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART2)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a8c      	ldr	r2, [pc, #560]	@ (80014f8 <HAL_UART_MspInit+0x24c>)
 80012c8:	4293      	cmp	r3, r2
 80012ca:	f040 8085 	bne.w	80013d8 <HAL_UART_MspInit+0x12c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80012ce:	4b8b      	ldr	r3, [pc, #556]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	4a8a      	ldr	r2, [pc, #552]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012d8:	61d3      	str	r3, [r2, #28]
 80012da:	4b88      	ldr	r3, [pc, #544]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012e2:	617b      	str	r3, [r7, #20]
 80012e4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e6:	4b85      	ldr	r3, [pc, #532]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	4a84      	ldr	r2, [pc, #528]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012ec:	f043 0304 	orr.w	r3, r3, #4
 80012f0:	6193      	str	r3, [r2, #24]
 80012f2:	4b82      	ldr	r3, [pc, #520]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	f003 0304 	and.w	r3, r3, #4
 80012fa:	613b      	str	r3, [r7, #16]
 80012fc:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = RS4851_DI_Pin;
 80012fe:	2304      	movs	r3, #4
 8001300:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001302:	2302      	movs	r3, #2
 8001304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001306:	2303      	movs	r3, #3
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4851_DI_GPIO_Port, &GPIO_InitStruct);
 800130a:	f107 0318 	add.w	r3, r7, #24
 800130e:	4619      	mov	r1, r3
 8001310:	487b      	ldr	r0, [pc, #492]	@ (8001500 <HAL_UART_MspInit+0x254>)
 8001312:	f000 ffbf 	bl	8002294 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS4851_RO_Pin;
 8001316:	2308      	movs	r3, #8
 8001318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800131a:	2300      	movs	r3, #0
 800131c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4851_RO_GPIO_Port, &GPIO_InitStruct);
 8001322:	f107 0318 	add.w	r3, r7, #24
 8001326:	4619      	mov	r1, r3
 8001328:	4875      	ldr	r0, [pc, #468]	@ (8001500 <HAL_UART_MspInit+0x254>)
 800132a:	f000 ffb3 	bl	8002294 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800132e:	4b75      	ldr	r3, [pc, #468]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001330:	4a75      	ldr	r2, [pc, #468]	@ (8001508 <HAL_UART_MspInit+0x25c>)
 8001332:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001334:	4b73      	ldr	r3, [pc, #460]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001336:	2200      	movs	r2, #0
 8001338:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800133a:	4b72      	ldr	r3, [pc, #456]	@ (8001504 <HAL_UART_MspInit+0x258>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001340:	4b70      	ldr	r3, [pc, #448]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001342:	2280      	movs	r2, #128	@ 0x80
 8001344:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001346:	4b6f      	ldr	r3, [pc, #444]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800134c:	4b6d      	ldr	r3, [pc, #436]	@ (8001504 <HAL_UART_MspInit+0x258>)
 800134e:	2200      	movs	r2, #0
 8001350:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001352:	4b6c      	ldr	r3, [pc, #432]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001358:	4b6a      	ldr	r3, [pc, #424]	@ (8001504 <HAL_UART_MspInit+0x258>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800135e:	4869      	ldr	r0, [pc, #420]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001360:	f000 fa9a 	bl	8001898 <HAL_DMA_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800136a:	f7ff fdbb 	bl	8000ee4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4a64      	ldr	r2, [pc, #400]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001372:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001374:	4a63      	ldr	r2, [pc, #396]	@ (8001504 <HAL_UART_MspInit+0x258>)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 800137a:	4b64      	ldr	r3, [pc, #400]	@ (800150c <HAL_UART_MspInit+0x260>)
 800137c:	4a64      	ldr	r2, [pc, #400]	@ (8001510 <HAL_UART_MspInit+0x264>)
 800137e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001380:	4b62      	ldr	r3, [pc, #392]	@ (800150c <HAL_UART_MspInit+0x260>)
 8001382:	2210      	movs	r2, #16
 8001384:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001386:	4b61      	ldr	r3, [pc, #388]	@ (800150c <HAL_UART_MspInit+0x260>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800138c:	4b5f      	ldr	r3, [pc, #380]	@ (800150c <HAL_UART_MspInit+0x260>)
 800138e:	2280      	movs	r2, #128	@ 0x80
 8001390:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001392:	4b5e      	ldr	r3, [pc, #376]	@ (800150c <HAL_UART_MspInit+0x260>)
 8001394:	2200      	movs	r2, #0
 8001396:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001398:	4b5c      	ldr	r3, [pc, #368]	@ (800150c <HAL_UART_MspInit+0x260>)
 800139a:	2200      	movs	r2, #0
 800139c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800139e:	4b5b      	ldr	r3, [pc, #364]	@ (800150c <HAL_UART_MspInit+0x260>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80013a4:	4b59      	ldr	r3, [pc, #356]	@ (800150c <HAL_UART_MspInit+0x260>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80013aa:	4858      	ldr	r0, [pc, #352]	@ (800150c <HAL_UART_MspInit+0x260>)
 80013ac:	f000 fa74 	bl	8001898 <HAL_DMA_Init>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <HAL_UART_MspInit+0x10e>
    {
      Error_Handler();
 80013b6:	f7ff fd95 	bl	8000ee4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a53      	ldr	r2, [pc, #332]	@ (800150c <HAL_UART_MspInit+0x260>)
 80013be:	639a      	str	r2, [r3, #56]	@ 0x38
 80013c0:	4a52      	ldr	r2, [pc, #328]	@ (800150c <HAL_UART_MspInit+0x260>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80013c6:	2200      	movs	r2, #0
 80013c8:	2105      	movs	r1, #5
 80013ca:	2026      	movs	r0, #38	@ 0x26
 80013cc:	f000 fa2b 	bl	8001826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80013d0:	2026      	movs	r0, #38	@ 0x26
 80013d2:	f000 fa44 	bl	800185e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80013d6:	e08b      	b.n	80014f0 <HAL_UART_MspInit+0x244>
  else if(uartHandle->Instance==USART3)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a4d      	ldr	r2, [pc, #308]	@ (8001514 <HAL_UART_MspInit+0x268>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	f040 8086 	bne.w	80014f0 <HAL_UART_MspInit+0x244>
    __HAL_RCC_USART3_CLK_ENABLE();
 80013e4:	4b45      	ldr	r3, [pc, #276]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80013e6:	69db      	ldr	r3, [r3, #28]
 80013e8:	4a44      	ldr	r2, [pc, #272]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80013ea:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80013ee:	61d3      	str	r3, [r2, #28]
 80013f0:	4b42      	ldr	r3, [pc, #264]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80013f2:	69db      	ldr	r3, [r3, #28]
 80013f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80013f8:	60fb      	str	r3, [r7, #12]
 80013fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013fc:	4b3f      	ldr	r3, [pc, #252]	@ (80014fc <HAL_UART_MspInit+0x250>)
 80013fe:	699b      	ldr	r3, [r3, #24]
 8001400:	4a3e      	ldr	r2, [pc, #248]	@ (80014fc <HAL_UART_MspInit+0x250>)
 8001402:	f043 0308 	orr.w	r3, r3, #8
 8001406:	6193      	str	r3, [r2, #24]
 8001408:	4b3c      	ldr	r3, [pc, #240]	@ (80014fc <HAL_UART_MspInit+0x250>)
 800140a:	699b      	ldr	r3, [r3, #24]
 800140c:	f003 0308 	and.w	r3, r3, #8
 8001410:	60bb      	str	r3, [r7, #8]
 8001412:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RS4852_DI_Pin;
 8001414:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800141a:	2302      	movs	r3, #2
 800141c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800141e:	2303      	movs	r3, #3
 8001420:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(RS4852_DI_GPIO_Port, &GPIO_InitStruct);
 8001422:	f107 0318 	add.w	r3, r7, #24
 8001426:	4619      	mov	r1, r3
 8001428:	483b      	ldr	r0, [pc, #236]	@ (8001518 <HAL_UART_MspInit+0x26c>)
 800142a:	f000 ff33 	bl	8002294 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RS4852_RO_Pin;
 800142e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001432:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001434:	2300      	movs	r3, #0
 8001436:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001438:	2300      	movs	r3, #0
 800143a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RS4852_RO_GPIO_Port, &GPIO_InitStruct);
 800143c:	f107 0318 	add.w	r3, r7, #24
 8001440:	4619      	mov	r1, r3
 8001442:	4835      	ldr	r0, [pc, #212]	@ (8001518 <HAL_UART_MspInit+0x26c>)
 8001444:	f000 ff26 	bl	8002294 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001448:	4b34      	ldr	r3, [pc, #208]	@ (800151c <HAL_UART_MspInit+0x270>)
 800144a:	4a35      	ldr	r2, [pc, #212]	@ (8001520 <HAL_UART_MspInit+0x274>)
 800144c:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800144e:	4b33      	ldr	r3, [pc, #204]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001450:	2200      	movs	r2, #0
 8001452:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001454:	4b31      	ldr	r3, [pc, #196]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001456:	2200      	movs	r2, #0
 8001458:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800145a:	4b30      	ldr	r3, [pc, #192]	@ (800151c <HAL_UART_MspInit+0x270>)
 800145c:	2280      	movs	r2, #128	@ 0x80
 800145e:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001460:	4b2e      	ldr	r3, [pc, #184]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001462:	2200      	movs	r2, #0
 8001464:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001466:	4b2d      	ldr	r3, [pc, #180]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001468:	2200      	movs	r2, #0
 800146a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800146c:	4b2b      	ldr	r3, [pc, #172]	@ (800151c <HAL_UART_MspInit+0x270>)
 800146e:	2200      	movs	r2, #0
 8001470:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001472:	4b2a      	ldr	r3, [pc, #168]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001474:	2200      	movs	r2, #0
 8001476:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001478:	4828      	ldr	r0, [pc, #160]	@ (800151c <HAL_UART_MspInit+0x270>)
 800147a:	f000 fa0d 	bl	8001898 <HAL_DMA_Init>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <HAL_UART_MspInit+0x1dc>
      Error_Handler();
 8001484:	f7ff fd2e 	bl	8000ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4a24      	ldr	r2, [pc, #144]	@ (800151c <HAL_UART_MspInit+0x270>)
 800148c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800148e:	4a23      	ldr	r2, [pc, #140]	@ (800151c <HAL_UART_MspInit+0x270>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6253      	str	r3, [r2, #36]	@ 0x24
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001494:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <HAL_UART_MspInit+0x278>)
 8001496:	4a24      	ldr	r2, [pc, #144]	@ (8001528 <HAL_UART_MspInit+0x27c>)
 8001498:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800149a:	4b22      	ldr	r3, [pc, #136]	@ (8001524 <HAL_UART_MspInit+0x278>)
 800149c:	2210      	movs	r2, #16
 800149e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80014a0:	4b20      	ldr	r3, [pc, #128]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014a2:	2200      	movs	r2, #0
 80014a4:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 80014a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014a8:	2280      	movs	r2, #128	@ 0x80
 80014aa:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80014ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80014b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 80014be:	4b19      	ldr	r3, [pc, #100]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80014c4:	4817      	ldr	r0, [pc, #92]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014c6:	f000 f9e7 	bl	8001898 <HAL_DMA_Init>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <HAL_UART_MspInit+0x228>
      Error_Handler();
 80014d0:	f7ff fd08 	bl	8000ee4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a13      	ldr	r2, [pc, #76]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014d8:	639a      	str	r2, [r3, #56]	@ 0x38
 80014da:	4a12      	ldr	r2, [pc, #72]	@ (8001524 <HAL_UART_MspInit+0x278>)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6253      	str	r3, [r2, #36]	@ 0x24
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80014e0:	2200      	movs	r2, #0
 80014e2:	2105      	movs	r1, #5
 80014e4:	2027      	movs	r0, #39	@ 0x27
 80014e6:	f000 f99e 	bl	8001826 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80014ea:	2027      	movs	r0, #39	@ 0x27
 80014ec:	f000 f9b7 	bl	800185e <HAL_NVIC_EnableIRQ>
}
 80014f0:	bf00      	nop
 80014f2:	3728      	adds	r7, #40	@ 0x28
 80014f4:	46bd      	mov	sp, r7
 80014f6:	bd80      	pop	{r7, pc}
 80014f8:	40004400 	.word	0x40004400
 80014fc:	40021000 	.word	0x40021000
 8001500:	40010800 	.word	0x40010800
 8001504:	200005a0 	.word	0x200005a0
 8001508:	4002006c 	.word	0x4002006c
 800150c:	200005e4 	.word	0x200005e4
 8001510:	40020080 	.word	0x40020080
 8001514:	40004800 	.word	0x40004800
 8001518:	40010c00 	.word	0x40010c00
 800151c:	20000628 	.word	0x20000628
 8001520:	40020030 	.word	0x40020030
 8001524:	2000066c 	.word	0x2000066c
 8001528:	4002001c 	.word	0x4002001c

0800152c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b082      	sub	sp, #8
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART2)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	4a1d      	ldr	r2, [pc, #116]	@ (80015b0 <HAL_UART_MspDeInit+0x84>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d117      	bne.n	800156e <HAL_UART_MspDeInit+0x42>
  {
  /* USER CODE BEGIN USART2_MspDeInit 0 */

  /* USER CODE END USART2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART2_CLK_DISABLE();
 800153e:	4b1d      	ldr	r3, [pc, #116]	@ (80015b4 <HAL_UART_MspDeInit+0x88>)
 8001540:	69db      	ldr	r3, [r3, #28]
 8001542:	4a1c      	ldr	r2, [pc, #112]	@ (80015b4 <HAL_UART_MspDeInit+0x88>)
 8001544:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8001548:	61d3      	str	r3, [r2, #28]

    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    HAL_GPIO_DeInit(GPIOA, RS4851_DI_Pin|RS4851_RO_Pin);
 800154a:	210c      	movs	r1, #12
 800154c:	481a      	ldr	r0, [pc, #104]	@ (80015b8 <HAL_UART_MspDeInit+0x8c>)
 800154e:	f001 f825 	bl	800259c <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001556:	4618      	mov	r0, r3
 8001558:	f000 f9f8 	bl	800194c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001560:	4618      	mov	r0, r3
 8001562:	f000 f9f3 	bl	800194c <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8001566:	2026      	movs	r0, #38	@ 0x26
 8001568:	f000 f987 	bl	800187a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspDeInit 1 */

  /* USER CODE END USART3_MspDeInit 1 */
  }
}
 800156c:	e01c      	b.n	80015a8 <HAL_UART_MspDeInit+0x7c>
  else if(uartHandle->Instance==USART3)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a12      	ldr	r2, [pc, #72]	@ (80015bc <HAL_UART_MspDeInit+0x90>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d117      	bne.n	80015a8 <HAL_UART_MspDeInit+0x7c>
    __HAL_RCC_USART3_CLK_DISABLE();
 8001578:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <HAL_UART_MspDeInit+0x88>)
 800157a:	69db      	ldr	r3, [r3, #28]
 800157c:	4a0d      	ldr	r2, [pc, #52]	@ (80015b4 <HAL_UART_MspDeInit+0x88>)
 800157e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001582:	61d3      	str	r3, [r2, #28]
    HAL_GPIO_DeInit(GPIOB, RS4852_DI_Pin|RS4852_RO_Pin);
 8001584:	f44f 6140 	mov.w	r1, #3072	@ 0xc00
 8001588:	480d      	ldr	r0, [pc, #52]	@ (80015c0 <HAL_UART_MspDeInit+0x94>)
 800158a:	f001 f807 	bl	800259c <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f9da 	bl	800194c <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800159c:	4618      	mov	r0, r3
 800159e:	f000 f9d5 	bl	800194c <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART3_IRQn);
 80015a2:	2027      	movs	r0, #39	@ 0x27
 80015a4:	f000 f969 	bl	800187a <HAL_NVIC_DisableIRQ>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40004400 	.word	0x40004400
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40010800 	.word	0x40010800
 80015bc:	40004800 	.word	0x40004800
 80015c0:	40010c00 	.word	0x40010c00

080015c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80015c4:	f7ff fda8 	bl	8001118 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80015c8:	480b      	ldr	r0, [pc, #44]	@ (80015f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80015ca:	490c      	ldr	r1, [pc, #48]	@ (80015fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80015cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001600 <LoopFillZerobss+0x16>)
  movs r3, #0
 80015ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80015d0:	e002      	b.n	80015d8 <LoopCopyDataInit>

080015d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80015d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80015d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80015d6:	3304      	adds	r3, #4

080015d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80015d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80015da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80015dc:	d3f9      	bcc.n	80015d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80015de:	4a09      	ldr	r2, [pc, #36]	@ (8001604 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80015e0:	4c09      	ldr	r4, [pc, #36]	@ (8001608 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80015e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80015e4:	e001      	b.n	80015ea <LoopFillZerobss>

080015e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80015e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80015e8:	3204      	adds	r2, #4

080015ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80015ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80015ec:	d3fb      	bcc.n	80015e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80015ee:	f009 fb79 	bl	800ace4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80015f2:	f7ff fc01 	bl	8000df8 <main>
  bx lr
 80015f6:	4770      	bx	lr
  ldr r0, =_sdata
 80015f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80015fc:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001600:	0800b094 	.word	0x0800b094
  ldr r2, =_sbss
 8001604:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001608:	20003430 	.word	0x20003430

0800160c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800160c:	e7fe      	b.n	800160c <ADC1_2_IRQHandler>
	...

08001610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001614:	4b08      	ldr	r3, [pc, #32]	@ (8001638 <HAL_Init+0x28>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	4a07      	ldr	r2, [pc, #28]	@ (8001638 <HAL_Init+0x28>)
 800161a:	f043 0310 	orr.w	r3, r3, #16
 800161e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001620:	2003      	movs	r0, #3
 8001622:	f000 f8f5 	bl	8001810 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001626:	200f      	movs	r0, #15
 8001628:	f7ff fc9a 	bl	8000f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800162c:	f7ff fc60 	bl	8000ef0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001630:	2300      	movs	r3, #0
}
 8001632:	4618      	mov	r0, r3
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	40022000 	.word	0x40022000

0800163c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800163c:	b480      	push	{r7}
 800163e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001640:	4b05      	ldr	r3, [pc, #20]	@ (8001658 <HAL_IncTick+0x1c>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	461a      	mov	r2, r3
 8001646:	4b05      	ldr	r3, [pc, #20]	@ (800165c <HAL_IncTick+0x20>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4413      	add	r3, r2
 800164c:	4a03      	ldr	r2, [pc, #12]	@ (800165c <HAL_IncTick+0x20>)
 800164e:	6013      	str	r3, [r2, #0]
}
 8001650:	bf00      	nop
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	20000020 	.word	0x20000020
 800165c:	200006b0 	.word	0x200006b0

08001660 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  return uwTick;
 8001664:	4b02      	ldr	r3, [pc, #8]	@ (8001670 <HAL_GetTick+0x10>)
 8001666:	681b      	ldr	r3, [r3, #0]
}
 8001668:	4618      	mov	r0, r3
 800166a:	46bd      	mov	sp, r7
 800166c:	bc80      	pop	{r7}
 800166e:	4770      	bx	lr
 8001670:	200006b0 	.word	0x200006b0

08001674 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001674:	b480      	push	{r7}
 8001676:	b085      	sub	sp, #20
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f003 0307 	and.w	r3, r3, #7
 8001682:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001684:	4b0c      	ldr	r3, [pc, #48]	@ (80016b8 <__NVIC_SetPriorityGrouping+0x44>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001690:	4013      	ands	r3, r2
 8001692:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001698:	68bb      	ldr	r3, [r7, #8]
 800169a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800169c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80016a0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80016a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80016a6:	4a04      	ldr	r2, [pc, #16]	@ (80016b8 <__NVIC_SetPriorityGrouping+0x44>)
 80016a8:	68bb      	ldr	r3, [r7, #8]
 80016aa:	60d3      	str	r3, [r2, #12]
}
 80016ac:	bf00      	nop
 80016ae:	3714      	adds	r7, #20
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016c0:	4b04      	ldr	r3, [pc, #16]	@ (80016d4 <__NVIC_GetPriorityGrouping+0x18>)
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	0a1b      	lsrs	r3, r3, #8
 80016c6:	f003 0307 	and.w	r3, r3, #7
}
 80016ca:	4618      	mov	r0, r3
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	e000ed00 	.word	0xe000ed00

080016d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	4603      	mov	r3, r0
 80016e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	db0b      	blt.n	8001702 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ea:	79fb      	ldrb	r3, [r7, #7]
 80016ec:	f003 021f 	and.w	r2, r3, #31
 80016f0:	4906      	ldr	r1, [pc, #24]	@ (800170c <__NVIC_EnableIRQ+0x34>)
 80016f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f6:	095b      	lsrs	r3, r3, #5
 80016f8:	2001      	movs	r0, #1
 80016fa:	fa00 f202 	lsl.w	r2, r0, r2
 80016fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001702:	bf00      	nop
 8001704:	370c      	adds	r7, #12
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	e000e100 	.word	0xe000e100

08001710 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	4603      	mov	r3, r0
 8001718:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800171a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800171e:	2b00      	cmp	r3, #0
 8001720:	db12      	blt.n	8001748 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	f003 021f 	and.w	r2, r3, #31
 8001728:	490a      	ldr	r1, [pc, #40]	@ (8001754 <__NVIC_DisableIRQ+0x44>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	095b      	lsrs	r3, r3, #5
 8001730:	2001      	movs	r0, #1
 8001732:	fa00 f202 	lsl.w	r2, r0, r2
 8001736:	3320      	adds	r3, #32
 8001738:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800173c:	f3bf 8f4f 	dsb	sy
}
 8001740:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001742:	f3bf 8f6f 	isb	sy
}
 8001746:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop
 8001754:	e000e100 	.word	0xe000e100

08001758 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001758:	b480      	push	{r7}
 800175a:	b083      	sub	sp, #12
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	6039      	str	r1, [r7, #0]
 8001762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001768:	2b00      	cmp	r3, #0
 800176a:	db0a      	blt.n	8001782 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	b2da      	uxtb	r2, r3
 8001770:	490c      	ldr	r1, [pc, #48]	@ (80017a4 <__NVIC_SetPriority+0x4c>)
 8001772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001776:	0112      	lsls	r2, r2, #4
 8001778:	b2d2      	uxtb	r2, r2
 800177a:	440b      	add	r3, r1
 800177c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001780:	e00a      	b.n	8001798 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	b2da      	uxtb	r2, r3
 8001786:	4908      	ldr	r1, [pc, #32]	@ (80017a8 <__NVIC_SetPriority+0x50>)
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	3b04      	subs	r3, #4
 8001790:	0112      	lsls	r2, r2, #4
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	440b      	add	r3, r1
 8001796:	761a      	strb	r2, [r3, #24]
}
 8001798:	bf00      	nop
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	bc80      	pop	{r7}
 80017a0:	4770      	bx	lr
 80017a2:	bf00      	nop
 80017a4:	e000e100 	.word	0xe000e100
 80017a8:	e000ed00 	.word	0xe000ed00

080017ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b089      	sub	sp, #36	@ 0x24
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	60f8      	str	r0, [r7, #12]
 80017b4:	60b9      	str	r1, [r7, #8]
 80017b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f1c3 0307 	rsb	r3, r3, #7
 80017c6:	2b04      	cmp	r3, #4
 80017c8:	bf28      	it	cs
 80017ca:	2304      	movcs	r3, #4
 80017cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	3304      	adds	r3, #4
 80017d2:	2b06      	cmp	r3, #6
 80017d4:	d902      	bls.n	80017dc <NVIC_EncodePriority+0x30>
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3b03      	subs	r3, #3
 80017da:	e000      	b.n	80017de <NVIC_EncodePriority+0x32>
 80017dc:	2300      	movs	r3, #0
 80017de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e0:	f04f 32ff 	mov.w	r2, #4294967295
 80017e4:	69bb      	ldr	r3, [r7, #24]
 80017e6:	fa02 f303 	lsl.w	r3, r2, r3
 80017ea:	43da      	mvns	r2, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	401a      	ands	r2, r3
 80017f0:	697b      	ldr	r3, [r7, #20]
 80017f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017f4:	f04f 31ff 	mov.w	r1, #4294967295
 80017f8:	697b      	ldr	r3, [r7, #20]
 80017fa:	fa01 f303 	lsl.w	r3, r1, r3
 80017fe:	43d9      	mvns	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001804:	4313      	orrs	r3, r2
         );
}
 8001806:	4618      	mov	r0, r3
 8001808:	3724      	adds	r7, #36	@ 0x24
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr

08001810 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f7ff ff2b 	bl	8001674 <__NVIC_SetPriorityGrouping>
}
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}

08001826 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001826:	b580      	push	{r7, lr}
 8001828:	b086      	sub	sp, #24
 800182a:	af00      	add	r7, sp, #0
 800182c:	4603      	mov	r3, r0
 800182e:	60b9      	str	r1, [r7, #8]
 8001830:	607a      	str	r2, [r7, #4]
 8001832:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001834:	2300      	movs	r3, #0
 8001836:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001838:	f7ff ff40 	bl	80016bc <__NVIC_GetPriorityGrouping>
 800183c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800183e:	687a      	ldr	r2, [r7, #4]
 8001840:	68b9      	ldr	r1, [r7, #8]
 8001842:	6978      	ldr	r0, [r7, #20]
 8001844:	f7ff ffb2 	bl	80017ac <NVIC_EncodePriority>
 8001848:	4602      	mov	r2, r0
 800184a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800184e:	4611      	mov	r1, r2
 8001850:	4618      	mov	r0, r3
 8001852:	f7ff ff81 	bl	8001758 <__NVIC_SetPriority>
}
 8001856:	bf00      	nop
 8001858:	3718      	adds	r7, #24
 800185a:	46bd      	mov	sp, r7
 800185c:	bd80      	pop	{r7, pc}

0800185e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800185e:	b580      	push	{r7, lr}
 8001860:	b082      	sub	sp, #8
 8001862:	af00      	add	r7, sp, #0
 8001864:	4603      	mov	r3, r0
 8001866:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001868:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff ff33 	bl	80016d8 <__NVIC_EnableIRQ>
}
 8001872:	bf00      	nop
 8001874:	3708      	adds	r7, #8
 8001876:	46bd      	mov	sp, r7
 8001878:	bd80      	pop	{r7, pc}

0800187a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800187a:	b580      	push	{r7, lr}
 800187c:	b082      	sub	sp, #8
 800187e:	af00      	add	r7, sp, #0
 8001880:	4603      	mov	r3, r0
 8001882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ff41 	bl	8001710 <__NVIC_DisableIRQ>
}
 800188e:	bf00      	nop
 8001890:	3708      	adds	r7, #8
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
	...

08001898 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d101      	bne.n	80018ae <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80018aa:	2301      	movs	r3, #1
 80018ac:	e043      	b.n	8001936 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <HAL_DMA_Init+0xa8>)
 80018b6:	4413      	add	r3, r2
 80018b8:	4a22      	ldr	r2, [pc, #136]	@ (8001944 <HAL_DMA_Init+0xac>)
 80018ba:	fba2 2303 	umull	r2, r3, r2, r3
 80018be:	091b      	lsrs	r3, r3, #4
 80018c0:	009a      	lsls	r2, r3, #2
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a1f      	ldr	r2, [pc, #124]	@ (8001948 <HAL_DMA_Init+0xb0>)
 80018ca:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2202      	movs	r2, #2
 80018d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80018e2:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80018e6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80018f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80018fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001908:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001910:	68fa      	ldr	r2, [r7, #12]
 8001912:	4313      	orrs	r3, r2
 8001914:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	2201      	movs	r2, #1
 8001928:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2200      	movs	r2, #0
 8001930:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	3714      	adds	r7, #20
 800193a:	46bd      	mov	sp, r7
 800193c:	bc80      	pop	{r7}
 800193e:	4770      	bx	lr
 8001940:	bffdfff8 	.word	0xbffdfff8
 8001944:	cccccccd 	.word	0xcccccccd
 8001948:	40020000 	.word	0x40020000

0800194c <HAL_DMA_DeInit>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800194c:	b480      	push	{r7}
 800194e:	b083      	sub	sp, #12
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e046      	b.n	80019ec <HAL_DMA_DeInit+0xa0>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 0201 	bic.w	r2, r2, #1
 800196c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0U;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]

  /* Reset DMA Channel Number of Data to Transfer register */
  hdma->Instance->CNDTR = 0U;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2200      	movs	r2, #0
 800197c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Channel peripheral address register */
  hdma->Instance->CPAR  = 0U;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]

  /* Reset DMA Channel memory address register */
  hdma->Instance->CMAR = 0U;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2200      	movs	r2, #0
 800198c:	60da      	str	r2, [r3, #12]
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	461a      	mov	r2, r3
 8001994:	4b18      	ldr	r3, [pc, #96]	@ (80019f8 <HAL_DMA_DeInit+0xac>)
 8001996:	4413      	add	r3, r2
 8001998:	4a18      	ldr	r2, [pc, #96]	@ (80019fc <HAL_DMA_DeInit+0xb0>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	091b      	lsrs	r3, r3, #4
 80019a0:	009a      	lsls	r2, r3, #2
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	4a15      	ldr	r2, [pc, #84]	@ (8001a00 <HAL_DMA_DeInit+0xb4>)
 80019aa:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex));
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80019b4:	2101      	movs	r1, #1
 80019b6:	fa01 f202 	lsl.w	r2, r1, r2
 80019ba:	605a      	str	r2, [r3, #4]

  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2200      	movs	r2, #0
 80019c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma->XferHalfCpltCallback = NULL;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2200      	movs	r2, #0
 80019c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferErrorCallback = NULL;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	2200      	movs	r2, #0
 80019cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferAbortCallback = NULL;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2200      	movs	r2, #0
 80019d8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80019ea:	2300      	movs	r3, #0
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	bffdfff8 	.word	0xbffdfff8
 80019fc:	cccccccd 	.word	0xcccccccd
 8001a00:	40020000 	.word	0x40020000

08001a04 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	60f8      	str	r0, [r7, #12]
 8001a0c:	60b9      	str	r1, [r7, #8]
 8001a0e:	607a      	str	r2, [r7, #4]
 8001a10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a1c:	2b01      	cmp	r3, #1
 8001a1e:	d101      	bne.n	8001a24 <HAL_DMA_Start_IT+0x20>
 8001a20:	2302      	movs	r3, #2
 8001a22:	e04b      	b.n	8001abc <HAL_DMA_Start_IT+0xb8>
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	2201      	movs	r2, #1
 8001a28:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b01      	cmp	r3, #1
 8001a36:	d13a      	bne.n	8001aae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2202      	movs	r2, #2
 8001a3c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	2200      	movs	r2, #0
 8001a44:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f022 0201 	bic.w	r2, r2, #1
 8001a54:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	68b9      	ldr	r1, [r7, #8]
 8001a5c:	68f8      	ldr	r0, [r7, #12]
 8001a5e:	f000 f9eb 	bl	8001e38 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d008      	beq.n	8001a7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f042 020e 	orr.w	r2, r2, #14
 8001a78:	601a      	str	r2, [r3, #0]
 8001a7a:	e00f      	b.n	8001a9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f022 0204 	bic.w	r2, r2, #4
 8001a8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	681a      	ldr	r2, [r3, #0]
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	f042 020a 	orr.w	r2, r2, #10
 8001a9a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	681a      	ldr	r2, [r3, #0]
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0201 	orr.w	r2, r2, #1
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	e005      	b.n	8001aba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001ab6:	2302      	movs	r3, #2
 8001ab8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8001aba:	7dfb      	ldrb	r3, [r7, #23]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3718      	adds	r7, #24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001acc:	2300      	movs	r3, #0
 8001ace:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	2b02      	cmp	r3, #2
 8001ada:	d008      	beq.n	8001aee <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2204      	movs	r2, #4
 8001ae0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e020      	b.n	8001b30 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f022 020e 	bic.w	r2, r2, #14
 8001afc:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f022 0201 	bic.w	r2, r2, #1
 8001b0c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b16:	2101      	movs	r1, #1
 8001b18:	fa01 f202 	lsl.w	r2, r1, r2
 8001b1c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	2201      	movs	r2, #1
 8001b22:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001b2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3714      	adds	r7, #20
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bc80      	pop	{r7}
 8001b38:	4770      	bx	lr
	...

08001b3c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d005      	beq.n	8001b60 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2204      	movs	r2, #4
 8001b58:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	73fb      	strb	r3, [r7, #15]
 8001b5e:	e051      	b.n	8001c04 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f022 020e 	bic.w	r2, r2, #14
 8001b6e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0201 	bic.w	r2, r2, #1
 8001b7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a22      	ldr	r2, [pc, #136]	@ (8001c10 <HAL_DMA_Abort_IT+0xd4>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d029      	beq.n	8001bde <HAL_DMA_Abort_IT+0xa2>
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a21      	ldr	r2, [pc, #132]	@ (8001c14 <HAL_DMA_Abort_IT+0xd8>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d022      	beq.n	8001bda <HAL_DMA_Abort_IT+0x9e>
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4a1f      	ldr	r2, [pc, #124]	@ (8001c18 <HAL_DMA_Abort_IT+0xdc>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d01a      	beq.n	8001bd4 <HAL_DMA_Abort_IT+0x98>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4a1e      	ldr	r2, [pc, #120]	@ (8001c1c <HAL_DMA_Abort_IT+0xe0>)
 8001ba4:	4293      	cmp	r3, r2
 8001ba6:	d012      	beq.n	8001bce <HAL_DMA_Abort_IT+0x92>
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4a1c      	ldr	r2, [pc, #112]	@ (8001c20 <HAL_DMA_Abort_IT+0xe4>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d00a      	beq.n	8001bc8 <HAL_DMA_Abort_IT+0x8c>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a1b      	ldr	r2, [pc, #108]	@ (8001c24 <HAL_DMA_Abort_IT+0xe8>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d102      	bne.n	8001bc2 <HAL_DMA_Abort_IT+0x86>
 8001bbc:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001bc0:	e00e      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bc2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001bc6:	e00b      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bcc:	e008      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd2:	e005      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001bd8:	e002      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bda:	2310      	movs	r3, #16
 8001bdc:	e000      	b.n	8001be0 <HAL_DMA_Abort_IT+0xa4>
 8001bde:	2301      	movs	r3, #1
 8001be0:	4a11      	ldr	r2, [pc, #68]	@ (8001c28 <HAL_DMA_Abort_IT+0xec>)
 8001be2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d003      	beq.n	8001c04 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	4798      	blx	r3
    } 
  }
  return status;
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c06:	4618      	mov	r0, r3
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40020008 	.word	0x40020008
 8001c14:	4002001c 	.word	0x4002001c
 8001c18:	40020030 	.word	0x40020030
 8001c1c:	40020044 	.word	0x40020044
 8001c20:	40020058 	.word	0x40020058
 8001c24:	4002006c 	.word	0x4002006c
 8001c28:	40020000 	.word	0x40020000

08001c2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c48:	2204      	movs	r2, #4
 8001c4a:	409a      	lsls	r2, r3
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	4013      	ands	r3, r2
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d04f      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	f003 0304 	and.w	r3, r3, #4
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d04a      	beq.n	8001cf4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0320 	and.w	r3, r3, #32
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d107      	bne.n	8001c7c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0204 	bic.w	r2, r2, #4
 8001c7a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4a66      	ldr	r2, [pc, #408]	@ (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d029      	beq.n	8001cda <HAL_DMA_IRQHandler+0xae>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4a65      	ldr	r2, [pc, #404]	@ (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d022      	beq.n	8001cd6 <HAL_DMA_IRQHandler+0xaa>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a63      	ldr	r2, [pc, #396]	@ (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d01a      	beq.n	8001cd0 <HAL_DMA_IRQHandler+0xa4>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	4a62      	ldr	r2, [pc, #392]	@ (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001ca0:	4293      	cmp	r3, r2
 8001ca2:	d012      	beq.n	8001cca <HAL_DMA_IRQHandler+0x9e>
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a60      	ldr	r2, [pc, #384]	@ (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001caa:	4293      	cmp	r3, r2
 8001cac:	d00a      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x98>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a5f      	ldr	r2, [pc, #380]	@ (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001cb4:	4293      	cmp	r3, r2
 8001cb6:	d102      	bne.n	8001cbe <HAL_DMA_IRQHandler+0x92>
 8001cb8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cbc:	e00e      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cbe:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8001cc2:	e00b      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cc4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001cc8:	e008      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cca:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001cce:	e005      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001cd4:	e002      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cd6:	2340      	movs	r3, #64	@ 0x40
 8001cd8:	e000      	b.n	8001cdc <HAL_DMA_IRQHandler+0xb0>
 8001cda:	2304      	movs	r3, #4
 8001cdc:	4a55      	ldr	r2, [pc, #340]	@ (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001cde:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 8094 	beq.w	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cee:	6878      	ldr	r0, [r7, #4]
 8001cf0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001cf2:	e08e      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf8:	2202      	movs	r2, #2
 8001cfa:	409a      	lsls	r2, r3
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d056      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	f003 0302 	and.w	r3, r3, #2
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d051      	beq.n	8001db2 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 0320 	and.w	r3, r3, #32
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d10b      	bne.n	8001d34 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	f022 020a 	bic.w	r2, r2, #10
 8001d2a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a38      	ldr	r2, [pc, #224]	@ (8001e1c <HAL_DMA_IRQHandler+0x1f0>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d029      	beq.n	8001d92 <HAL_DMA_IRQHandler+0x166>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a37      	ldr	r2, [pc, #220]	@ (8001e20 <HAL_DMA_IRQHandler+0x1f4>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d022      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x162>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a35      	ldr	r2, [pc, #212]	@ (8001e24 <HAL_DMA_IRQHandler+0x1f8>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01a      	beq.n	8001d88 <HAL_DMA_IRQHandler+0x15c>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a34      	ldr	r2, [pc, #208]	@ (8001e28 <HAL_DMA_IRQHandler+0x1fc>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d012      	beq.n	8001d82 <HAL_DMA_IRQHandler+0x156>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a32      	ldr	r2, [pc, #200]	@ (8001e2c <HAL_DMA_IRQHandler+0x200>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00a      	beq.n	8001d7c <HAL_DMA_IRQHandler+0x150>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a31      	ldr	r2, [pc, #196]	@ (8001e30 <HAL_DMA_IRQHandler+0x204>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d102      	bne.n	8001d76 <HAL_DMA_IRQHandler+0x14a>
 8001d70:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001d74:	e00e      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d76:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001d7a:	e00b      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d80:	e008      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d82:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d86:	e005      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d8c:	e002      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d8e:	2320      	movs	r3, #32
 8001d90:	e000      	b.n	8001d94 <HAL_DMA_IRQHandler+0x168>
 8001d92:	2302      	movs	r3, #2
 8001d94:	4a27      	ldr	r2, [pc, #156]	@ (8001e34 <HAL_DMA_IRQHandler+0x208>)
 8001d96:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d034      	beq.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001db0:	e02f      	b.n	8001e12 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db6:	2208      	movs	r2, #8
 8001db8:	409a      	lsls	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4013      	ands	r3, r2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d028      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d023      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f022 020e 	bic.w	r2, r2, #14
 8001dda:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001de4:	2101      	movs	r1, #1
 8001de6:	fa01 f202 	lsl.w	r2, r1, r2
 8001dea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2201      	movs	r2, #1
 8001df0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d004      	beq.n	8001e14 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	4798      	blx	r3
    }
  }
  return;
 8001e12:	bf00      	nop
 8001e14:	bf00      	nop
}
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	40020008 	.word	0x40020008
 8001e20:	4002001c 	.word	0x4002001c
 8001e24:	40020030 	.word	0x40020030
 8001e28:	40020044 	.word	0x40020044
 8001e2c:	40020058 	.word	0x40020058
 8001e30:	4002006c 	.word	0x4002006c
 8001e34:	40020000 	.word	0x40020000

08001e38 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b085      	sub	sp, #20
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	607a      	str	r2, [r7, #4]
 8001e44:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e4e:	2101      	movs	r1, #1
 8001e50:	fa01 f202 	lsl.w	r2, r1, r2
 8001e54:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	2b10      	cmp	r3, #16
 8001e64:	d108      	bne.n	8001e78 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	68ba      	ldr	r2, [r7, #8]
 8001e74:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001e76:	e007      	b.n	8001e88 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	60da      	str	r2, [r3, #12]
}
 8001e88:	bf00      	nop
 8001e8a:	3714      	adds	r7, #20
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bc80      	pop	{r7}
 8001e90:	4770      	bx	lr
	...

08001e94 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e96:	b087      	sub	sp, #28
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	60f8      	str	r0, [r7, #12]
 8001e9c:	60b9      	str	r1, [r7, #8]
 8001e9e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001eae:	4b2f      	ldr	r3, [pc, #188]	@ (8001f6c <HAL_FLASH_Program+0xd8>)
 8001eb0:	7e1b      	ldrb	r3, [r3, #24]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d101      	bne.n	8001eba <HAL_FLASH_Program+0x26>
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	e054      	b.n	8001f64 <HAL_FLASH_Program+0xd0>
 8001eba:	4b2c      	ldr	r3, [pc, #176]	@ (8001f6c <HAL_FLASH_Program+0xd8>)
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001ec0:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001ec4:	f000 f8a8 	bl	8002018 <FLASH_WaitForLastOperation>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001ecc:	7dfb      	ldrb	r3, [r7, #23]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d144      	bne.n	8001f5c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2b01      	cmp	r3, #1
 8001ed6:	d102      	bne.n	8001ede <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	757b      	strb	r3, [r7, #21]
 8001edc:	e007      	b.n	8001eee <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2b02      	cmp	r3, #2
 8001ee2:	d102      	bne.n	8001eea <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	757b      	strb	r3, [r7, #21]
 8001ee8:	e001      	b.n	8001eee <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001eea:	2304      	movs	r3, #4
 8001eec:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001eee:	2300      	movs	r3, #0
 8001ef0:	75bb      	strb	r3, [r7, #22]
 8001ef2:	e02d      	b.n	8001f50 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001ef4:	7dbb      	ldrb	r3, [r7, #22]
 8001ef6:	005a      	lsls	r2, r3, #1
 8001ef8:	68bb      	ldr	r3, [r7, #8]
 8001efa:	eb02 0c03 	add.w	ip, r2, r3
 8001efe:	7dbb      	ldrb	r3, [r7, #22]
 8001f00:	0119      	lsls	r1, r3, #4
 8001f02:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f06:	f1c1 0620 	rsb	r6, r1, #32
 8001f0a:	f1a1 0020 	sub.w	r0, r1, #32
 8001f0e:	fa22 f401 	lsr.w	r4, r2, r1
 8001f12:	fa03 f606 	lsl.w	r6, r3, r6
 8001f16:	4334      	orrs	r4, r6
 8001f18:	fa23 f000 	lsr.w	r0, r3, r0
 8001f1c:	4304      	orrs	r4, r0
 8001f1e:	fa23 f501 	lsr.w	r5, r3, r1
 8001f22:	b2a3      	uxth	r3, r4
 8001f24:	4619      	mov	r1, r3
 8001f26:	4660      	mov	r0, ip
 8001f28:	f000 f85a 	bl	8001fe0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001f2c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8001f30:	f000 f872 	bl	8002018 <FLASH_WaitForLastOperation>
 8001f34:	4603      	mov	r3, r0
 8001f36:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001f38:	4b0d      	ldr	r3, [pc, #52]	@ (8001f70 <HAL_FLASH_Program+0xdc>)
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001f70 <HAL_FLASH_Program+0xdc>)
 8001f3e:	f023 0301 	bic.w	r3, r3, #1
 8001f42:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001f44:	7dfb      	ldrb	r3, [r7, #23]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d107      	bne.n	8001f5a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001f4a:	7dbb      	ldrb	r3, [r7, #22]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	75bb      	strb	r3, [r7, #22]
 8001f50:	7dba      	ldrb	r2, [r7, #22]
 8001f52:	7d7b      	ldrb	r3, [r7, #21]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d3cd      	bcc.n	8001ef4 <HAL_FLASH_Program+0x60>
 8001f58:	e000      	b.n	8001f5c <HAL_FLASH_Program+0xc8>
      {
        break;
 8001f5a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001f5c:	4b03      	ldr	r3, [pc, #12]	@ (8001f6c <HAL_FLASH_Program+0xd8>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	761a      	strb	r2, [r3, #24]

  return status;
 8001f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f64:	4618      	mov	r0, r3
 8001f66:	371c      	adds	r7, #28
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f6c:	200006b8 	.word	0x200006b8
 8001f70:	40022000 	.word	0x40022000

08001f74 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001fb4 <HAL_FLASH_Unlock+0x40>)
 8001f80:	691b      	ldr	r3, [r3, #16]
 8001f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00d      	beq.n	8001fa6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <HAL_FLASH_Unlock+0x40>)
 8001f8c:	4a0a      	ldr	r2, [pc, #40]	@ (8001fb8 <HAL_FLASH_Unlock+0x44>)
 8001f8e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001f90:	4b08      	ldr	r3, [pc, #32]	@ (8001fb4 <HAL_FLASH_Unlock+0x40>)
 8001f92:	4a0a      	ldr	r2, [pc, #40]	@ (8001fbc <HAL_FLASH_Unlock+0x48>)
 8001f94:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001f96:	4b07      	ldr	r3, [pc, #28]	@ (8001fb4 <HAL_FLASH_Unlock+0x40>)
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001fa2:	2301      	movs	r3, #1
 8001fa4:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001fa6:	79fb      	ldrb	r3, [r7, #7]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bc80      	pop	{r7}
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	40022000 	.word	0x40022000
 8001fb8:	45670123 	.word	0x45670123
 8001fbc:	cdef89ab 	.word	0xcdef89ab

08001fc0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001fc4:	4b05      	ldr	r3, [pc, #20]	@ (8001fdc <HAL_FLASH_Lock+0x1c>)
 8001fc6:	691b      	ldr	r3, [r3, #16]
 8001fc8:	4a04      	ldr	r2, [pc, #16]	@ (8001fdc <HAL_FLASH_Lock+0x1c>)
 8001fca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fce:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bc80      	pop	{r7}
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40022000 	.word	0x40022000

08001fe0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
 8001fe8:	460b      	mov	r3, r1
 8001fea:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <FLASH_Program_HalfWord+0x30>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001ff2:	4b08      	ldr	r3, [pc, #32]	@ (8002014 <FLASH_Program_HalfWord+0x34>)
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	4a07      	ldr	r2, [pc, #28]	@ (8002014 <FLASH_Program_HalfWord+0x34>)
 8001ff8:	f043 0301 	orr.w	r3, r3, #1
 8001ffc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	887a      	ldrh	r2, [r7, #2]
 8002002:	801a      	strh	r2, [r3, #0]
}
 8002004:	bf00      	nop
 8002006:	370c      	adds	r7, #12
 8002008:	46bd      	mov	sp, r7
 800200a:	bc80      	pop	{r7}
 800200c:	4770      	bx	lr
 800200e:	bf00      	nop
 8002010:	200006b8 	.word	0x200006b8
 8002014:	40022000 	.word	0x40022000

08002018 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b084      	sub	sp, #16
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002020:	f7ff fb1e 	bl	8001660 <HAL_GetTick>
 8002024:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002026:	e010      	b.n	800204a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800202e:	d00c      	beq.n	800204a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d007      	beq.n	8002046 <FLASH_WaitForLastOperation+0x2e>
 8002036:	f7ff fb13 	bl	8001660 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	687a      	ldr	r2, [r7, #4]
 8002042:	429a      	cmp	r2, r3
 8002044:	d201      	bcs.n	800204a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002046:	2303      	movs	r3, #3
 8002048:	e025      	b.n	8002096 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800204a:	4b15      	ldr	r3, [pc, #84]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	f003 0301 	and.w	r3, r3, #1
 8002052:	2b00      	cmp	r3, #0
 8002054:	d1e8      	bne.n	8002028 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002056:	4b12      	ldr	r3, [pc, #72]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 8002058:	68db      	ldr	r3, [r3, #12]
 800205a:	f003 0320 	and.w	r3, r3, #32
 800205e:	2b00      	cmp	r3, #0
 8002060:	d002      	beq.n	8002068 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002062:	4b0f      	ldr	r3, [pc, #60]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 8002064:	2220      	movs	r2, #32
 8002066:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	f003 0310 	and.w	r3, r3, #16
 8002070:	2b00      	cmp	r3, #0
 8002072:	d10b      	bne.n	800208c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002074:	4b0a      	ldr	r3, [pc, #40]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 8002076:	69db      	ldr	r3, [r3, #28]
 8002078:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 800207c:	2b00      	cmp	r3, #0
 800207e:	d105      	bne.n	800208c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002080:	4b07      	ldr	r3, [pc, #28]	@ (80020a0 <FLASH_WaitForLastOperation+0x88>)
 8002082:	68db      	ldr	r3, [r3, #12]
 8002084:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002088:	2b00      	cmp	r3, #0
 800208a:	d003      	beq.n	8002094 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800208c:	f000 f80a 	bl	80020a4 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e000      	b.n	8002096 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40022000 	.word	0x40022000

080020a4 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80020a4:	b480      	push	{r7}
 80020a6:	b083      	sub	sp, #12
 80020a8:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 80020aa:	2300      	movs	r3, #0
 80020ac:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 80020ae:	4b23      	ldr	r3, [pc, #140]	@ (800213c <FLASH_SetErrorCode+0x98>)
 80020b0:	68db      	ldr	r3, [r3, #12]
 80020b2:	f003 0310 	and.w	r3, r3, #16
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d009      	beq.n	80020ce <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80020ba:	4b21      	ldr	r3, [pc, #132]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 80020bc:	69db      	ldr	r3, [r3, #28]
 80020be:	f043 0302 	orr.w	r3, r3, #2
 80020c2:	4a1f      	ldr	r2, [pc, #124]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 80020c4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f043 0310 	orr.w	r3, r3, #16
 80020cc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80020ce:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <FLASH_SetErrorCode+0x98>)
 80020d0:	68db      	ldr	r3, [r3, #12]
 80020d2:	f003 0304 	and.w	r3, r3, #4
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d009      	beq.n	80020ee <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 80020da:	4b19      	ldr	r3, [pc, #100]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f043 0301 	orr.w	r3, r3, #1
 80020e2:	4a17      	ldr	r2, [pc, #92]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 80020e4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f043 0304 	orr.w	r3, r3, #4
 80020ec:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 80020ee:	4b13      	ldr	r3, [pc, #76]	@ (800213c <FLASH_SetErrorCode+0x98>)
 80020f0:	69db      	ldr	r3, [r3, #28]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00b      	beq.n	8002112 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 80020fa:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 80020fc:	69db      	ldr	r3, [r3, #28]
 80020fe:	f043 0304 	orr.w	r3, r3, #4
 8002102:	4a0f      	ldr	r2, [pc, #60]	@ (8002140 <FLASH_SetErrorCode+0x9c>)
 8002104:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002106:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <FLASH_SetErrorCode+0x98>)
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	4a0c      	ldr	r2, [pc, #48]	@ (800213c <FLASH_SetErrorCode+0x98>)
 800210c:	f023 0301 	bic.w	r3, r3, #1
 8002110:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	f240 1201 	movw	r2, #257	@ 0x101
 8002118:	4293      	cmp	r3, r2
 800211a:	d106      	bne.n	800212a <FLASH_SetErrorCode+0x86>
 800211c:	4b07      	ldr	r3, [pc, #28]	@ (800213c <FLASH_SetErrorCode+0x98>)
 800211e:	69db      	ldr	r3, [r3, #28]
 8002120:	4a06      	ldr	r2, [pc, #24]	@ (800213c <FLASH_SetErrorCode+0x98>)
 8002122:	f023 0301 	bic.w	r3, r3, #1
 8002126:	61d3      	str	r3, [r2, #28]
}  
 8002128:	e002      	b.n	8002130 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800212a:	4a04      	ldr	r2, [pc, #16]	@ (800213c <FLASH_SetErrorCode+0x98>)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60d3      	str	r3, [r2, #12]
}  
 8002130:	bf00      	nop
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop
 800213c:	40022000 	.word	0x40022000
 8002140:	200006b8 	.word	0x200006b8

08002144 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b084      	sub	sp, #16
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002156:	4b2f      	ldr	r3, [pc, #188]	@ (8002214 <HAL_FLASHEx_Erase+0xd0>)
 8002158:	7e1b      	ldrb	r3, [r3, #24]
 800215a:	2b01      	cmp	r3, #1
 800215c:	d101      	bne.n	8002162 <HAL_FLASHEx_Erase+0x1e>
 800215e:	2302      	movs	r3, #2
 8002160:	e053      	b.n	800220a <HAL_FLASHEx_Erase+0xc6>
 8002162:	4b2c      	ldr	r3, [pc, #176]	@ (8002214 <HAL_FLASHEx_Erase+0xd0>)
 8002164:	2201      	movs	r2, #1
 8002166:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2b02      	cmp	r3, #2
 800216e:	d116      	bne.n	800219e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8002170:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002174:	f7ff ff50 	bl	8002018 <FLASH_WaitForLastOperation>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d141      	bne.n	8002202 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800217e:	2001      	movs	r0, #1
 8002180:	f000 f84c 	bl	800221c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002184:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8002188:	f7ff ff46 	bl	8002018 <FLASH_WaitForLastOperation>
 800218c:	4603      	mov	r3, r0
 800218e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8002190:	4b21      	ldr	r3, [pc, #132]	@ (8002218 <HAL_FLASHEx_Erase+0xd4>)
 8002192:	691b      	ldr	r3, [r3, #16]
 8002194:	4a20      	ldr	r2, [pc, #128]	@ (8002218 <HAL_FLASHEx_Erase+0xd4>)
 8002196:	f023 0304 	bic.w	r3, r3, #4
 800219a:	6113      	str	r3, [r2, #16]
 800219c:	e031      	b.n	8002202 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800219e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021a2:	f7ff ff39 	bl	8002018 <FLASH_WaitForLastOperation>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d12a      	bne.n	8002202 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	f04f 32ff 	mov.w	r2, #4294967295
 80021b2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	e019      	b.n	80021f0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80021bc:	68b8      	ldr	r0, [r7, #8]
 80021be:	f000 f849 	bl	8002254 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80021c2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80021c6:	f7ff ff27 	bl	8002018 <FLASH_WaitForLastOperation>
 80021ca:	4603      	mov	r3, r0
 80021cc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80021ce:	4b12      	ldr	r3, [pc, #72]	@ (8002218 <HAL_FLASHEx_Erase+0xd4>)
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	4a11      	ldr	r2, [pc, #68]	@ (8002218 <HAL_FLASHEx_Erase+0xd4>)
 80021d4:	f023 0302 	bic.w	r3, r3, #2
 80021d8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80021da:	7bfb      	ldrb	r3, [r7, #15]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	601a      	str	r2, [r3, #0]
            break;
 80021e6:	e00c      	b.n	8002202 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80021ee:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	68db      	ldr	r3, [r3, #12]
 80021f4:	029a      	lsls	r2, r3, #10
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	4413      	add	r3, r2
 80021fc:	68ba      	ldr	r2, [r7, #8]
 80021fe:	429a      	cmp	r2, r3
 8002200:	d3dc      	bcc.n	80021bc <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002202:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <HAL_FLASHEx_Erase+0xd0>)
 8002204:	2200      	movs	r2, #0
 8002206:	761a      	strb	r2, [r3, #24]

  return status;
 8002208:	7bfb      	ldrb	r3, [r7, #15]
}
 800220a:	4618      	mov	r0, r3
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	200006b8 	.word	0x200006b8
 8002218:	40022000 	.word	0x40022000

0800221c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002224:	4b09      	ldr	r3, [pc, #36]	@ (800224c <FLASH_MassErase+0x30>)
 8002226:	2200      	movs	r2, #0
 8002228:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800222a:	4b09      	ldr	r3, [pc, #36]	@ (8002250 <FLASH_MassErase+0x34>)
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	4a08      	ldr	r2, [pc, #32]	@ (8002250 <FLASH_MassErase+0x34>)
 8002230:	f043 0304 	orr.w	r3, r3, #4
 8002234:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002236:	4b06      	ldr	r3, [pc, #24]	@ (8002250 <FLASH_MassErase+0x34>)
 8002238:	691b      	ldr	r3, [r3, #16]
 800223a:	4a05      	ldr	r2, [pc, #20]	@ (8002250 <FLASH_MassErase+0x34>)
 800223c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002240:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	bc80      	pop	{r7}
 800224a:	4770      	bx	lr
 800224c:	200006b8 	.word	0x200006b8
 8002250:	40022000 	.word	0x40022000

08002254 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800225c:	4b0b      	ldr	r3, [pc, #44]	@ (800228c <FLASH_PageErase+0x38>)
 800225e:	2200      	movs	r2, #0
 8002260:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8002262:	4b0b      	ldr	r3, [pc, #44]	@ (8002290 <FLASH_PageErase+0x3c>)
 8002264:	691b      	ldr	r3, [r3, #16]
 8002266:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <FLASH_PageErase+0x3c>)
 8002268:	f043 0302 	orr.w	r3, r3, #2
 800226c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800226e:	4a08      	ldr	r2, [pc, #32]	@ (8002290 <FLASH_PageErase+0x3c>)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8002274:	4b06      	ldr	r3, [pc, #24]	@ (8002290 <FLASH_PageErase+0x3c>)
 8002276:	691b      	ldr	r3, [r3, #16]
 8002278:	4a05      	ldr	r2, [pc, #20]	@ (8002290 <FLASH_PageErase+0x3c>)
 800227a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800227e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8002280:	bf00      	nop
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	200006b8 	.word	0x200006b8
 8002290:	40022000 	.word	0x40022000

08002294 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002294:	b480      	push	{r7}
 8002296:	b08b      	sub	sp, #44	@ 0x2c
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80022a2:	2300      	movs	r3, #0
 80022a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022a6:	e169      	b.n	800257c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80022a8:	2201      	movs	r2, #1
 80022aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ac:	fa02 f303 	lsl.w	r3, r2, r3
 80022b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	69fa      	ldr	r2, [r7, #28]
 80022b8:	4013      	ands	r3, r2
 80022ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	69fb      	ldr	r3, [r7, #28]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	f040 8158 	bne.w	8002576 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	4a9a      	ldr	r2, [pc, #616]	@ (8002534 <HAL_GPIO_Init+0x2a0>)
 80022cc:	4293      	cmp	r3, r2
 80022ce:	d05e      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022d0:	4a98      	ldr	r2, [pc, #608]	@ (8002534 <HAL_GPIO_Init+0x2a0>)
 80022d2:	4293      	cmp	r3, r2
 80022d4:	d875      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022d6:	4a98      	ldr	r2, [pc, #608]	@ (8002538 <HAL_GPIO_Init+0x2a4>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d058      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022dc:	4a96      	ldr	r2, [pc, #600]	@ (8002538 <HAL_GPIO_Init+0x2a4>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d86f      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022e2:	4a96      	ldr	r2, [pc, #600]	@ (800253c <HAL_GPIO_Init+0x2a8>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d052      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022e8:	4a94      	ldr	r2, [pc, #592]	@ (800253c <HAL_GPIO_Init+0x2a8>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d869      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022ee:	4a94      	ldr	r2, [pc, #592]	@ (8002540 <HAL_GPIO_Init+0x2ac>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d04c      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 80022f4:	4a92      	ldr	r2, [pc, #584]	@ (8002540 <HAL_GPIO_Init+0x2ac>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d863      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 80022fa:	4a92      	ldr	r2, [pc, #584]	@ (8002544 <HAL_GPIO_Init+0x2b0>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d046      	beq.n	800238e <HAL_GPIO_Init+0xfa>
 8002300:	4a90      	ldr	r2, [pc, #576]	@ (8002544 <HAL_GPIO_Init+0x2b0>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d85d      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 8002306:	2b12      	cmp	r3, #18
 8002308:	d82a      	bhi.n	8002360 <HAL_GPIO_Init+0xcc>
 800230a:	2b12      	cmp	r3, #18
 800230c:	d859      	bhi.n	80023c2 <HAL_GPIO_Init+0x12e>
 800230e:	a201      	add	r2, pc, #4	@ (adr r2, 8002314 <HAL_GPIO_Init+0x80>)
 8002310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002314:	0800238f 	.word	0x0800238f
 8002318:	08002369 	.word	0x08002369
 800231c:	0800237b 	.word	0x0800237b
 8002320:	080023bd 	.word	0x080023bd
 8002324:	080023c3 	.word	0x080023c3
 8002328:	080023c3 	.word	0x080023c3
 800232c:	080023c3 	.word	0x080023c3
 8002330:	080023c3 	.word	0x080023c3
 8002334:	080023c3 	.word	0x080023c3
 8002338:	080023c3 	.word	0x080023c3
 800233c:	080023c3 	.word	0x080023c3
 8002340:	080023c3 	.word	0x080023c3
 8002344:	080023c3 	.word	0x080023c3
 8002348:	080023c3 	.word	0x080023c3
 800234c:	080023c3 	.word	0x080023c3
 8002350:	080023c3 	.word	0x080023c3
 8002354:	080023c3 	.word	0x080023c3
 8002358:	08002371 	.word	0x08002371
 800235c:	08002385 	.word	0x08002385
 8002360:	4a79      	ldr	r2, [pc, #484]	@ (8002548 <HAL_GPIO_Init+0x2b4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d013      	beq.n	800238e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002366:	e02c      	b.n	80023c2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002368:	683b      	ldr	r3, [r7, #0]
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	623b      	str	r3, [r7, #32]
          break;
 800236e:	e029      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	68db      	ldr	r3, [r3, #12]
 8002374:	3304      	adds	r3, #4
 8002376:	623b      	str	r3, [r7, #32]
          break;
 8002378:	e024      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	68db      	ldr	r3, [r3, #12]
 800237e:	3308      	adds	r3, #8
 8002380:	623b      	str	r3, [r7, #32]
          break;
 8002382:	e01f      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002384:	683b      	ldr	r3, [r7, #0]
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	330c      	adds	r3, #12
 800238a:	623b      	str	r3, [r7, #32]
          break;
 800238c:	e01a      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d102      	bne.n	800239c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002396:	2304      	movs	r3, #4
 8002398:	623b      	str	r3, [r7, #32]
          break;
 800239a:	e013      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	689b      	ldr	r3, [r3, #8]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023a4:	2308      	movs	r3, #8
 80023a6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	611a      	str	r2, [r3, #16]
          break;
 80023ae:	e009      	b.n	80023c4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80023b0:	2308      	movs	r3, #8
 80023b2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	69fa      	ldr	r2, [r7, #28]
 80023b8:	615a      	str	r2, [r3, #20]
          break;
 80023ba:	e003      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80023bc:	2300      	movs	r3, #0
 80023be:	623b      	str	r3, [r7, #32]
          break;
 80023c0:	e000      	b.n	80023c4 <HAL_GPIO_Init+0x130>
          break;
 80023c2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80023c4:	69bb      	ldr	r3, [r7, #24]
 80023c6:	2bff      	cmp	r3, #255	@ 0xff
 80023c8:	d801      	bhi.n	80023ce <HAL_GPIO_Init+0x13a>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	e001      	b.n	80023d2 <HAL_GPIO_Init+0x13e>
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	3304      	adds	r3, #4
 80023d2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	2bff      	cmp	r3, #255	@ 0xff
 80023d8:	d802      	bhi.n	80023e0 <HAL_GPIO_Init+0x14c>
 80023da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	e002      	b.n	80023e6 <HAL_GPIO_Init+0x152>
 80023e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e2:	3b08      	subs	r3, #8
 80023e4:	009b      	lsls	r3, r3, #2
 80023e6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	210f      	movs	r1, #15
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	fa01 f303 	lsl.w	r3, r1, r3
 80023f4:	43db      	mvns	r3, r3
 80023f6:	401a      	ands	r2, r3
 80023f8:	6a39      	ldr	r1, [r7, #32]
 80023fa:	693b      	ldr	r3, [r7, #16]
 80023fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002400:	431a      	orrs	r2, r3
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	685b      	ldr	r3, [r3, #4]
 800240a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800240e:	2b00      	cmp	r3, #0
 8002410:	f000 80b1 	beq.w	8002576 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002414:	4b4d      	ldr	r3, [pc, #308]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a4c      	ldr	r2, [pc, #304]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b4a      	ldr	r3, [pc, #296]	@ (800254c <HAL_GPIO_Init+0x2b8>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800242c:	4a48      	ldr	r2, [pc, #288]	@ (8002550 <HAL_GPIO_Init+0x2bc>)
 800242e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002430:	089b      	lsrs	r3, r3, #2
 8002432:	3302      	adds	r3, #2
 8002434:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002438:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800243a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243c:	f003 0303 	and.w	r3, r3, #3
 8002440:	009b      	lsls	r3, r3, #2
 8002442:	220f      	movs	r2, #15
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	43db      	mvns	r3, r3
 800244a:	68fa      	ldr	r2, [r7, #12]
 800244c:	4013      	ands	r3, r2
 800244e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	4a40      	ldr	r2, [pc, #256]	@ (8002554 <HAL_GPIO_Init+0x2c0>)
 8002454:	4293      	cmp	r3, r2
 8002456:	d013      	beq.n	8002480 <HAL_GPIO_Init+0x1ec>
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4a3f      	ldr	r2, [pc, #252]	@ (8002558 <HAL_GPIO_Init+0x2c4>)
 800245c:	4293      	cmp	r3, r2
 800245e:	d00d      	beq.n	800247c <HAL_GPIO_Init+0x1e8>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4a3e      	ldr	r2, [pc, #248]	@ (800255c <HAL_GPIO_Init+0x2c8>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d007      	beq.n	8002478 <HAL_GPIO_Init+0x1e4>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4a3d      	ldr	r2, [pc, #244]	@ (8002560 <HAL_GPIO_Init+0x2cc>)
 800246c:	4293      	cmp	r3, r2
 800246e:	d101      	bne.n	8002474 <HAL_GPIO_Init+0x1e0>
 8002470:	2303      	movs	r3, #3
 8002472:	e006      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002474:	2304      	movs	r3, #4
 8002476:	e004      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002478:	2302      	movs	r3, #2
 800247a:	e002      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <HAL_GPIO_Init+0x1ee>
 8002480:	2300      	movs	r3, #0
 8002482:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002484:	f002 0203 	and.w	r2, r2, #3
 8002488:	0092      	lsls	r2, r2, #2
 800248a:	4093      	lsls	r3, r2
 800248c:	68fa      	ldr	r2, [r7, #12]
 800248e:	4313      	orrs	r3, r2
 8002490:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002492:	492f      	ldr	r1, [pc, #188]	@ (8002550 <HAL_GPIO_Init+0x2bc>)
 8002494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002496:	089b      	lsrs	r3, r3, #2
 8002498:	3302      	adds	r3, #2
 800249a:	68fa      	ldr	r2, [r7, #12]
 800249c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80024ac:	4b2d      	ldr	r3, [pc, #180]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	492c      	ldr	r1, [pc, #176]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	608b      	str	r3, [r1, #8]
 80024b8:	e006      	b.n	80024c8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80024ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	43db      	mvns	r3, r3
 80024c2:	4928      	ldr	r1, [pc, #160]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024c4:	4013      	ands	r3, r2
 80024c6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c8:	683b      	ldr	r3, [r7, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d006      	beq.n	80024e2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80024d4:	4b23      	ldr	r3, [pc, #140]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024d6:	68da      	ldr	r2, [r3, #12]
 80024d8:	4922      	ldr	r1, [pc, #136]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024da:	69bb      	ldr	r3, [r7, #24]
 80024dc:	4313      	orrs	r3, r2
 80024de:	60cb      	str	r3, [r1, #12]
 80024e0:	e006      	b.n	80024f0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80024e2:	4b20      	ldr	r3, [pc, #128]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024e4:	68da      	ldr	r2, [r3, #12]
 80024e6:	69bb      	ldr	r3, [r7, #24]
 80024e8:	43db      	mvns	r3, r3
 80024ea:	491e      	ldr	r1, [pc, #120]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024ec:	4013      	ands	r3, r2
 80024ee:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d006      	beq.n	800250a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80024fc:	4b19      	ldr	r3, [pc, #100]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 80024fe:	685a      	ldr	r2, [r3, #4]
 8002500:	4918      	ldr	r1, [pc, #96]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002502:	69bb      	ldr	r3, [r7, #24]
 8002504:	4313      	orrs	r3, r2
 8002506:	604b      	str	r3, [r1, #4]
 8002508:	e006      	b.n	8002518 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800250a:	4b16      	ldr	r3, [pc, #88]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	69bb      	ldr	r3, [r7, #24]
 8002510:	43db      	mvns	r3, r3
 8002512:	4914      	ldr	r1, [pc, #80]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002514:	4013      	ands	r3, r2
 8002516:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002520:	2b00      	cmp	r3, #0
 8002522:	d021      	beq.n	8002568 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002524:	4b0f      	ldr	r3, [pc, #60]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	490e      	ldr	r1, [pc, #56]	@ (8002564 <HAL_GPIO_Init+0x2d0>)
 800252a:	69bb      	ldr	r3, [r7, #24]
 800252c:	4313      	orrs	r3, r2
 800252e:	600b      	str	r3, [r1, #0]
 8002530:	e021      	b.n	8002576 <HAL_GPIO_Init+0x2e2>
 8002532:	bf00      	nop
 8002534:	10320000 	.word	0x10320000
 8002538:	10310000 	.word	0x10310000
 800253c:	10220000 	.word	0x10220000
 8002540:	10210000 	.word	0x10210000
 8002544:	10120000 	.word	0x10120000
 8002548:	10110000 	.word	0x10110000
 800254c:	40021000 	.word	0x40021000
 8002550:	40010000 	.word	0x40010000
 8002554:	40010800 	.word	0x40010800
 8002558:	40010c00 	.word	0x40010c00
 800255c:	40011000 	.word	0x40011000
 8002560:	40011400 	.word	0x40011400
 8002564:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002568:	4b0b      	ldr	r3, [pc, #44]	@ (8002598 <HAL_GPIO_Init+0x304>)
 800256a:	681a      	ldr	r2, [r3, #0]
 800256c:	69bb      	ldr	r3, [r7, #24]
 800256e:	43db      	mvns	r3, r3
 8002570:	4909      	ldr	r1, [pc, #36]	@ (8002598 <HAL_GPIO_Init+0x304>)
 8002572:	4013      	ands	r3, r2
 8002574:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002578:	3301      	adds	r3, #1
 800257a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	681a      	ldr	r2, [r3, #0]
 8002580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002582:	fa22 f303 	lsr.w	r3, r2, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	f47f ae8e 	bne.w	80022a8 <HAL_GPIO_Init+0x14>
  }
}
 800258c:	bf00      	nop
 800258e:	bf00      	nop
 8002590:	372c      	adds	r7, #44	@ 0x2c
 8002592:	46bd      	mov	sp, r7
 8002594:	bc80      	pop	{r7}
 8002596:	4770      	bx	lr
 8002598:	40010400 	.word	0x40010400

0800259c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800259c:	b480      	push	{r7}
 800259e:	b089      	sub	sp, #36	@ 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025a6:	2300      	movs	r3, #0
 80025a8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 80025aa:	e09a      	b.n	80026e2 <HAL_GPIO_DeInit+0x146>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80025ac:	2201      	movs	r2, #1
 80025ae:	69fb      	ldr	r3, [r7, #28]
 80025b0:	fa02 f303 	lsl.w	r3, r2, r3
 80025b4:	683a      	ldr	r2, [r7, #0]
 80025b6:	4013      	ands	r3, r2
 80025b8:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 80025ba:	69bb      	ldr	r3, [r7, #24]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	f000 808d 	beq.w	80026dc <HAL_GPIO_DeInit+0x140>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 80025c2:	4a4e      	ldr	r2, [pc, #312]	@ (80026fc <HAL_GPIO_DeInit+0x160>)
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	089b      	lsrs	r3, r3, #2
 80025c8:	3302      	adds	r3, #2
 80025ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025ce:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	f003 0303 	and.w	r3, r3, #3
 80025d6:	009b      	lsls	r3, r3, #2
 80025d8:	220f      	movs	r2, #15
 80025da:	fa02 f303 	lsl.w	r3, r2, r3
 80025de:	697a      	ldr	r2, [r7, #20]
 80025e0:	4013      	ands	r3, r2
 80025e2:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	4a46      	ldr	r2, [pc, #280]	@ (8002700 <HAL_GPIO_DeInit+0x164>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d013      	beq.n	8002614 <HAL_GPIO_DeInit+0x78>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	4a45      	ldr	r2, [pc, #276]	@ (8002704 <HAL_GPIO_DeInit+0x168>)
 80025f0:	4293      	cmp	r3, r2
 80025f2:	d00d      	beq.n	8002610 <HAL_GPIO_DeInit+0x74>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	4a44      	ldr	r2, [pc, #272]	@ (8002708 <HAL_GPIO_DeInit+0x16c>)
 80025f8:	4293      	cmp	r3, r2
 80025fa:	d007      	beq.n	800260c <HAL_GPIO_DeInit+0x70>
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	4a43      	ldr	r2, [pc, #268]	@ (800270c <HAL_GPIO_DeInit+0x170>)
 8002600:	4293      	cmp	r3, r2
 8002602:	d101      	bne.n	8002608 <HAL_GPIO_DeInit+0x6c>
 8002604:	2303      	movs	r3, #3
 8002606:	e006      	b.n	8002616 <HAL_GPIO_DeInit+0x7a>
 8002608:	2304      	movs	r3, #4
 800260a:	e004      	b.n	8002616 <HAL_GPIO_DeInit+0x7a>
 800260c:	2302      	movs	r3, #2
 800260e:	e002      	b.n	8002616 <HAL_GPIO_DeInit+0x7a>
 8002610:	2301      	movs	r3, #1
 8002612:	e000      	b.n	8002616 <HAL_GPIO_DeInit+0x7a>
 8002614:	2300      	movs	r3, #0
 8002616:	69fa      	ldr	r2, [r7, #28]
 8002618:	f002 0203 	and.w	r2, r2, #3
 800261c:	0092      	lsls	r2, r2, #2
 800261e:	4093      	lsls	r3, r2
 8002620:	697a      	ldr	r2, [r7, #20]
 8002622:	429a      	cmp	r2, r3
 8002624:	d132      	bne.n	800268c <HAL_GPIO_DeInit+0xf0>
      {
        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 8002626:	4b3a      	ldr	r3, [pc, #232]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	69bb      	ldr	r3, [r7, #24]
 800262c:	43db      	mvns	r3, r3
 800262e:	4938      	ldr	r1, [pc, #224]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 8002630:	4013      	ands	r3, r2
 8002632:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 8002634:	4b36      	ldr	r3, [pc, #216]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 8002636:	685a      	ldr	r2, [r3, #4]
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	43db      	mvns	r3, r3
 800263c:	4934      	ldr	r1, [pc, #208]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 800263e:	4013      	ands	r3, r2
 8002640:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8002642:	4b33      	ldr	r3, [pc, #204]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 8002644:	68da      	ldr	r2, [r3, #12]
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	43db      	mvns	r3, r3
 800264a:	4931      	ldr	r1, [pc, #196]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 800264c:	4013      	ands	r3, r2
 800264e:	60cb      	str	r3, [r1, #12]
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8002650:	4b2f      	ldr	r3, [pc, #188]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 8002652:	689a      	ldr	r2, [r3, #8]
 8002654:	69bb      	ldr	r3, [r7, #24]
 8002656:	43db      	mvns	r3, r3
 8002658:	492d      	ldr	r1, [pc, #180]	@ (8002710 <HAL_GPIO_DeInit+0x174>)
 800265a:	4013      	ands	r3, r2
 800265c:	608b      	str	r3, [r1, #8]
        
        tmp = 0x0FuL << (4u * (position & 0x03u));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	f003 0303 	and.w	r3, r3, #3
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	220f      	movs	r2, #15
 8002668:	fa02 f303 	lsl.w	r3, r2, r3
 800266c:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 800266e:	4a23      	ldr	r2, [pc, #140]	@ (80026fc <HAL_GPIO_DeInit+0x160>)
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	089b      	lsrs	r3, r3, #2
 8002674:	3302      	adds	r3, #2
 8002676:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	43da      	mvns	r2, r3
 800267e:	481f      	ldr	r0, [pc, #124]	@ (80026fc <HAL_GPIO_DeInit+0x160>)
 8002680:	69fb      	ldr	r3, [r7, #28]
 8002682:	089b      	lsrs	r3, r3, #2
 8002684:	400a      	ands	r2, r1
 8002686:	3302      	adds	r3, #2
 8002688:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	2bff      	cmp	r3, #255	@ 0xff
 8002690:	d801      	bhi.n	8002696 <HAL_GPIO_DeInit+0xfa>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	e001      	b.n	800269a <HAL_GPIO_DeInit+0xfe>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	3304      	adds	r3, #4
 800269a:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800269c:	69bb      	ldr	r3, [r7, #24]
 800269e:	2bff      	cmp	r3, #255	@ 0xff
 80026a0:	d802      	bhi.n	80026a8 <HAL_GPIO_DeInit+0x10c>
 80026a2:	69fb      	ldr	r3, [r7, #28]
 80026a4:	009b      	lsls	r3, r3, #2
 80026a6:	e002      	b.n	80026ae <HAL_GPIO_DeInit+0x112>
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	3b08      	subs	r3, #8
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	210f      	movs	r1, #15
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	401a      	ands	r2, r3
 80026c0:	2104      	movs	r1, #4
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	fa01 f303 	lsl.w	r3, r1, r3
 80026c8:	431a      	orrs	r2, r3
 80026ca:	693b      	ldr	r3, [r7, #16]
 80026cc:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	68da      	ldr	r2, [r3, #12]
 80026d2:	69bb      	ldr	r3, [r7, #24]
 80026d4:	43db      	mvns	r3, r3
 80026d6:	401a      	ands	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	60da      	str	r2, [r3, #12]
    }

    position++;
 80026dc:	69fb      	ldr	r3, [r7, #28]
 80026de:	3301      	adds	r3, #1
 80026e0:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 80026e2:	683a      	ldr	r2, [r7, #0]
 80026e4:	69fb      	ldr	r3, [r7, #28]
 80026e6:	fa22 f303 	lsr.w	r3, r2, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	f47f af5e 	bne.w	80025ac <HAL_GPIO_DeInit+0x10>
  }
}
 80026f0:	bf00      	nop
 80026f2:	bf00      	nop
 80026f4:	3724      	adds	r7, #36	@ 0x24
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bc80      	pop	{r7}
 80026fa:	4770      	bx	lr
 80026fc:	40010000 	.word	0x40010000
 8002700:	40010800 	.word	0x40010800
 8002704:	40010c00 	.word	0x40010c00
 8002708:	40011000 	.word	0x40011000
 800270c:	40011400 	.word	0x40011400
 8002710:	40010400 	.word	0x40010400

08002714 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002714:	b480      	push	{r7}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	689a      	ldr	r2, [r3, #8]
 8002724:	887b      	ldrh	r3, [r7, #2]
 8002726:	4013      	ands	r3, r2
 8002728:	2b00      	cmp	r3, #0
 800272a:	d002      	beq.n	8002732 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800272c:	2301      	movs	r3, #1
 800272e:	73fb      	strb	r3, [r7, #15]
 8002730:	e001      	b.n	8002736 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002732:	2300      	movs	r3, #0
 8002734:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002736:	7bfb      	ldrb	r3, [r7, #15]
}
 8002738:	4618      	mov	r0, r3
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	bc80      	pop	{r7}
 8002740:	4770      	bx	lr

08002742 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002742:	b480      	push	{r7}
 8002744:	b083      	sub	sp, #12
 8002746:	af00      	add	r7, sp, #0
 8002748:	6078      	str	r0, [r7, #4]
 800274a:	460b      	mov	r3, r1
 800274c:	807b      	strh	r3, [r7, #2]
 800274e:	4613      	mov	r3, r2
 8002750:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002752:	787b      	ldrb	r3, [r7, #1]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002758:	887a      	ldrh	r2, [r7, #2]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800275e:	e003      	b.n	8002768 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002760:	887b      	ldrh	r3, [r7, #2]
 8002762:	041a      	lsls	r2, r3, #16
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	611a      	str	r2, [r3, #16]
}
 8002768:	bf00      	nop
 800276a:	370c      	adds	r7, #12
 800276c:	46bd      	mov	sp, r7
 800276e:	bc80      	pop	{r7}
 8002770:	4770      	bx	lr

08002772 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002772:	b480      	push	{r7}
 8002774:	b085      	sub	sp, #20
 8002776:	af00      	add	r7, sp, #0
 8002778:	6078      	str	r0, [r7, #4]
 800277a:	460b      	mov	r3, r1
 800277c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002784:	887a      	ldrh	r2, [r7, #2]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	4013      	ands	r3, r2
 800278a:	041a      	lsls	r2, r3, #16
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	43d9      	mvns	r1, r3
 8002790:	887b      	ldrh	r3, [r7, #2]
 8002792:	400b      	ands	r3, r1
 8002794:	431a      	orrs	r2, r3
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	611a      	str	r2, [r3, #16]
}
 800279a:	bf00      	nop
 800279c:	3714      	adds	r7, #20
 800279e:	46bd      	mov	sp, r7
 80027a0:	bc80      	pop	{r7}
 80027a2:	4770      	bx	lr

080027a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b086      	sub	sp, #24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d101      	bne.n	80027b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e272      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	2b00      	cmp	r3, #0
 80027c0:	f000 8087 	beq.w	80028d2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027c4:	4b92      	ldr	r3, [pc, #584]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 030c 	and.w	r3, r3, #12
 80027cc:	2b04      	cmp	r3, #4
 80027ce:	d00c      	beq.n	80027ea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80027d0:	4b8f      	ldr	r3, [pc, #572]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	f003 030c 	and.w	r3, r3, #12
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d112      	bne.n	8002802 <HAL_RCC_OscConfig+0x5e>
 80027dc:	4b8c      	ldr	r3, [pc, #560]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80027e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027e8:	d10b      	bne.n	8002802 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027ea:	4b89      	ldr	r3, [pc, #548]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d06c      	beq.n	80028d0 <HAL_RCC_OscConfig+0x12c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685b      	ldr	r3, [r3, #4]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d168      	bne.n	80028d0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e24c      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800280a:	d106      	bne.n	800281a <HAL_RCC_OscConfig+0x76>
 800280c:	4b80      	ldr	r3, [pc, #512]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a7f      	ldr	r2, [pc, #508]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002812:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e02e      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d10c      	bne.n	800283c <HAL_RCC_OscConfig+0x98>
 8002822:	4b7b      	ldr	r3, [pc, #492]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a7a      	ldr	r2, [pc, #488]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002828:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282c:	6013      	str	r3, [r2, #0]
 800282e:	4b78      	ldr	r3, [pc, #480]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4a77      	ldr	r2, [pc, #476]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002834:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002838:	6013      	str	r3, [r2, #0]
 800283a:	e01d      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002844:	d10c      	bne.n	8002860 <HAL_RCC_OscConfig+0xbc>
 8002846:	4b72      	ldr	r3, [pc, #456]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a71      	ldr	r2, [pc, #452]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800284c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	4b6f      	ldr	r3, [pc, #444]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a6e      	ldr	r2, [pc, #440]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002858:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800285c:	6013      	str	r3, [r2, #0]
 800285e:	e00b      	b.n	8002878 <HAL_RCC_OscConfig+0xd4>
 8002860:	4b6b      	ldr	r3, [pc, #428]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a6a      	ldr	r2, [pc, #424]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002866:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	4b68      	ldr	r3, [pc, #416]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4a67      	ldr	r2, [pc, #412]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002872:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002876:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d013      	beq.n	80028a8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002880:	f7fe feee 	bl	8001660 <HAL_GetTick>
 8002884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002886:	e008      	b.n	800289a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002888:	f7fe feea 	bl	8001660 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	693b      	ldr	r3, [r7, #16]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	2b64      	cmp	r3, #100	@ 0x64
 8002894:	d901      	bls.n	800289a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002896:	2303      	movs	r3, #3
 8002898:	e200      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800289a:	4b5d      	ldr	r3, [pc, #372]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d0f0      	beq.n	8002888 <HAL_RCC_OscConfig+0xe4>
 80028a6:	e014      	b.n	80028d2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028a8:	f7fe feda 	bl	8001660 <HAL_GetTick>
 80028ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028ae:	e008      	b.n	80028c2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028b0:	f7fe fed6 	bl	8001660 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	693b      	ldr	r3, [r7, #16]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	2b64      	cmp	r3, #100	@ 0x64
 80028bc:	d901      	bls.n	80028c2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e1ec      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028c2:	4b53      	ldr	r3, [pc, #332]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d1f0      	bne.n	80028b0 <HAL_RCC_OscConfig+0x10c>
 80028ce:	e000      	b.n	80028d2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d063      	beq.n	80029a6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80028de:	4b4c      	ldr	r3, [pc, #304]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	f003 030c 	and.w	r3, r3, #12
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80028ea:	4b49      	ldr	r3, [pc, #292]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f003 030c 	and.w	r3, r3, #12
 80028f2:	2b08      	cmp	r3, #8
 80028f4:	d11c      	bne.n	8002930 <HAL_RCC_OscConfig+0x18c>
 80028f6:	4b46      	ldr	r3, [pc, #280]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d116      	bne.n	8002930 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002902:	4b43      	ldr	r3, [pc, #268]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f003 0302 	and.w	r3, r3, #2
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <HAL_RCC_OscConfig+0x176>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	691b      	ldr	r3, [r3, #16]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d001      	beq.n	800291a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e1c0      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800291a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	695b      	ldr	r3, [r3, #20]
 8002926:	00db      	lsls	r3, r3, #3
 8002928:	4939      	ldr	r1, [pc, #228]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800292a:	4313      	orrs	r3, r2
 800292c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800292e:	e03a      	b.n	80029a6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d020      	beq.n	800297a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002938:	4b36      	ldr	r3, [pc, #216]	@ (8002a14 <HAL_RCC_OscConfig+0x270>)
 800293a:	2201      	movs	r2, #1
 800293c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293e:	f7fe fe8f 	bl	8001660 <HAL_GetTick>
 8002942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002944:	e008      	b.n	8002958 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002946:	f7fe fe8b 	bl	8001660 <HAL_GetTick>
 800294a:	4602      	mov	r2, r0
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	1ad3      	subs	r3, r2, r3
 8002950:	2b02      	cmp	r3, #2
 8002952:	d901      	bls.n	8002958 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002954:	2303      	movs	r3, #3
 8002956:	e1a1      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002958:	4b2d      	ldr	r3, [pc, #180]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f003 0302 	and.w	r3, r3, #2
 8002960:	2b00      	cmp	r3, #0
 8002962:	d0f0      	beq.n	8002946 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002964:	4b2a      	ldr	r3, [pc, #168]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	00db      	lsls	r3, r3, #3
 8002972:	4927      	ldr	r1, [pc, #156]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 8002974:	4313      	orrs	r3, r2
 8002976:	600b      	str	r3, [r1, #0]
 8002978:	e015      	b.n	80029a6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800297a:	4b26      	ldr	r3, [pc, #152]	@ (8002a14 <HAL_RCC_OscConfig+0x270>)
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002980:	f7fe fe6e 	bl	8001660 <HAL_GetTick>
 8002984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002986:	e008      	b.n	800299a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002988:	f7fe fe6a 	bl	8001660 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	2b02      	cmp	r3, #2
 8002994:	d901      	bls.n	800299a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e180      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800299a:	4b1d      	ldr	r3, [pc, #116]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d1f0      	bne.n	8002988 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0308 	and.w	r3, r3, #8
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d03a      	beq.n	8002a28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	699b      	ldr	r3, [r3, #24]
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d019      	beq.n	80029ee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029ba:	4b17      	ldr	r3, [pc, #92]	@ (8002a18 <HAL_RCC_OscConfig+0x274>)
 80029bc:	2201      	movs	r2, #1
 80029be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029c0:	f7fe fe4e 	bl	8001660 <HAL_GetTick>
 80029c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029c6:	e008      	b.n	80029da <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029c8:	f7fe fe4a 	bl	8001660 <HAL_GetTick>
 80029cc:	4602      	mov	r2, r0
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	1ad3      	subs	r3, r2, r3
 80029d2:	2b02      	cmp	r3, #2
 80029d4:	d901      	bls.n	80029da <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80029d6:	2303      	movs	r3, #3
 80029d8:	e160      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029da:	4b0d      	ldr	r3, [pc, #52]	@ (8002a10 <HAL_RCC_OscConfig+0x26c>)
 80029dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d0f0      	beq.n	80029c8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80029e6:	2001      	movs	r0, #1
 80029e8:	f000 fafe 	bl	8002fe8 <RCC_Delay>
 80029ec:	e01c      	b.n	8002a28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002a18 <HAL_RCC_OscConfig+0x274>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029f4:	f7fe fe34 	bl	8001660 <HAL_GetTick>
 80029f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029fa:	e00f      	b.n	8002a1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029fc:	f7fe fe30 	bl	8001660 <HAL_GetTick>
 8002a00:	4602      	mov	r2, r0
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	1ad3      	subs	r3, r2, r3
 8002a06:	2b02      	cmp	r3, #2
 8002a08:	d908      	bls.n	8002a1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002a0a:	2303      	movs	r3, #3
 8002a0c:	e146      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
 8002a0e:	bf00      	nop
 8002a10:	40021000 	.word	0x40021000
 8002a14:	42420000 	.word	0x42420000
 8002a18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a1c:	4b92      	ldr	r3, [pc, #584]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a20:	f003 0302 	and.w	r3, r3, #2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d1e9      	bne.n	80029fc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 0304 	and.w	r3, r3, #4
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f000 80a6 	beq.w	8002b82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a36:	2300      	movs	r3, #0
 8002a38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a3a:	4b8b      	ldr	r3, [pc, #556]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002a3c:	69db      	ldr	r3, [r3, #28]
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d10d      	bne.n	8002a62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a46:	4b88      	ldr	r3, [pc, #544]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	4a87      	ldr	r2, [pc, #540]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002a4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a50:	61d3      	str	r3, [r2, #28]
 8002a52:	4b85      	ldr	r3, [pc, #532]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a5a:	60bb      	str	r3, [r7, #8]
 8002a5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a62:	4b82      	ldr	r3, [pc, #520]	@ (8002c6c <HAL_RCC_OscConfig+0x4c8>)
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d118      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a6e:	4b7f      	ldr	r3, [pc, #508]	@ (8002c6c <HAL_RCC_OscConfig+0x4c8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a7e      	ldr	r2, [pc, #504]	@ (8002c6c <HAL_RCC_OscConfig+0x4c8>)
 8002a74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a7a:	f7fe fdf1 	bl	8001660 <HAL_GetTick>
 8002a7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a82:	f7fe fded 	bl	8001660 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b64      	cmp	r3, #100	@ 0x64
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e103      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a94:	4b75      	ldr	r3, [pc, #468]	@ (8002c6c <HAL_RCC_OscConfig+0x4c8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	d106      	bne.n	8002ab6 <HAL_RCC_OscConfig+0x312>
 8002aa8:	4b6f      	ldr	r3, [pc, #444]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002aaa:	6a1b      	ldr	r3, [r3, #32]
 8002aac:	4a6e      	ldr	r2, [pc, #440]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002aae:	f043 0301 	orr.w	r3, r3, #1
 8002ab2:	6213      	str	r3, [r2, #32]
 8002ab4:	e02d      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	68db      	ldr	r3, [r3, #12]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d10c      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x334>
 8002abe:	4b6a      	ldr	r3, [pc, #424]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	4a69      	ldr	r2, [pc, #420]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002ac4:	f023 0301 	bic.w	r3, r3, #1
 8002ac8:	6213      	str	r3, [r2, #32]
 8002aca:	4b67      	ldr	r3, [pc, #412]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	4a66      	ldr	r2, [pc, #408]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002ad0:	f023 0304 	bic.w	r3, r3, #4
 8002ad4:	6213      	str	r3, [r2, #32]
 8002ad6:	e01c      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	2b05      	cmp	r3, #5
 8002ade:	d10c      	bne.n	8002afa <HAL_RCC_OscConfig+0x356>
 8002ae0:	4b61      	ldr	r3, [pc, #388]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	4a60      	ldr	r2, [pc, #384]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002ae6:	f043 0304 	orr.w	r3, r3, #4
 8002aea:	6213      	str	r3, [r2, #32]
 8002aec:	4b5e      	ldr	r3, [pc, #376]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002aee:	6a1b      	ldr	r3, [r3, #32]
 8002af0:	4a5d      	ldr	r2, [pc, #372]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002af2:	f043 0301 	orr.w	r3, r3, #1
 8002af6:	6213      	str	r3, [r2, #32]
 8002af8:	e00b      	b.n	8002b12 <HAL_RCC_OscConfig+0x36e>
 8002afa:	4b5b      	ldr	r3, [pc, #364]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	4a5a      	ldr	r2, [pc, #360]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b00:	f023 0301 	bic.w	r3, r3, #1
 8002b04:	6213      	str	r3, [r2, #32]
 8002b06:	4b58      	ldr	r3, [pc, #352]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b08:	6a1b      	ldr	r3, [r3, #32]
 8002b0a:	4a57      	ldr	r2, [pc, #348]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b0c:	f023 0304 	bic.w	r3, r3, #4
 8002b10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	68db      	ldr	r3, [r3, #12]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d015      	beq.n	8002b46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b1a:	f7fe fda1 	bl	8001660 <HAL_GetTick>
 8002b1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b20:	e00a      	b.n	8002b38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b22:	f7fe fd9d 	bl	8001660 <HAL_GetTick>
 8002b26:	4602      	mov	r2, r0
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d901      	bls.n	8002b38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002b34:	2303      	movs	r3, #3
 8002b36:	e0b1      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b38:	4b4b      	ldr	r3, [pc, #300]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b3a:	6a1b      	ldr	r3, [r3, #32]
 8002b3c:	f003 0302 	and.w	r3, r3, #2
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d0ee      	beq.n	8002b22 <HAL_RCC_OscConfig+0x37e>
 8002b44:	e014      	b.n	8002b70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b46:	f7fe fd8b 	bl	8001660 <HAL_GetTick>
 8002b4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b4c:	e00a      	b.n	8002b64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b4e:	f7fe fd87 	bl	8001660 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d901      	bls.n	8002b64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002b60:	2303      	movs	r3, #3
 8002b62:	e09b      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b64:	4b40      	ldr	r3, [pc, #256]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b66:	6a1b      	ldr	r3, [r3, #32]
 8002b68:	f003 0302 	and.w	r3, r3, #2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1ee      	bne.n	8002b4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b70:	7dfb      	ldrb	r3, [r7, #23]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d105      	bne.n	8002b82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b76:	4b3c      	ldr	r3, [pc, #240]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b78:	69db      	ldr	r3, [r3, #28]
 8002b7a:	4a3b      	ldr	r2, [pc, #236]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 8087 	beq.w	8002c9a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b8c:	4b36      	ldr	r3, [pc, #216]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f003 030c 	and.w	r3, r3, #12
 8002b94:	2b08      	cmp	r3, #8
 8002b96:	d061      	beq.n	8002c5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	69db      	ldr	r3, [r3, #28]
 8002b9c:	2b02      	cmp	r3, #2
 8002b9e:	d146      	bne.n	8002c2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ba0:	4b33      	ldr	r3, [pc, #204]	@ (8002c70 <HAL_RCC_OscConfig+0x4cc>)
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ba6:	f7fe fd5b 	bl	8001660 <HAL_GetTick>
 8002baa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bae:	f7fe fd57 	bl	8001660 <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e06d      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002bc0:	4b29      	ldr	r3, [pc, #164]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d1f0      	bne.n	8002bae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6a1b      	ldr	r3, [r3, #32]
 8002bd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bd4:	d108      	bne.n	8002be8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002bd6:	4b24      	ldr	r3, [pc, #144]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	4921      	ldr	r1, [pc, #132]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002be4:	4313      	orrs	r3, r2
 8002be6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002be8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6a19      	ldr	r1, [r3, #32]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	491b      	ldr	r1, [pc, #108]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002bfc:	4313      	orrs	r3, r2
 8002bfe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c00:	4b1b      	ldr	r3, [pc, #108]	@ (8002c70 <HAL_RCC_OscConfig+0x4cc>)
 8002c02:	2201      	movs	r2, #1
 8002c04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c06:	f7fe fd2b 	bl	8001660 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c0e:	f7fe fd27 	bl	8001660 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e03d      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c20:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x46a>
 8002c2c:	e035      	b.n	8002c9a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c2e:	4b10      	ldr	r3, [pc, #64]	@ (8002c70 <HAL_RCC_OscConfig+0x4cc>)
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c34:	f7fe fd14 	bl	8001660 <HAL_GetTick>
 8002c38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c3a:	e008      	b.n	8002c4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c3c:	f7fe fd10 	bl	8001660 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d901      	bls.n	8002c4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	e026      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c4e:	4b06      	ldr	r3, [pc, #24]	@ (8002c68 <HAL_RCC_OscConfig+0x4c4>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d1f0      	bne.n	8002c3c <HAL_RCC_OscConfig+0x498>
 8002c5a:	e01e      	b.n	8002c9a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d107      	bne.n	8002c74 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002c64:	2301      	movs	r3, #1
 8002c66:	e019      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40007000 	.word	0x40007000
 8002c70:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002c74:	4b0b      	ldr	r3, [pc, #44]	@ (8002ca4 <HAL_RCC_OscConfig+0x500>)
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d106      	bne.n	8002c96 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d001      	beq.n	8002c9a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002c96:	2301      	movs	r3, #1
 8002c98:	e000      	b.n	8002c9c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002c9a:	2300      	movs	r3, #0
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	3718      	adds	r7, #24
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	bd80      	pop	{r7, pc}
 8002ca4:	40021000 	.word	0x40021000

08002ca8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0d0      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cbc:	4b6a      	ldr	r3, [pc, #424]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d910      	bls.n	8002cec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cca:	4b67      	ldr	r3, [pc, #412]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f023 0207 	bic.w	r2, r3, #7
 8002cd2:	4965      	ldr	r1, [pc, #404]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cda:	4b63      	ldr	r3, [pc, #396]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0307 	and.w	r3, r3, #7
 8002ce2:	683a      	ldr	r2, [r7, #0]
 8002ce4:	429a      	cmp	r2, r3
 8002ce6:	d001      	beq.n	8002cec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e0b8      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	f003 0302 	and.w	r3, r3, #2
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d020      	beq.n	8002d3a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d005      	beq.n	8002d10 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002d04:	4b59      	ldr	r3, [pc, #356]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d06:	685b      	ldr	r3, [r3, #4]
 8002d08:	4a58      	ldr	r2, [pc, #352]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002d0e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d005      	beq.n	8002d28 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d1c:	4b53      	ldr	r3, [pc, #332]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	4a52      	ldr	r2, [pc, #328]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d22:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002d26:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d28:	4b50      	ldr	r3, [pc, #320]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	494d      	ldr	r1, [pc, #308]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d36:	4313      	orrs	r3, r2
 8002d38:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d040      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d107      	bne.n	8002d5e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d4e:	4b47      	ldr	r3, [pc, #284]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d115      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d5a:	2301      	movs	r3, #1
 8002d5c:	e07f      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d66:	4b41      	ldr	r3, [pc, #260]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e073      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d76:	4b3d      	ldr	r3, [pc, #244]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e06b      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d86:	4b39      	ldr	r3, [pc, #228]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f023 0203 	bic.w	r2, r3, #3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4936      	ldr	r1, [pc, #216]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d98:	f7fe fc62 	bl	8001660 <HAL_GetTick>
 8002d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da0:	f7fe fc5e 	bl	8001660 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e053      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db6:	4b2d      	ldr	r3, [pc, #180]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	f003 020c 	and.w	r2, r3, #12
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d1eb      	bne.n	8002da0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc8:	4b27      	ldr	r3, [pc, #156]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d210      	bcs.n	8002df8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd6:	4b24      	ldr	r3, [pc, #144]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f023 0207 	bic.w	r2, r3, #7
 8002dde:	4922      	ldr	r1, [pc, #136]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002de6:	4b20      	ldr	r3, [pc, #128]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	683a      	ldr	r2, [r7, #0]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d001      	beq.n	8002df8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e032      	b.n	8002e5e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f003 0304 	and.w	r3, r3, #4
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d008      	beq.n	8002e16 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e04:	4b19      	ldr	r3, [pc, #100]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	4916      	ldr	r1, [pc, #88]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e12:	4313      	orrs	r3, r2
 8002e14:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d009      	beq.n	8002e36 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002e22:	4b12      	ldr	r3, [pc, #72]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	00db      	lsls	r3, r3, #3
 8002e30:	490e      	ldr	r1, [pc, #56]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e32:	4313      	orrs	r3, r2
 8002e34:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e36:	f000 f821 	bl	8002e7c <HAL_RCC_GetSysClockFreq>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	4b0b      	ldr	r3, [pc, #44]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	091b      	lsrs	r3, r3, #4
 8002e42:	f003 030f 	and.w	r3, r3, #15
 8002e46:	490a      	ldr	r1, [pc, #40]	@ (8002e70 <HAL_RCC_ClockConfig+0x1c8>)
 8002e48:	5ccb      	ldrb	r3, [r1, r3]
 8002e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e4e:	4a09      	ldr	r2, [pc, #36]	@ (8002e74 <HAL_RCC_ClockConfig+0x1cc>)
 8002e50:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002e52:	4b09      	ldr	r3, [pc, #36]	@ (8002e78 <HAL_RCC_ClockConfig+0x1d0>)
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	4618      	mov	r0, r3
 8002e58:	f7fe f882 	bl	8000f60 <HAL_InitTick>

  return HAL_OK;
 8002e5c:	2300      	movs	r3, #0
}
 8002e5e:	4618      	mov	r0, r3
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	40022000 	.word	0x40022000
 8002e6c:	40021000 	.word	0x40021000
 8002e70:	0800afd8 	.word	0x0800afd8
 8002e74:	20000018 	.word	0x20000018
 8002e78:	2000001c 	.word	0x2000001c

08002e7c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	b087      	sub	sp, #28
 8002e80:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
 8002e86:	2300      	movs	r3, #0
 8002e88:	60bb      	str	r3, [r7, #8]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002e92:	2300      	movs	r3, #0
 8002e94:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002e96:	4b1e      	ldr	r3, [pc, #120]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x94>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	f003 030c 	and.w	r3, r3, #12
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d002      	beq.n	8002eac <HAL_RCC_GetSysClockFreq+0x30>
 8002ea6:	2b08      	cmp	r3, #8
 8002ea8:	d003      	beq.n	8002eb2 <HAL_RCC_GetSysClockFreq+0x36>
 8002eaa:	e027      	b.n	8002efc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002eac:	4b19      	ldr	r3, [pc, #100]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8002eae:	613b      	str	r3, [r7, #16]
      break;
 8002eb0:	e027      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	0c9b      	lsrs	r3, r3, #18
 8002eb6:	f003 030f 	and.w	r3, r3, #15
 8002eba:	4a17      	ldr	r2, [pc, #92]	@ (8002f18 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002ebc:	5cd3      	ldrb	r3, [r2, r3]
 8002ebe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d010      	beq.n	8002eec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002eca:	4b11      	ldr	r3, [pc, #68]	@ (8002f10 <HAL_RCC_GetSysClockFreq+0x94>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	0c5b      	lsrs	r3, r3, #17
 8002ed0:	f003 0301 	and.w	r3, r3, #1
 8002ed4:	4a11      	ldr	r2, [pc, #68]	@ (8002f1c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ed6:	5cd3      	ldrb	r3, [r2, r3]
 8002ed8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a0d      	ldr	r2, [pc, #52]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ede:	fb03 f202 	mul.w	r2, r3, r2
 8002ee2:	68bb      	ldr	r3, [r7, #8]
 8002ee4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	e004      	b.n	8002ef6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a0c      	ldr	r2, [pc, #48]	@ (8002f20 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ef0:	fb02 f303 	mul.w	r3, r2, r3
 8002ef4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	613b      	str	r3, [r7, #16]
      break;
 8002efa:	e002      	b.n	8002f02 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002efc:	4b05      	ldr	r3, [pc, #20]	@ (8002f14 <HAL_RCC_GetSysClockFreq+0x98>)
 8002efe:	613b      	str	r3, [r7, #16]
      break;
 8002f00:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f02:	693b      	ldr	r3, [r7, #16]
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	371c      	adds	r7, #28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bc80      	pop	{r7}
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	40021000 	.word	0x40021000
 8002f14:	007a1200 	.word	0x007a1200
 8002f18:	0800aff0 	.word	0x0800aff0
 8002f1c:	0800b000 	.word	0x0800b000
 8002f20:	003d0900 	.word	0x003d0900

08002f24 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f28:	4b02      	ldr	r3, [pc, #8]	@ (8002f34 <HAL_RCC_GetHCLKFreq+0x10>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr
 8002f34:	20000018 	.word	0x20000018

08002f38 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002f3c:	f7ff fff2 	bl	8002f24 <HAL_RCC_GetHCLKFreq>
 8002f40:	4602      	mov	r2, r0
 8002f42:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	0a1b      	lsrs	r3, r3, #8
 8002f48:	f003 0307 	and.w	r3, r3, #7
 8002f4c:	4903      	ldr	r1, [pc, #12]	@ (8002f5c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002f4e:	5ccb      	ldrb	r3, [r1, r3]
 8002f50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	40021000 	.word	0x40021000
 8002f5c:	0800afe8 	.word	0x0800afe8

08002f60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002f64:	f7ff ffde 	bl	8002f24 <HAL_RCC_GetHCLKFreq>
 8002f68:	4602      	mov	r2, r0
 8002f6a:	4b05      	ldr	r3, [pc, #20]	@ (8002f80 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	0adb      	lsrs	r3, r3, #11
 8002f70:	f003 0307 	and.w	r3, r3, #7
 8002f74:	4903      	ldr	r1, [pc, #12]	@ (8002f84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002f76:	5ccb      	ldrb	r3, [r1, r3]
 8002f78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	bd80      	pop	{r7, pc}
 8002f80:	40021000 	.word	0x40021000
 8002f84:	0800afe8 	.word	0x0800afe8

08002f88 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	220f      	movs	r2, #15
 8002f96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002f98:	4b11      	ldr	r3, [pc, #68]	@ (8002fe0 <HAL_RCC_GetClockConfig+0x58>)
 8002f9a:	685b      	ldr	r3, [r3, #4]
 8002f9c:	f003 0203 	and.w	r2, r3, #3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe0 <HAL_RCC_GetClockConfig+0x58>)
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8002fe0 <HAL_RCC_GetClockConfig+0x58>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002fbc:	4b08      	ldr	r3, [pc, #32]	@ (8002fe0 <HAL_RCC_GetClockConfig+0x58>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	08db      	lsrs	r3, r3, #3
 8002fc2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002fca:	4b06      	ldr	r3, [pc, #24]	@ (8002fe4 <HAL_RCC_GetClockConfig+0x5c>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0207 	and.w	r2, r3, #7
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002fd6:	bf00      	nop
 8002fd8:	370c      	adds	r7, #12
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bc80      	pop	{r7}
 8002fde:	4770      	bx	lr
 8002fe0:	40021000 	.word	0x40021000
 8002fe4:	40022000 	.word	0x40022000

08002fe8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b085      	sub	sp, #20
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ff0:	4b0a      	ldr	r3, [pc, #40]	@ (800301c <RCC_Delay+0x34>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a0a      	ldr	r2, [pc, #40]	@ (8003020 <RCC_Delay+0x38>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0a5b      	lsrs	r3, r3, #9
 8002ffc:	687a      	ldr	r2, [r7, #4]
 8002ffe:	fb02 f303 	mul.w	r3, r2, r3
 8003002:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003004:	bf00      	nop
  }
  while (Delay --);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	1e5a      	subs	r2, r3, #1
 800300a:	60fa      	str	r2, [r7, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d1f9      	bne.n	8003004 <RCC_Delay+0x1c>
}
 8003010:	bf00      	nop
 8003012:	bf00      	nop
 8003014:	3714      	adds	r7, #20
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	20000018 	.word	0x20000018
 8003020:	10624dd3 	.word	0x10624dd3

08003024 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003024:	b580      	push	{r7, lr}
 8003026:	b082      	sub	sp, #8
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d101      	bne.n	8003036 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003032:	2301      	movs	r3, #1
 8003034:	e041      	b.n	80030ba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b00      	cmp	r3, #0
 8003040:	d106      	bne.n	8003050 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800304a:	6878      	ldr	r0, [r7, #4]
 800304c:	f7fe f8b6 	bl	80011bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2202      	movs	r2, #2
 8003054:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681a      	ldr	r2, [r3, #0]
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3304      	adds	r3, #4
 8003060:	4619      	mov	r1, r3
 8003062:	4610      	mov	r0, r2
 8003064:	f000 fa5c 	bl	8003520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2201      	movs	r2, #1
 8003074:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	2201      	movs	r2, #1
 8003084:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2201      	movs	r2, #1
 800309c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2201      	movs	r2, #1
 80030ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2201      	movs	r2, #1
 80030b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b01      	cmp	r3, #1
 80030d6:	d001      	beq.n	80030dc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e03a      	b.n	8003152 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	4a18      	ldr	r2, [pc, #96]	@ (800315c <HAL_TIM_Base_Start_IT+0x98>)
 80030fa:	4293      	cmp	r3, r2
 80030fc:	d00e      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003106:	d009      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a14      	ldr	r2, [pc, #80]	@ (8003160 <HAL_TIM_Base_Start_IT+0x9c>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d004      	beq.n	800311c <HAL_TIM_Base_Start_IT+0x58>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4a13      	ldr	r2, [pc, #76]	@ (8003164 <HAL_TIM_Base_Start_IT+0xa0>)
 8003118:	4293      	cmp	r3, r2
 800311a:	d111      	bne.n	8003140 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	f003 0307 	and.w	r3, r3, #7
 8003126:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b06      	cmp	r3, #6
 800312c:	d010      	beq.n	8003150 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	681a      	ldr	r2, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f042 0201 	orr.w	r2, r2, #1
 800313c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800313e:	e007      	b.n	8003150 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003150:	2300      	movs	r3, #0
}
 8003152:	4618      	mov	r0, r3
 8003154:	3714      	adds	r7, #20
 8003156:	46bd      	mov	sp, r7
 8003158:	bc80      	pop	{r7}
 800315a:	4770      	bx	lr
 800315c:	40012c00 	.word	0x40012c00
 8003160:	40000400 	.word	0x40000400
 8003164:	40000800 	.word	0x40000800

08003168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
 8003176:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	691b      	ldr	r3, [r3, #16]
 800317e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003180:	68bb      	ldr	r3, [r7, #8]
 8003182:	f003 0302 	and.w	r3, r3, #2
 8003186:	2b00      	cmp	r3, #0
 8003188:	d020      	beq.n	80031cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b00      	cmp	r3, #0
 8003192:	d01b      	beq.n	80031cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f06f 0202 	mvn.w	r2, #2
 800319c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	699b      	ldr	r3, [r3, #24]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d003      	beq.n	80031ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031b2:	6878      	ldr	r0, [r7, #4]
 80031b4:	f000 f998 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 80031b8:	e005      	b.n	80031c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f000 f98b 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f99a 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	2200      	movs	r2, #0
 80031ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	f003 0304 	and.w	r3, r3, #4
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d020      	beq.n	8003218 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	f003 0304 	and.w	r3, r3, #4
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d01b      	beq.n	8003218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f06f 0204 	mvn.w	r2, #4
 80031e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2202      	movs	r2, #2
 80031ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	699b      	ldr	r3, [r3, #24]
 80031f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f000 f972 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 8003204:	e005      	b.n	8003212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f000 f965 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f000 f974 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003218:	68bb      	ldr	r3, [r7, #8]
 800321a:	f003 0308 	and.w	r3, r3, #8
 800321e:	2b00      	cmp	r3, #0
 8003220:	d020      	beq.n	8003264 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	f003 0308 	and.w	r3, r3, #8
 8003228:	2b00      	cmp	r3, #0
 800322a:	d01b      	beq.n	8003264 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f06f 0208 	mvn.w	r2, #8
 8003234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2204      	movs	r2, #4
 800323a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	69db      	ldr	r3, [r3, #28]
 8003242:	f003 0303 	and.w	r3, r3, #3
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 f94c 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 8003250:	e005      	b.n	800325e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003252:	6878      	ldr	r0, [r7, #4]
 8003254:	f000 f93f 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f000 f94e 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003264:	68bb      	ldr	r3, [r7, #8]
 8003266:	f003 0310 	and.w	r3, r3, #16
 800326a:	2b00      	cmp	r3, #0
 800326c:	d020      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	f003 0310 	and.w	r3, r3, #16
 8003274:	2b00      	cmp	r3, #0
 8003276:	d01b      	beq.n	80032b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f06f 0210 	mvn.w	r2, #16
 8003280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2208      	movs	r2, #8
 8003286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	69db      	ldr	r3, [r3, #28]
 800328e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003292:	2b00      	cmp	r3, #0
 8003294:	d003      	beq.n	800329e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	f000 f926 	bl	80034e8 <HAL_TIM_IC_CaptureCallback>
 800329c:	e005      	b.n	80032aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f919 	bl	80034d6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032a4:	6878      	ldr	r0, [r7, #4]
 80032a6:	f000 f928 	bl	80034fa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2200      	movs	r2, #0
 80032ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032b0:	68bb      	ldr	r3, [r7, #8]
 80032b2:	f003 0301 	and.w	r3, r3, #1
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d00c      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	f003 0301 	and.w	r3, r3, #1
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d007      	beq.n	80032d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f06f 0201 	mvn.w	r2, #1
 80032cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7fd fdf0 	bl	8000eb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d00c      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d007      	beq.n	80032f8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80032f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f000 fa7f 	bl	80037f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00c      	beq.n	800331c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003308:	2b00      	cmp	r3, #0
 800330a:	d007      	beq.n	800331c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003314:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003316:	6878      	ldr	r0, [r7, #4]
 8003318:	f000 f8f8 	bl	800350c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f003 0320 	and.w	r3, r3, #32
 8003322:	2b00      	cmp	r3, #0
 8003324:	d00c      	beq.n	8003340 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	f003 0320 	and.w	r3, r3, #32
 800332c:	2b00      	cmp	r3, #0
 800332e:	d007      	beq.n	8003340 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f06f 0220 	mvn.w	r2, #32
 8003338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	f000 fa52 	bl	80037e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003340:	bf00      	nop
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}

08003348 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b084      	sub	sp, #16
 800334c:	af00      	add	r7, sp, #0
 800334e:	6078      	str	r0, [r7, #4]
 8003350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003352:	2300      	movs	r3, #0
 8003354:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800335c:	2b01      	cmp	r3, #1
 800335e:	d101      	bne.n	8003364 <HAL_TIM_ConfigClockSource+0x1c>
 8003360:	2302      	movs	r3, #2
 8003362:	e0b4      	b.n	80034ce <HAL_TIM_ConfigClockSource+0x186>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2201      	movs	r2, #1
 8003368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2202      	movs	r2, #2
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003382:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800338a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800339c:	d03e      	beq.n	800341c <HAL_TIM_ConfigClockSource+0xd4>
 800339e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80033a2:	f200 8087 	bhi.w	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033aa:	f000 8086 	beq.w	80034ba <HAL_TIM_ConfigClockSource+0x172>
 80033ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b2:	d87f      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033b4:	2b70      	cmp	r3, #112	@ 0x70
 80033b6:	d01a      	beq.n	80033ee <HAL_TIM_ConfigClockSource+0xa6>
 80033b8:	2b70      	cmp	r3, #112	@ 0x70
 80033ba:	d87b      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033bc:	2b60      	cmp	r3, #96	@ 0x60
 80033be:	d050      	beq.n	8003462 <HAL_TIM_ConfigClockSource+0x11a>
 80033c0:	2b60      	cmp	r3, #96	@ 0x60
 80033c2:	d877      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033c4:	2b50      	cmp	r3, #80	@ 0x50
 80033c6:	d03c      	beq.n	8003442 <HAL_TIM_ConfigClockSource+0xfa>
 80033c8:	2b50      	cmp	r3, #80	@ 0x50
 80033ca:	d873      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033cc:	2b40      	cmp	r3, #64	@ 0x40
 80033ce:	d058      	beq.n	8003482 <HAL_TIM_ConfigClockSource+0x13a>
 80033d0:	2b40      	cmp	r3, #64	@ 0x40
 80033d2:	d86f      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033d4:	2b30      	cmp	r3, #48	@ 0x30
 80033d6:	d064      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033d8:	2b30      	cmp	r3, #48	@ 0x30
 80033da:	d86b      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033dc:	2b20      	cmp	r3, #32
 80033de:	d060      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033e0:	2b20      	cmp	r3, #32
 80033e2:	d867      	bhi.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d05c      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033e8:	2b10      	cmp	r3, #16
 80033ea:	d05a      	beq.n	80034a2 <HAL_TIM_ConfigClockSource+0x15a>
 80033ec:	e062      	b.n	80034b4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80033fe:	f000 f974 	bl	80036ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800340a:	68bb      	ldr	r3, [r7, #8]
 800340c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003410:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	609a      	str	r2, [r3, #8]
      break;
 800341a:	e04f      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800342c:	f000 f95d 	bl	80036ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	689a      	ldr	r2, [r3, #8]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800343e:	609a      	str	r2, [r3, #8]
      break;
 8003440:	e03c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800344e:	461a      	mov	r2, r3
 8003450:	f000 f8d4 	bl	80035fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	2150      	movs	r1, #80	@ 0x50
 800345a:	4618      	mov	r0, r3
 800345c:	f000 f92b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 8003460:	e02c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800346e:	461a      	mov	r2, r3
 8003470:	f000 f8f2 	bl	8003658 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2160      	movs	r1, #96	@ 0x60
 800347a:	4618      	mov	r0, r3
 800347c:	f000 f91b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 8003480:	e01c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003486:	683b      	ldr	r3, [r7, #0]
 8003488:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800348a:	683b      	ldr	r3, [r7, #0]
 800348c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800348e:	461a      	mov	r2, r3
 8003490:	f000 f8b4 	bl	80035fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2140      	movs	r1, #64	@ 0x40
 800349a:	4618      	mov	r0, r3
 800349c:	f000 f90b 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 80034a0:	e00c      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681a      	ldr	r2, [r3, #0]
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4619      	mov	r1, r3
 80034ac:	4610      	mov	r0, r2
 80034ae:	f000 f902 	bl	80036b6 <TIM_ITRx_SetConfig>
      break;
 80034b2:	e003      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	73fb      	strb	r3, [r7, #15]
      break;
 80034b8:	e000      	b.n	80034bc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80034ba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	2201      	movs	r2, #1
 80034c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	2200      	movs	r2, #0
 80034c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80034ce:	4618      	mov	r0, r3
 80034d0:	3710      	adds	r7, #16
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bd80      	pop	{r7, pc}

080034d6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80034d6:	b480      	push	{r7}
 80034d8:	b083      	sub	sp, #12
 80034da:	af00      	add	r7, sp, #0
 80034dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80034de:	bf00      	nop
 80034e0:	370c      	adds	r7, #12
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bc80      	pop	{r7}
 80034e6:	4770      	bx	lr

080034e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80034f0:	bf00      	nop
 80034f2:	370c      	adds	r7, #12
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bc80      	pop	{r7}
 80034f8:	4770      	bx	lr

080034fa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80034fa:	b480      	push	{r7}
 80034fc:	b083      	sub	sp, #12
 80034fe:	af00      	add	r7, sp, #0
 8003500:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003502:	bf00      	nop
 8003504:	370c      	adds	r7, #12
 8003506:	46bd      	mov	sp, r7
 8003508:	bc80      	pop	{r7}
 800350a:	4770      	bx	lr

0800350c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	bc80      	pop	{r7}
 800351c:	4770      	bx	lr
	...

08003520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003520:	b480      	push	{r7}
 8003522:	b085      	sub	sp, #20
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
 8003528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	4a2f      	ldr	r2, [pc, #188]	@ (80035f0 <TIM_Base_SetConfig+0xd0>)
 8003534:	4293      	cmp	r3, r2
 8003536:	d00b      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800353e:	d007      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	4a2c      	ldr	r2, [pc, #176]	@ (80035f4 <TIM_Base_SetConfig+0xd4>)
 8003544:	4293      	cmp	r3, r2
 8003546:	d003      	beq.n	8003550 <TIM_Base_SetConfig+0x30>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	4a2b      	ldr	r2, [pc, #172]	@ (80035f8 <TIM_Base_SetConfig+0xd8>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d108      	bne.n	8003562 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4a22      	ldr	r2, [pc, #136]	@ (80035f0 <TIM_Base_SetConfig+0xd0>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d00b      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003570:	d007      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	4a1f      	ldr	r2, [pc, #124]	@ (80035f4 <TIM_Base_SetConfig+0xd4>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d003      	beq.n	8003582 <TIM_Base_SetConfig+0x62>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4a1e      	ldr	r2, [pc, #120]	@ (80035f8 <TIM_Base_SetConfig+0xd8>)
 800357e:	4293      	cmp	r3, r2
 8003580:	d108      	bne.n	8003594 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800358a:	683b      	ldr	r3, [r7, #0]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	68fa      	ldr	r2, [r7, #12]
 8003590:	4313      	orrs	r3, r2
 8003592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	4313      	orrs	r3, r2
 80035a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	68fa      	ldr	r2, [r7, #12]
 80035a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	689a      	ldr	r2, [r3, #8]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	4a0d      	ldr	r2, [pc, #52]	@ (80035f0 <TIM_Base_SetConfig+0xd0>)
 80035bc:	4293      	cmp	r3, r2
 80035be:	d103      	bne.n	80035c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80035c0:	683b      	ldr	r3, [r7, #0]
 80035c2:	691a      	ldr	r2, [r3, #16]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d005      	beq.n	80035e6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	f023 0201 	bic.w	r2, r3, #1
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	611a      	str	r2, [r3, #16]
  }
}
 80035e6:	bf00      	nop
 80035e8:	3714      	adds	r7, #20
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bc80      	pop	{r7}
 80035ee:	4770      	bx	lr
 80035f0:	40012c00 	.word	0x40012c00
 80035f4:	40000400 	.word	0x40000400
 80035f8:	40000800 	.word	0x40000800

080035fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b087      	sub	sp, #28
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	6a1b      	ldr	r3, [r3, #32]
 800360c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a1b      	ldr	r3, [r3, #32]
 8003612:	f023 0201 	bic.w	r2, r3, #1
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	699b      	ldr	r3, [r3, #24]
 800361e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003626:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	011b      	lsls	r3, r3, #4
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	4313      	orrs	r3, r2
 8003630:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f023 030a 	bic.w	r3, r3, #10
 8003638:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800363a:	697a      	ldr	r2, [r7, #20]
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	4313      	orrs	r3, r2
 8003640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	693a      	ldr	r2, [r7, #16]
 8003646:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	621a      	str	r2, [r3, #32]
}
 800364e:	bf00      	nop
 8003650:	371c      	adds	r7, #28
 8003652:	46bd      	mov	sp, r7
 8003654:	bc80      	pop	{r7}
 8003656:	4770      	bx	lr

08003658 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003658:	b480      	push	{r7}
 800365a:	b087      	sub	sp, #28
 800365c:	af00      	add	r7, sp, #0
 800365e:	60f8      	str	r0, [r7, #12]
 8003660:	60b9      	str	r1, [r7, #8]
 8003662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6a1b      	ldr	r3, [r3, #32]
 8003668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6a1b      	ldr	r3, [r3, #32]
 800366e:	f023 0210 	bic.w	r2, r3, #16
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	031b      	lsls	r3, r3, #12
 8003688:	693a      	ldr	r2, [r7, #16]
 800368a:	4313      	orrs	r3, r2
 800368c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003694:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003696:	68bb      	ldr	r3, [r7, #8]
 8003698:	011b      	lsls	r3, r3, #4
 800369a:	697a      	ldr	r2, [r7, #20]
 800369c:	4313      	orrs	r3, r2
 800369e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	693a      	ldr	r2, [r7, #16]
 80036a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	697a      	ldr	r2, [r7, #20]
 80036aa:	621a      	str	r2, [r3, #32]
}
 80036ac:	bf00      	nop
 80036ae:	371c      	adds	r7, #28
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bc80      	pop	{r7}
 80036b4:	4770      	bx	lr

080036b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036b6:	b480      	push	{r7}
 80036b8:	b085      	sub	sp, #20
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f043 0307 	orr.w	r3, r3, #7
 80036d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	68fa      	ldr	r2, [r7, #12]
 80036de:	609a      	str	r2, [r3, #8]
}
 80036e0:	bf00      	nop
 80036e2:	3714      	adds	r7, #20
 80036e4:	46bd      	mov	sp, r7
 80036e6:	bc80      	pop	{r7}
 80036e8:	4770      	bx	lr

080036ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036ea:	b480      	push	{r7}
 80036ec:	b087      	sub	sp, #28
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	607a      	str	r2, [r7, #4]
 80036f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	689b      	ldr	r3, [r3, #8]
 80036fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003704:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	021a      	lsls	r2, r3, #8
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	431a      	orrs	r2, r3
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	4313      	orrs	r3, r2
 8003712:	697a      	ldr	r2, [r7, #20]
 8003714:	4313      	orrs	r3, r2
 8003716:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	609a      	str	r2, [r3, #8]
}
 800371e:	bf00      	nop
 8003720:	371c      	adds	r7, #28
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr

08003728 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
 8003730:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003738:	2b01      	cmp	r3, #1
 800373a:	d101      	bne.n	8003740 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800373c:	2302      	movs	r3, #2
 800373e:	e046      	b.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2201      	movs	r2, #1
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2202      	movs	r2, #2
 800374c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	689b      	ldr	r3, [r3, #8]
 800375e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003766:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	68fa      	ldr	r2, [r7, #12]
 8003778:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a16      	ldr	r2, [pc, #88]	@ (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d00e      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800378c:	d009      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a12      	ldr	r2, [pc, #72]	@ (80037dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d004      	beq.n	80037a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	4a10      	ldr	r2, [pc, #64]	@ (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800379e:	4293      	cmp	r3, r2
 80037a0:	d10c      	bne.n	80037bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037a2:	68bb      	ldr	r3, [r7, #8]
 80037a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	68ba      	ldr	r2, [r7, #8]
 80037b0:	4313      	orrs	r3, r2
 80037b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2201      	movs	r2, #1
 80037c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bc80      	pop	{r7}
 80037d6:	4770      	bx	lr
 80037d8:	40012c00 	.word	0x40012c00
 80037dc:	40000400 	.word	0x40000400
 80037e0:	40000800 	.word	0x40000800

080037e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80037ec:	bf00      	nop
 80037ee:	370c      	adds	r7, #12
 80037f0:	46bd      	mov	sp, r7
 80037f2:	bc80      	pop	{r7}
 80037f4:	4770      	bx	lr

080037f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80037f6:	b480      	push	{r7}
 80037f8:	b083      	sub	sp, #12
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80037fe:	bf00      	nop
 8003800:	370c      	adds	r7, #12
 8003802:	46bd      	mov	sp, r7
 8003804:	bc80      	pop	{r7}
 8003806:	4770      	bx	lr

08003808 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b082      	sub	sp, #8
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d101      	bne.n	800381a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003816:	2301      	movs	r3, #1
 8003818:	e042      	b.n	80038a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b00      	cmp	r3, #0
 8003824:	d106      	bne.n	8003834 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f7fd fd3c 	bl	80012ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2224      	movs	r2, #36	@ 0x24
 8003838:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	68da      	ldr	r2, [r3, #12]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800384a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f001 f9e7 	bl	8004c20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003860:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695a      	ldr	r2, [r3, #20]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003870:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68da      	ldr	r2, [r3, #12]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003880:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2220      	movs	r2, #32
 800388c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2220      	movs	r2, #32
 8003894:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2200      	movs	r2, #0
 800389c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800389e:	2300      	movs	r3, #0
}
 80038a0:	4618      	mov	r0, r3
 80038a2:	3708      	adds	r7, #8
 80038a4:	46bd      	mov	sp, r7
 80038a6:	bd80      	pop	{r7, pc}

080038a8 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b082      	sub	sp, #8
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e024      	b.n	8003904 <HAL_UART_DeInit+0x5c>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2224      	movs	r2, #36	@ 0x24
 80038be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	68da      	ldr	r2, [r3, #12]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80038d0:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fd fe2a 	bl	800152c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2200      	movs	r2, #0
 80038dc:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_RESET;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_RESET;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	631a      	str	r2, [r3, #48]	@ 0x30
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2200      	movs	r2, #0
 80038fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800390c:	b480      	push	{r7}
 800390e:	b085      	sub	sp, #20
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	4613      	mov	r3, r2
 8003918:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003920:	b2db      	uxtb	r3, r3
 8003922:	2b20      	cmp	r3, #32
 8003924:	d121      	bne.n	800396a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d002      	beq.n	8003932 <HAL_UART_Transmit_IT+0x26>
 800392c:	88fb      	ldrh	r3, [r7, #6]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d101      	bne.n	8003936 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e01a      	b.n	800396c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	68ba      	ldr	r2, [r7, #8]
 800393a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	88fa      	ldrh	r2, [r7, #6]
 8003940:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	88fa      	ldrh	r2, [r7, #6]
 8003946:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	2200      	movs	r2, #0
 800394c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2221      	movs	r2, #33	@ 0x21
 8003952:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	68da      	ldr	r2, [r3, #12]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003964:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8003966:	2300      	movs	r3, #0
 8003968:	e000      	b.n	800396c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800396a:	2302      	movs	r3, #2
  }
}
 800396c:	4618      	mov	r0, r3
 800396e:	3714      	adds	r7, #20
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr

08003976 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003976:	b580      	push	{r7, lr}
 8003978:	b084      	sub	sp, #16
 800397a:	af00      	add	r7, sp, #0
 800397c:	60f8      	str	r0, [r7, #12]
 800397e:	60b9      	str	r1, [r7, #8]
 8003980:	4613      	mov	r3, r2
 8003982:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800398a:	b2db      	uxtb	r3, r3
 800398c:	2b20      	cmp	r3, #32
 800398e:	d112      	bne.n	80039b6 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d002      	beq.n	800399c <HAL_UART_Receive_IT+0x26>
 8003996:	88fb      	ldrh	r3, [r7, #6]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e00b      	b.n	80039b8 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2200      	movs	r2, #0
 80039a4:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80039a6:	88fb      	ldrh	r3, [r7, #6]
 80039a8:	461a      	mov	r2, r3
 80039aa:	68b9      	ldr	r1, [r7, #8]
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 fe8a 	bl	80046c6 <UART_Start_Receive_IT>
 80039b2:	4603      	mov	r3, r0
 80039b4:	e000      	b.n	80039b8 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80039b6:	2302      	movs	r3, #2
  }
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}

080039c0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b08c      	sub	sp, #48	@ 0x30
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	60f8      	str	r0, [r7, #12]
 80039c8:	60b9      	str	r1, [r7, #8]
 80039ca:	4613      	mov	r3, r2
 80039cc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039d4:	b2db      	uxtb	r3, r3
 80039d6:	2b20      	cmp	r3, #32
 80039d8:	d156      	bne.n	8003a88 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80039da:	68bb      	ldr	r3, [r7, #8]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <HAL_UART_Transmit_DMA+0x26>
 80039e0:	88fb      	ldrh	r3, [r7, #6]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e04f      	b.n	8003a8a <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80039ea:	68ba      	ldr	r2, [r7, #8]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	88fa      	ldrh	r2, [r7, #6]
 80039f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	88fa      	ldrh	r2, [r7, #6]
 80039fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2200      	movs	r2, #0
 8003a00:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	2221      	movs	r2, #33	@ 0x21
 8003a06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a0e:	4a21      	ldr	r2, [pc, #132]	@ (8003a94 <HAL_UART_Transmit_DMA+0xd4>)
 8003a10:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a16:	4a20      	ldr	r2, [pc, #128]	@ (8003a98 <HAL_UART_Transmit_DMA+0xd8>)
 8003a18:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8003a9c <HAL_UART_Transmit_DMA+0xdc>)
 8003a20:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a26:	2200      	movs	r2, #0
 8003a28:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (const uint32_t *)&pData;
 8003a2a:	f107 0308 	add.w	r3, r7, #8
 8003a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a36:	6819      	ldr	r1, [r3, #0]
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	3304      	adds	r3, #4
 8003a3e:	461a      	mov	r2, r3
 8003a40:	88fb      	ldrh	r3, [r7, #6]
 8003a42:	f7fd ffdf 	bl	8001a04 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	3314      	adds	r3, #20
 8003a56:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	e853 3f00 	ldrex	r3, [r3]
 8003a5e:	617b      	str	r3, [r7, #20]
   return(result);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a66:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3314      	adds	r3, #20
 8003a6e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003a70:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a72:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a74:	6a39      	ldr	r1, [r7, #32]
 8003a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a78:	e841 2300 	strex	r3, r2, [r1]
 8003a7c:	61fb      	str	r3, [r7, #28]
   return(result);
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1e5      	bne.n	8003a50 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 8003a84:	2300      	movs	r3, #0
 8003a86:	e000      	b.n	8003a8a <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8003a88:	2302      	movs	r3, #2
  }
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3730      	adds	r7, #48	@ 0x30
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	bf00      	nop
 8003a94:	08004415 	.word	0x08004415
 8003a98:	080044af 	.word	0x080044af
 8003a9c:	08004633 	.word	0x08004633

08003aa0 <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b090      	sub	sp, #64	@ 0x40
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	bf14      	ite	ne
 8003aba:	2301      	movne	r3, #1
 8003abc:	2300      	moveq	r3, #0
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b21      	cmp	r3, #33	@ 0x21
 8003acc:	d128      	bne.n	8003b20 <HAL_UART_DMAStop+0x80>
 8003ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d025      	beq.n	8003b20 <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	3314      	adds	r3, #20
 8003ada:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ade:	e853 3f00 	ldrex	r3, [r3]
 8003ae2:	623b      	str	r3, [r7, #32]
   return(result);
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003aea:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	3314      	adds	r3, #20
 8003af2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003af4:	633a      	str	r2, [r7, #48]	@ 0x30
 8003af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003af8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003afa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003afc:	e841 2300 	strex	r3, r2, [r1]
 8003b00:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d1e5      	bne.n	8003ad4 <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d004      	beq.n	8003b1a <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fd ffd5 	bl	8001ac4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8003b1a:	6878      	ldr	r0, [r7, #4]
 8003b1c:	f000 fea6 	bl	800486c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	bf14      	ite	ne
 8003b2e:	2301      	movne	r3, #1
 8003b30:	2300      	moveq	r3, #0
 8003b32:	b2db      	uxtb	r3, r3
 8003b34:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b22      	cmp	r3, #34	@ 0x22
 8003b40:	d128      	bne.n	8003b94 <HAL_UART_DMAStop+0xf4>
 8003b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d025      	beq.n	8003b94 <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	e853 3f00 	ldrex	r3, [r3]
 8003b56:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3314      	adds	r3, #20
 8003b66:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b68:	61fa      	str	r2, [r7, #28]
 8003b6a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6c:	69b9      	ldr	r1, [r7, #24]
 8003b6e:	69fa      	ldr	r2, [r7, #28]
 8003b70:	e841 2300 	strex	r3, r2, [r1]
 8003b74:	617b      	str	r3, [r7, #20]
   return(result);
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d1e5      	bne.n	8003b48 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d004      	beq.n	8003b8e <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b88:	4618      	mov	r0, r3
 8003b8a:	f7fd ff9b 	bl	8001ac4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fe93 	bl	80048ba <UART_EndRxTransfer>
  }

  return HAL_OK;
 8003b94:	2300      	movs	r3, #0
}
 8003b96:	4618      	mov	r0, r3
 8003b98:	3740      	adds	r7, #64	@ 0x40
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	bd80      	pop	{r7, pc}

08003b9e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b08c      	sub	sp, #48	@ 0x30
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	60f8      	str	r0, [r7, #12]
 8003ba6:	60b9      	str	r1, [r7, #8]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	d146      	bne.n	8003c46 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d002      	beq.n	8003bc4 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003bbe:	88fb      	ldrh	r3, [r7, #6]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e03f      	b.n	8003c48 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2201      	movs	r2, #1
 8003bcc:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003bd4:	88fb      	ldrh	r3, [r7, #6]
 8003bd6:	461a      	mov	r2, r3
 8003bd8:	68b9      	ldr	r1, [r7, #8]
 8003bda:	68f8      	ldr	r0, [r7, #12]
 8003bdc:	f000 fdac 	bl	8004738 <UART_Start_Receive_DMA>
 8003be0:	4603      	mov	r3, r0
 8003be2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d125      	bne.n	8003c3a <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003bee:	2300      	movs	r3, #0
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	613b      	str	r3, [r7, #16]
 8003c02:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	330c      	adds	r3, #12
 8003c0a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c0c:	69bb      	ldr	r3, [r7, #24]
 8003c0e:	e853 3f00 	ldrex	r3, [r3]
 8003c12:	617b      	str	r3, [r7, #20]
   return(result);
 8003c14:	697b      	ldr	r3, [r7, #20]
 8003c16:	f043 0310 	orr.w	r3, r3, #16
 8003c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	330c      	adds	r3, #12
 8003c22:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003c24:	627a      	str	r2, [r7, #36]	@ 0x24
 8003c26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c28:	6a39      	ldr	r1, [r7, #32]
 8003c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003c2c:	e841 2300 	strex	r3, r2, [r1]
 8003c30:	61fb      	str	r3, [r7, #28]
   return(result);
 8003c32:	69fb      	ldr	r3, [r7, #28]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1e5      	bne.n	8003c04 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8003c38:	e002      	b.n	8003c40 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8003c40:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003c44:	e000      	b.n	8003c48 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8003c46:	2302      	movs	r3, #2
  }
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3730      	adds	r7, #48	@ 0x30
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b09a      	sub	sp, #104	@ 0x68
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	330c      	adds	r3, #12
 8003c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c62:	e853 3f00 	ldrex	r3, [r3]
 8003c66:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8003c68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003c6a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003c6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	330c      	adds	r3, #12
 8003c76:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003c78:	657a      	str	r2, [r7, #84]	@ 0x54
 8003c7a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8003c7e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003c80:	e841 2300 	strex	r3, r2, [r1]
 8003c84:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8003c86:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d1e5      	bne.n	8003c58 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	3314      	adds	r3, #20
 8003c92:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c96:	e853 3f00 	ldrex	r3, [r3]
 8003c9a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c9e:	f023 0301 	bic.w	r3, r3, #1
 8003ca2:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	3314      	adds	r3, #20
 8003caa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003cac:	643a      	str	r2, [r7, #64]	@ 0x40
 8003cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003cb2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003cb4:	e841 2300 	strex	r3, r2, [r1]
 8003cb8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003cba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d1e5      	bne.n	8003c8c <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cc4:	2b01      	cmp	r3, #1
 8003cc6:	d119      	bne.n	8003cfc <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	330c      	adds	r3, #12
 8003cce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd0:	6a3b      	ldr	r3, [r7, #32]
 8003cd2:	e853 3f00 	ldrex	r3, [r3]
 8003cd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003cd8:	69fb      	ldr	r3, [r7, #28]
 8003cda:	f023 0310 	bic.w	r3, r3, #16
 8003cde:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	330c      	adds	r3, #12
 8003ce6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003ce8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003cea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003cee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003cf0:	e841 2300 	strex	r3, r2, [r1]
 8003cf4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d1e5      	bne.n	8003cc8 <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	695b      	ldr	r3, [r3, #20]
 8003d02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d03f      	beq.n	8003d8a <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	3314      	adds	r3, #20
 8003d10:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	e853 3f00 	ldrex	r3, [r3]
 8003d18:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	3314      	adds	r3, #20
 8003d28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d2a:	61ba      	str	r2, [r7, #24]
 8003d2c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2e:	6979      	ldr	r1, [r7, #20]
 8003d30:	69ba      	ldr	r2, [r7, #24]
 8003d32:	e841 2300 	strex	r3, r2, [r1]
 8003d36:	613b      	str	r3, [r7, #16]
   return(result);
 8003d38:	693b      	ldr	r3, [r7, #16]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1e5      	bne.n	8003d0a <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d013      	beq.n	8003d6e <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d4a:	4a19      	ldr	r2, [pc, #100]	@ (8003db0 <HAL_UART_AbortReceive_IT+0x160>)
 8003d4c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d52:	4618      	mov	r0, r3
 8003d54:	f7fd fef2 	bl	8001b3c <HAL_DMA_Abort_IT>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d022      	beq.n	8003da4 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d68:	4610      	mov	r0, r2
 8003d6a:	4798      	blx	r3
 8003d6c:	e01a      	b.n	8003da4 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	85da      	strh	r2, [r3, #46]	@ 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	2220      	movs	r2, #32
 8003d78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2200      	movs	r2, #0
 8003d80:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 faba 	bl	80042fc <HAL_UART_AbortReceiveCpltCallback>
 8003d88:	e00c      	b.n	8003da4 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2220      	movs	r2, #32
 8003d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8003d9e:	6878      	ldr	r0, [r7, #4]
 8003da0:	f000 faac 	bl	80042fc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3768      	adds	r7, #104	@ 0x68
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bd80      	pop	{r7, pc}
 8003dae:	bf00      	nop
 8003db0:	080049a7 	.word	0x080049a7

08003db4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b0ba      	sub	sp, #232	@ 0xe8
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003de6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dea:	f003 030f 	and.w	r3, r3, #15
 8003dee:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003df2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10f      	bne.n	8003e1a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003dfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dfe:	f003 0320 	and.w	r3, r3, #32
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d009      	beq.n	8003e1a <HAL_UART_IRQHandler+0x66>
 8003e06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e0a:	f003 0320 	and.w	r3, r3, #32
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d003      	beq.n	8003e1a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 fe46 	bl	8004aa4 <UART_Receive_IT>
      return;
 8003e18:	e25b      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003e1a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f000 80de 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x22c>
 8003e24:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e28:	f003 0301 	and.w	r3, r3, #1
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d106      	bne.n	8003e3e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e34:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 80d1 	beq.w	8003fe0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003e3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d00b      	beq.n	8003e62 <HAL_UART_IRQHandler+0xae>
 8003e4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003e4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d005      	beq.n	8003e62 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e5a:	f043 0201 	orr.w	r2, r3, #1
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e66:	f003 0304 	and.w	r3, r3, #4
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00b      	beq.n	8003e86 <HAL_UART_IRQHandler+0xd2>
 8003e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d005      	beq.n	8003e86 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7e:	f043 0202 	orr.w	r2, r3, #2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003e86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d00b      	beq.n	8003eaa <HAL_UART_IRQHandler+0xf6>
 8003e92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d005      	beq.n	8003eaa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea2:	f043 0204 	orr.w	r2, r3, #4
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003eaa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d011      	beq.n	8003eda <HAL_UART_IRQHandler+0x126>
 8003eb6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003eba:	f003 0320 	and.w	r3, r3, #32
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d105      	bne.n	8003ece <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003ec2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d005      	beq.n	8003eda <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed2:	f043 0208 	orr.w	r2, r3, #8
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 81f2 	beq.w	80042c8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ee8:	f003 0320 	and.w	r3, r3, #32
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d008      	beq.n	8003f02 <HAL_UART_IRQHandler+0x14e>
 8003ef0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ef4:	f003 0320 	and.w	r3, r3, #32
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f000 fdd1 	bl	8004aa4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	bf14      	ite	ne
 8003f10:	2301      	movne	r3, #1
 8003f12:	2300      	moveq	r3, #0
 8003f14:	b2db      	uxtb	r3, r3
 8003f16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f1e:	f003 0308 	and.w	r3, r3, #8
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d103      	bne.n	8003f2e <HAL_UART_IRQHandler+0x17a>
 8003f26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d04f      	beq.n	8003fce <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f000 fcc3 	bl	80048ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	695b      	ldr	r3, [r3, #20]
 8003f3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d041      	beq.n	8003fc6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	3314      	adds	r3, #20
 8003f48:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f50:	e853 3f00 	ldrex	r3, [r3]
 8003f54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003f58:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003f60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	3314      	adds	r3, #20
 8003f6a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003f6e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003f72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f76:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003f7a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003f7e:	e841 2300 	strex	r3, r2, [r1]
 8003f82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003f86:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d1d9      	bne.n	8003f42 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d013      	beq.n	8003fbe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f9a:	4a7e      	ldr	r2, [pc, #504]	@ (8004194 <HAL_UART_IRQHandler+0x3e0>)
 8003f9c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	f7fd fdca 	bl	8001b3c <HAL_DMA_Abort_IT>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d016      	beq.n	8003fdc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fb4:	687a      	ldr	r2, [r7, #4]
 8003fb6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fb8:	4610      	mov	r0, r2
 8003fba:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fbc:	e00e      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f002 ff5e 	bl	8006e80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fc4:	e00a      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f002 ff5a 	bl	8006e80 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fcc:	e006      	b.n	8003fdc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f002 ff56 	bl	8006e80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003fda:	e175      	b.n	80042c8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003fdc:	bf00      	nop
    return;
 8003fde:	e173      	b.n	80042c8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe4:	2b01      	cmp	r3, #1
 8003fe6:	f040 814f 	bne.w	8004288 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	f000 8148 	beq.w	8004288 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ffc:	f003 0310 	and.w	r3, r3, #16
 8004000:	2b00      	cmp	r3, #0
 8004002:	f000 8141 	beq.w	8004288 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004006:	2300      	movs	r3, #0
 8004008:	60bb      	str	r3, [r7, #8]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	60bb      	str	r3, [r7, #8]
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	60bb      	str	r3, [r7, #8]
 800401a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004026:	2b00      	cmp	r3, #0
 8004028:	f000 80b6 	beq.w	8004198 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685b      	ldr	r3, [r3, #4]
 8004034:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004038:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8145 	beq.w	80042cc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004046:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800404a:	429a      	cmp	r2, r3
 800404c:	f080 813e 	bcs.w	80042cc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004056:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	2b20      	cmp	r3, #32
 8004060:	f000 8088 	beq.w	8004174 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	330c      	adds	r3, #12
 800406a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800406e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004072:	e853 3f00 	ldrex	r3, [r3]
 8004076:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800407a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800407e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004082:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	330c      	adds	r3, #12
 800408c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004090:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004094:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004098:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800409c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80040a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1d9      	bne.n	8004064 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	3314      	adds	r3, #20
 80040b6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ba:	e853 3f00 	ldrex	r3, [r3]
 80040be:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80040c0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040c2:	f023 0301 	bic.w	r3, r3, #1
 80040c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	3314      	adds	r3, #20
 80040d0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80040d4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80040d8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040da:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80040dc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80040e0:	e841 2300 	strex	r3, r2, [r1]
 80040e4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80040e6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d1e1      	bne.n	80040b0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	3314      	adds	r3, #20
 80040f2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040f6:	e853 3f00 	ldrex	r3, [r3]
 80040fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80040fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004102:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3314      	adds	r3, #20
 800410c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004110:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004112:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004114:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004116:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004118:	e841 2300 	strex	r3, r2, [r1]
 800411c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800411e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004120:	2b00      	cmp	r3, #0
 8004122:	d1e3      	bne.n	80040ec <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2220      	movs	r2, #32
 8004128:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2200      	movs	r2, #0
 8004130:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	330c      	adds	r3, #12
 8004138:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800413c:	e853 3f00 	ldrex	r3, [r3]
 8004140:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004142:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004144:	f023 0310 	bic.w	r3, r3, #16
 8004148:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	330c      	adds	r3, #12
 8004152:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004156:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004158:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800415c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004164:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1e3      	bne.n	8004132 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800416e:	4618      	mov	r0, r3
 8004170:	f7fd fca8 	bl	8001ac4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2202      	movs	r2, #2
 8004178:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004182:	b29b      	uxth	r3, r3
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	b29b      	uxth	r3, r3
 8004188:	4619      	mov	r1, r3
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f002 fefa 	bl	8006f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004190:	e09c      	b.n	80042cc <HAL_UART_IRQHandler+0x518>
 8004192:	bf00      	nop
 8004194:	0800497f 	.word	0x0800497f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80041ac:	b29b      	uxth	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	f000 808e 	beq.w	80042d0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80041b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	f000 8089 	beq.w	80042d0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	330c      	adds	r3, #12
 80041c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80041ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	330c      	adds	r3, #12
 80041de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80041e2:	647a      	str	r2, [r7, #68]	@ 0x44
 80041e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80041e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041ea:	e841 2300 	strex	r3, r2, [r1]
 80041ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80041f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d1e3      	bne.n	80041be <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	3314      	adds	r3, #20
 80041fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004200:	e853 3f00 	ldrex	r3, [r3]
 8004204:	623b      	str	r3, [r7, #32]
   return(result);
 8004206:	6a3b      	ldr	r3, [r7, #32]
 8004208:	f023 0301 	bic.w	r3, r3, #1
 800420c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3314      	adds	r3, #20
 8004216:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800421a:	633a      	str	r2, [r7, #48]	@ 0x30
 800421c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800421e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004222:	e841 2300 	strex	r3, r2, [r1]
 8004226:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422a:	2b00      	cmp	r3, #0
 800422c:	d1e3      	bne.n	80041f6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2220      	movs	r2, #32
 8004232:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	330c      	adds	r3, #12
 8004242:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004244:	693b      	ldr	r3, [r7, #16]
 8004246:	e853 3f00 	ldrex	r3, [r3]
 800424a:	60fb      	str	r3, [r7, #12]
   return(result);
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f023 0310 	bic.w	r3, r3, #16
 8004252:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	330c      	adds	r3, #12
 800425c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004260:	61fa      	str	r2, [r7, #28]
 8004262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004264:	69b9      	ldr	r1, [r7, #24]
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	e841 2300 	strex	r3, r2, [r1]
 800426c:	617b      	str	r3, [r7, #20]
   return(result);
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d1e3      	bne.n	800423c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2202      	movs	r2, #2
 8004278:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800427a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800427e:	4619      	mov	r1, r3
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f002 fe7f 	bl	8006f84 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004286:	e023      	b.n	80042d0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800428c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004290:	2b00      	cmp	r3, #0
 8004292:	d009      	beq.n	80042a8 <HAL_UART_IRQHandler+0x4f4>
 8004294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800429c:	2b00      	cmp	r3, #0
 800429e:	d003      	beq.n	80042a8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f000 fb98 	bl	80049d6 <UART_Transmit_IT>
    return;
 80042a6:	e014      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80042a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80042ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d00e      	beq.n	80042d2 <HAL_UART_IRQHandler+0x51e>
 80042b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80042b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d008      	beq.n	80042d2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 fbd7 	bl	8004a74 <UART_EndTransmit_IT>
    return;
 80042c6:	e004      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
    return;
 80042c8:	bf00      	nop
 80042ca:	e002      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80042cc:	bf00      	nop
 80042ce:	e000      	b.n	80042d2 <HAL_UART_IRQHandler+0x51e>
      return;
 80042d0:	bf00      	nop
  }
}
 80042d2:	37e8      	adds	r7, #232	@ 0xe8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042d8:	b480      	push	{r7}
 80042da:	b083      	sub	sp, #12
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80042e0:	bf00      	nop
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bc80      	pop	{r7}
 80042e8:	4770      	bx	lr

080042ea <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80042ea:	b480      	push	{r7}
 80042ec:	b083      	sub	sp, #12
 80042ee:	af00      	add	r7, sp, #0
 80042f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80042f2:	bf00      	nop
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr

080042fc <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b083      	sub	sp, #12
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8004304:	bf00      	nop
 8004306:	370c      	adds	r7, #12
 8004308:	46bd      	mov	sp, r7
 800430a:	bc80      	pop	{r7}
 800430c:	4770      	bx	lr

0800430e <HAL_HalfDuplex_EnableTransmitter>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
{
 800430e:	b480      	push	{r7}
 8004310:	b085      	sub	sp, #20
 8004312:	af00      	add	r7, sp, #0
 8004314:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004320:	2b01      	cmp	r3, #1
 8004322:	d101      	bne.n	8004328 <HAL_HalfDuplex_EnableTransmitter+0x1a>
 8004324:	2302      	movs	r3, #2
 8004326:	e020      	b.n	800436a <HAL_HalfDuplex_EnableTransmitter+0x5c>
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2224      	movs	r2, #36	@ 0x24
 8004334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68db      	ldr	r3, [r3, #12]
 800433e:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 030c 	bic.w	r3, r3, #12
 8004346:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_TE;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f043 0308 	orr.w	r3, r3, #8
 800434e:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68fa      	ldr	r2, [r7, #12]
 8004356:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2220      	movs	r2, #32
 800435c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr

08004374 <HAL_HalfDuplex_EnableReceiver>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
{
 8004374:	b480      	push	{r7}
 8004376:	b085      	sub	sp, #20
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 800437c:	2300      	movs	r3, #0
 800437e:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(huart);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004386:	2b01      	cmp	r3, #1
 8004388:	d101      	bne.n	800438e <HAL_HalfDuplex_EnableReceiver+0x1a>
 800438a:	2302      	movs	r3, #2
 800438c:	e020      	b.n	80043d0 <HAL_HalfDuplex_EnableReceiver+0x5c>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2201      	movs	r2, #1
 8004392:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  huart->gState = HAL_UART_STATE_BUSY;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2224      	movs	r2, #36	@ 0x24
 800439a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	60fb      	str	r3, [r7, #12]

  /* Clear TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	f023 030c 	bic.w	r3, r3, #12
 80043ac:	60fb      	str	r3, [r7, #12]

  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
  tmpreg |= (uint32_t)USART_CR1_RE;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	f043 0304 	orr.w	r3, r3, #4
 80043b4:	60fb      	str	r3, [r7, #12]

  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68fa      	ldr	r2, [r7, #12]
 80043bc:	60da      	str	r2, [r3, #12]

  huart->gState = HAL_UART_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2220      	movs	r2, #32
 80043c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2200      	movs	r2, #0
 80043ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80043ce:	2300      	movs	r3, #0
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	3714      	adds	r7, #20
 80043d4:	46bd      	mov	sp, r7
 80043d6:	bc80      	pop	{r7}
 80043d8:	4770      	bx	lr

080043da <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80043da:	b480      	push	{r7}
 80043dc:	b085      	sub	sp, #20
 80043de:	af00      	add	r7, sp, #0
 80043e0:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80043e2:	2300      	movs	r3, #0
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	2300      	movs	r3, #0
 80043e8:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80043f0:	b2db      	uxtb	r3, r3
 80043f2:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	b2da      	uxtb	r2, r3
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	b2db      	uxtb	r3, r3
 8004406:	4313      	orrs	r3, r2
 8004408:	b2db      	uxtb	r3, r3
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	bc80      	pop	{r7}
 8004412:	4770      	bx	lr

08004414 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004414:	b580      	push	{r7, lr}
 8004416:	b090      	sub	sp, #64	@ 0x40
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004420:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0320 	and.w	r3, r3, #32
 800442c:	2b00      	cmp	r3, #0
 800442e:	d137      	bne.n	80044a0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8004430:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004432:	2200      	movs	r2, #0
 8004434:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004436:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	3314      	adds	r3, #20
 800443c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800443e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004440:	e853 3f00 	ldrex	r3, [r3]
 8004444:	623b      	str	r3, [r7, #32]
   return(result);
 8004446:	6a3b      	ldr	r3, [r7, #32]
 8004448:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800444c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800444e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	3314      	adds	r3, #20
 8004454:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004456:	633a      	str	r2, [r7, #48]	@ 0x30
 8004458:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800445a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800445c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800445e:	e841 2300 	strex	r3, r2, [r1]
 8004462:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004466:	2b00      	cmp	r3, #0
 8004468:	d1e5      	bne.n	8004436 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800446a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	330c      	adds	r3, #12
 8004470:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	e853 3f00 	ldrex	r3, [r3]
 8004478:	60fb      	str	r3, [r7, #12]
   return(result);
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004480:	637b      	str	r3, [r7, #52]	@ 0x34
 8004482:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	330c      	adds	r3, #12
 8004488:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800448a:	61fa      	str	r2, [r7, #28]
 800448c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800448e:	69b9      	ldr	r1, [r7, #24]
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	e841 2300 	strex	r3, r2, [r1]
 8004496:	617b      	str	r3, [r7, #20]
   return(result);
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d1e5      	bne.n	800446a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800449e:	e002      	b.n	80044a6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80044a0:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80044a2:	f002 fc45 	bl	8006d30 <HAL_UART_TxCpltCallback>
}
 80044a6:	bf00      	nop
 80044a8:	3740      	adds	r7, #64	@ 0x40
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}

080044ae <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80044ae:	b580      	push	{r7, lr}
 80044b0:	b084      	sub	sp, #16
 80044b2:	af00      	add	r7, sp, #0
 80044b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ba:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80044bc:	68f8      	ldr	r0, [r7, #12]
 80044be:	f7ff ff0b 	bl	80042d8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80044c2:	bf00      	nop
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b09c      	sub	sp, #112	@ 0x70
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0320 	and.w	r3, r3, #32
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d172      	bne.n	80045cc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80044e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044e8:	2200      	movs	r2, #0
 80044ea:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	330c      	adds	r3, #12
 80044f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044f6:	e853 3f00 	ldrex	r3, [r3]
 80044fa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80044fc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80044fe:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004502:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004504:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	330c      	adds	r3, #12
 800450a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800450c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800450e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004510:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004512:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004514:	e841 2300 	strex	r3, r2, [r1]
 8004518:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800451a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1e5      	bne.n	80044ec <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3314      	adds	r3, #20
 8004526:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800452a:	e853 3f00 	ldrex	r3, [r3]
 800452e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004530:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004532:	f023 0301 	bic.w	r3, r3, #1
 8004536:	667b      	str	r3, [r7, #100]	@ 0x64
 8004538:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3314      	adds	r3, #20
 800453e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8004540:	647a      	str	r2, [r7, #68]	@ 0x44
 8004542:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004544:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004546:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004548:	e841 2300 	strex	r3, r2, [r1]
 800454c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800454e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004550:	2b00      	cmp	r3, #0
 8004552:	d1e5      	bne.n	8004520 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004554:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	3314      	adds	r3, #20
 800455a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455e:	e853 3f00 	ldrex	r3, [r3]
 8004562:	623b      	str	r3, [r7, #32]
   return(result);
 8004564:	6a3b      	ldr	r3, [r7, #32]
 8004566:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800456a:	663b      	str	r3, [r7, #96]	@ 0x60
 800456c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	3314      	adds	r3, #20
 8004572:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8004574:	633a      	str	r2, [r7, #48]	@ 0x30
 8004576:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004578:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800457a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800457c:	e841 2300 	strex	r3, r2, [r1]
 8004580:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004582:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004584:	2b00      	cmp	r3, #0
 8004586:	d1e5      	bne.n	8004554 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004588:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800458a:	2220      	movs	r2, #32
 800458c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004590:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004592:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004594:	2b01      	cmp	r3, #1
 8004596:	d119      	bne.n	80045cc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004598:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	330c      	adds	r3, #12
 800459e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	e853 3f00 	ldrex	r3, [r3]
 80045a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	f023 0310 	bic.w	r3, r3, #16
 80045ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045b0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	330c      	adds	r3, #12
 80045b6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80045b8:	61fa      	str	r2, [r7, #28]
 80045ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045bc:	69b9      	ldr	r1, [r7, #24]
 80045be:	69fa      	ldr	r2, [r7, #28]
 80045c0:	e841 2300 	strex	r3, r2, [r1]
 80045c4:	617b      	str	r3, [r7, #20]
   return(result);
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1e5      	bne.n	8004598 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80045cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045ce:	2200      	movs	r2, #0
 80045d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d106      	bne.n	80045e8 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80045da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80045dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80045de:	4619      	mov	r1, r3
 80045e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045e2:	f002 fccf 	bl	8006f84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80045e6:	e002      	b.n	80045ee <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80045e8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80045ea:	f002 fbdf 	bl	8006dac <HAL_UART_RxCpltCallback>
}
 80045ee:	bf00      	nop
 80045f0:	3770      	adds	r7, #112	@ 0x70
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}

080045f6 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80045f6:	b580      	push	{r7, lr}
 80045f8:	b084      	sub	sp, #16
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004602:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2201      	movs	r2, #1
 8004608:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800460e:	2b01      	cmp	r3, #1
 8004610:	d108      	bne.n	8004624 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004616:	085b      	lsrs	r3, r3, #1
 8004618:	b29b      	uxth	r3, r3
 800461a:	4619      	mov	r1, r3
 800461c:	68f8      	ldr	r0, [r7, #12]
 800461e:	f002 fcb1 	bl	8006f84 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004622:	e002      	b.n	800462a <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8004624:	68f8      	ldr	r0, [r7, #12]
 8004626:	f7ff fe60 	bl	80042ea <HAL_UART_RxHalfCpltCallback>
}
 800462a:	bf00      	nop
 800462c:	3710      	adds	r7, #16
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}

08004632 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b084      	sub	sp, #16
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800463a:	2300      	movs	r3, #0
 800463c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004642:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800464e:	2b00      	cmp	r3, #0
 8004650:	bf14      	ite	ne
 8004652:	2301      	movne	r3, #1
 8004654:	2300      	moveq	r3, #0
 8004656:	b2db      	uxtb	r3, r3
 8004658:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b21      	cmp	r3, #33	@ 0x21
 8004664:	d108      	bne.n	8004678 <UART_DMAError+0x46>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d005      	beq.n	8004678 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	2200      	movs	r2, #0
 8004670:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8004672:	68b8      	ldr	r0, [r7, #8]
 8004674:	f000 f8fa 	bl	800486c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	695b      	ldr	r3, [r3, #20]
 800467e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004682:	2b00      	cmp	r3, #0
 8004684:	bf14      	ite	ne
 8004686:	2301      	movne	r3, #1
 8004688:	2300      	moveq	r3, #0
 800468a:	b2db      	uxtb	r3, r3
 800468c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b22      	cmp	r3, #34	@ 0x22
 8004698:	d108      	bne.n	80046ac <UART_DMAError+0x7a>
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2b00      	cmp	r3, #0
 800469e:	d005      	beq.n	80046ac <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	2200      	movs	r2, #0
 80046a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80046a6:	68b8      	ldr	r0, [r7, #8]
 80046a8:	f000 f907 	bl	80048ba <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80046ac:	68bb      	ldr	r3, [r7, #8]
 80046ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b0:	f043 0210 	orr.w	r2, r3, #16
 80046b4:	68bb      	ldr	r3, [r7, #8]
 80046b6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046b8:	68b8      	ldr	r0, [r7, #8]
 80046ba:	f002 fbe1 	bl	8006e80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046be:	bf00      	nop
 80046c0:	3710      	adds	r7, #16
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b085      	sub	sp, #20
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	60f8      	str	r0, [r7, #12]
 80046ce:	60b9      	str	r1, [r7, #8]
 80046d0:	4613      	mov	r3, r2
 80046d2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	68ba      	ldr	r2, [r7, #8]
 80046d8:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	88fa      	ldrh	r2, [r7, #6]
 80046de:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	88fa      	ldrh	r2, [r7, #6]
 80046e4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	2200      	movs	r2, #0
 80046ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2222      	movs	r2, #34	@ 0x22
 80046f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d007      	beq.n	800470c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	68da      	ldr	r2, [r3, #12]
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800470a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	695a      	ldr	r2, [r3, #20]
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	f042 0201 	orr.w	r2, r2, #1
 800471a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	68da      	ldr	r2, [r3, #12]
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f042 0220 	orr.w	r2, r2, #32
 800472a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3714      	adds	r7, #20
 8004732:	46bd      	mov	sp, r7
 8004734:	bc80      	pop	{r7}
 8004736:	4770      	bx	lr

08004738 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b098      	sub	sp, #96	@ 0x60
 800473c:	af00      	add	r7, sp, #0
 800473e:	60f8      	str	r0, [r7, #12]
 8004740:	60b9      	str	r1, [r7, #8]
 8004742:	4613      	mov	r3, r2
 8004744:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8004746:	68ba      	ldr	r2, [r7, #8]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	88fa      	ldrh	r2, [r7, #6]
 8004750:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2222      	movs	r2, #34	@ 0x22
 800475c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004764:	4a3e      	ldr	r2, [pc, #248]	@ (8004860 <UART_Start_Receive_DMA+0x128>)
 8004766:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800476c:	4a3d      	ldr	r2, [pc, #244]	@ (8004864 <UART_Start_Receive_DMA+0x12c>)
 800476e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004774:	4a3c      	ldr	r2, [pc, #240]	@ (8004868 <UART_Start_Receive_DMA+0x130>)
 8004776:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477c:	2200      	movs	r2, #0
 800477e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004780:	f107 0308 	add.w	r3, r7, #8
 8004784:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	3304      	adds	r3, #4
 8004790:	4619      	mov	r1, r3
 8004792:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	88fb      	ldrh	r3, [r7, #6]
 8004798:	f7fd f934 	bl	8001a04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800479c:	2300      	movs	r3, #0
 800479e:	613b      	str	r3, [r7, #16]
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	613b      	str	r3, [r7, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	613b      	str	r3, [r7, #16]
 80047b0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d019      	beq.n	80047ee <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	330c      	adds	r3, #12
 80047c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047c4:	e853 3f00 	ldrex	r3, [r3]
 80047c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80047ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80047cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047d0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	330c      	adds	r3, #12
 80047d8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80047da:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80047dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047de:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80047e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047e2:	e841 2300 	strex	r3, r2, [r1]
 80047e6:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80047e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d1e5      	bne.n	80047ba <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3314      	adds	r3, #20
 80047f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f8:	e853 3f00 	ldrex	r3, [r3]
 80047fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80047fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	657b      	str	r3, [r7, #84]	@ 0x54
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	3314      	adds	r3, #20
 800480c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800480e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004810:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004814:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004816:	e841 2300 	strex	r3, r2, [r1]
 800481a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800481c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481e:	2b00      	cmp	r3, #0
 8004820:	d1e5      	bne.n	80047ee <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	3314      	adds	r3, #20
 8004828:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	e853 3f00 	ldrex	r3, [r3]
 8004830:	617b      	str	r3, [r7, #20]
   return(result);
 8004832:	697b      	ldr	r3, [r7, #20]
 8004834:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004838:	653b      	str	r3, [r7, #80]	@ 0x50
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3314      	adds	r3, #20
 8004840:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8004842:	627a      	str	r2, [r7, #36]	@ 0x24
 8004844:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004846:	6a39      	ldr	r1, [r7, #32]
 8004848:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800484a:	e841 2300 	strex	r3, r2, [r1]
 800484e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004850:	69fb      	ldr	r3, [r7, #28]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d1e5      	bne.n	8004822 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8004856:	2300      	movs	r3, #0
}
 8004858:	4618      	mov	r0, r3
 800485a:	3760      	adds	r7, #96	@ 0x60
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	080044cb 	.word	0x080044cb
 8004864:	080045f7 	.word	0x080045f7
 8004868:	08004633 	.word	0x08004633

0800486c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800486c:	b480      	push	{r7}
 800486e:	b089      	sub	sp, #36	@ 0x24
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	330c      	adds	r3, #12
 800487a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	e853 3f00 	ldrex	r3, [r3]
 8004882:	60bb      	str	r3, [r7, #8]
   return(result);
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800488a:	61fb      	str	r3, [r7, #28]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	330c      	adds	r3, #12
 8004892:	69fa      	ldr	r2, [r7, #28]
 8004894:	61ba      	str	r2, [r7, #24]
 8004896:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004898:	6979      	ldr	r1, [r7, #20]
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	e841 2300 	strex	r3, r2, [r1]
 80048a0:	613b      	str	r3, [r7, #16]
   return(result);
 80048a2:	693b      	ldr	r3, [r7, #16]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e5      	bne.n	8004874 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80048b0:	bf00      	nop
 80048b2:	3724      	adds	r7, #36	@ 0x24
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bc80      	pop	{r7}
 80048b8:	4770      	bx	lr

080048ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b095      	sub	sp, #84	@ 0x54
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	330c      	adds	r3, #12
 80048c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048cc:	e853 3f00 	ldrex	r3, [r3]
 80048d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80048e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80048e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048ea:	e841 2300 	strex	r3, r2, [r1]
 80048ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d1e5      	bne.n	80048c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3314      	adds	r3, #20
 80048fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	e853 3f00 	ldrex	r3, [r3]
 8004904:	61fb      	str	r3, [r7, #28]
   return(result);
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	f023 0301 	bic.w	r3, r3, #1
 800490c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	3314      	adds	r3, #20
 8004914:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004916:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004918:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800491a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800491c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800491e:	e841 2300 	strex	r3, r2, [r1]
 8004922:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004926:	2b00      	cmp	r3, #0
 8004928:	d1e5      	bne.n	80048f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800492e:	2b01      	cmp	r3, #1
 8004930:	d119      	bne.n	8004966 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	330c      	adds	r3, #12
 8004938:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	e853 3f00 	ldrex	r3, [r3]
 8004940:	60bb      	str	r3, [r7, #8]
   return(result);
 8004942:	68bb      	ldr	r3, [r7, #8]
 8004944:	f023 0310 	bic.w	r3, r3, #16
 8004948:	647b      	str	r3, [r7, #68]	@ 0x44
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	330c      	adds	r3, #12
 8004950:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004952:	61ba      	str	r2, [r7, #24]
 8004954:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004956:	6979      	ldr	r1, [r7, #20]
 8004958:	69ba      	ldr	r2, [r7, #24]
 800495a:	e841 2300 	strex	r3, r2, [r1]
 800495e:	613b      	str	r3, [r7, #16]
   return(result);
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d1e5      	bne.n	8004932 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2220      	movs	r2, #32
 800496a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004974:	bf00      	nop
 8004976:	3754      	adds	r7, #84	@ 0x54
 8004978:	46bd      	mov	sp, r7
 800497a:	bc80      	pop	{r7}
 800497c:	4770      	bx	lr

0800497e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b084      	sub	sp, #16
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2200      	movs	r2, #0
 8004990:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004998:	68f8      	ldr	r0, [r7, #12]
 800499a:	f002 fa71 	bl	8006e80 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800499e:	bf00      	nop
 80049a0:	3710      	adds	r7, #16
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}

080049a6 <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 80049a6:	b580      	push	{r7, lr}
 80049a8:	b084      	sub	sp, #16
 80049aa:	af00      	add	r7, sp, #0
 80049ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	2200      	movs	r2, #0
 80049b8:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2220      	movs	r2, #32
 80049be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	631a      	str	r2, [r3, #48]	@ 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f7ff fc97 	bl	80042fc <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80049ce:	bf00      	nop
 80049d0:	3710      	adds	r7, #16
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80049d6:	b480      	push	{r7}
 80049d8:	b085      	sub	sp, #20
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b21      	cmp	r3, #33	@ 0x21
 80049e8:	d13e      	bne.n	8004a68 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049f2:	d114      	bne.n	8004a1e <UART_Transmit_IT+0x48>
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	691b      	ldr	r3, [r3, #16]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d110      	bne.n	8004a1e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a1b      	ldr	r3, [r3, #32]
 8004a00:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	461a      	mov	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a10:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6a1b      	ldr	r3, [r3, #32]
 8004a16:	1c9a      	adds	r2, r3, #2
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	621a      	str	r2, [r3, #32]
 8004a1c:	e008      	b.n	8004a30 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	1c59      	adds	r1, r3, #1
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6211      	str	r1, [r2, #32]
 8004a28:	781a      	ldrb	r2, [r3, #0]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	3b01      	subs	r3, #1
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	687a      	ldr	r2, [r7, #4]
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d10f      	bne.n	8004a64 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	68da      	ldr	r2, [r3, #12]
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004a52:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a62:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004a64:	2300      	movs	r3, #0
 8004a66:	e000      	b.n	8004a6a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004a68:	2302      	movs	r3, #2
  }
}
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	3714      	adds	r7, #20
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	bc80      	pop	{r7}
 8004a72:	4770      	bx	lr

08004a74 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68da      	ldr	r2, [r3, #12]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a8a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2220      	movs	r2, #32
 8004a90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004a94:	6878      	ldr	r0, [r7, #4]
 8004a96:	f002 f94b 	bl	8006d30 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3708      	adds	r7, #8
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b08c      	sub	sp, #48	@ 0x30
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b22      	cmp	r3, #34	@ 0x22
 8004ab6:	f040 80ae 	bne.w	8004c16 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	689b      	ldr	r3, [r3, #8]
 8004abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ac2:	d117      	bne.n	8004af4 <UART_Receive_IT+0x50>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d113      	bne.n	8004af4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004acc:	2300      	movs	r3, #0
 8004ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ae6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004aec:	1c9a      	adds	r2, r3, #2
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	629a      	str	r2, [r3, #40]	@ 0x28
 8004af2:	e026      	b.n	8004b42 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004afa:	2300      	movs	r3, #0
 8004afc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	689b      	ldr	r3, [r3, #8]
 8004b02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b06:	d007      	beq.n	8004b18 <UART_Receive_IT+0x74>
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d10a      	bne.n	8004b26 <UART_Receive_IT+0x82>
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d106      	bne.n	8004b26 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	685b      	ldr	r3, [r3, #4]
 8004b1e:	b2da      	uxtb	r2, r3
 8004b20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b22:	701a      	strb	r2, [r3, #0]
 8004b24:	e008      	b.n	8004b38 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	b2db      	uxtb	r3, r3
 8004b2e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b32:	b2da      	uxtb	r2, r3
 8004b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b36:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b3c:	1c5a      	adds	r2, r3, #1
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004b46:	b29b      	uxth	r3, r3
 8004b48:	3b01      	subs	r3, #1
 8004b4a:	b29b      	uxth	r3, r3
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	4619      	mov	r1, r3
 8004b50:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d15d      	bne.n	8004c12 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	68da      	ldr	r2, [r3, #12]
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f022 0220 	bic.w	r2, r2, #32
 8004b64:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	68da      	ldr	r2, [r3, #12]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004b74:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	695a      	ldr	r2, [r3, #20]
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f022 0201 	bic.w	r2, r2, #1
 8004b84:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d135      	bne.n	8004c08 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	330c      	adds	r3, #12
 8004ba8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	e853 3f00 	ldrex	r3, [r3]
 8004bb0:	613b      	str	r3, [r7, #16]
   return(result);
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	f023 0310 	bic.w	r3, r3, #16
 8004bb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	330c      	adds	r3, #12
 8004bc0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bc2:	623a      	str	r2, [r7, #32]
 8004bc4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc6:	69f9      	ldr	r1, [r7, #28]
 8004bc8:	6a3a      	ldr	r2, [r7, #32]
 8004bca:	e841 2300 	strex	r3, r2, [r1]
 8004bce:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bd0:	69bb      	ldr	r3, [r7, #24]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d1e5      	bne.n	8004ba2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f003 0310 	and.w	r3, r3, #16
 8004be0:	2b10      	cmp	r3, #16
 8004be2:	d10a      	bne.n	8004bfa <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004be4:	2300      	movs	r3, #0
 8004be6:	60fb      	str	r3, [r7, #12]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	60fb      	str	r3, [r7, #12]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685b      	ldr	r3, [r3, #4]
 8004bf6:	60fb      	str	r3, [r7, #12]
 8004bf8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004bfe:	4619      	mov	r1, r3
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	f002 f9bf 	bl	8006f84 <HAL_UARTEx_RxEventCallback>
 8004c06:	e002      	b.n	8004c0e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c08:	6878      	ldr	r0, [r7, #4]
 8004c0a:	f002 f8cf 	bl	8006dac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	e002      	b.n	8004c18 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004c12:	2300      	movs	r3, #0
 8004c14:	e000      	b.n	8004c18 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004c16:	2302      	movs	r3, #2
  }
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3730      	adds	r7, #48	@ 0x30
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	68da      	ldr	r2, [r3, #12]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	430a      	orrs	r2, r1
 8004c3c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	689a      	ldr	r2, [r3, #8]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	691b      	ldr	r3, [r3, #16]
 8004c46:	431a      	orrs	r2, r3
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	695b      	ldr	r3, [r3, #20]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004c5a:	f023 030c 	bic.w	r3, r3, #12
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	6812      	ldr	r2, [r2, #0]
 8004c62:	68b9      	ldr	r1, [r7, #8]
 8004c64:	430b      	orrs	r3, r1
 8004c66:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	699a      	ldr	r2, [r3, #24]
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	430a      	orrs	r2, r1
 8004c7c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a2c      	ldr	r2, [pc, #176]	@ (8004d34 <UART_SetConfig+0x114>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d103      	bne.n	8004c90 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004c88:	f7fe f96a 	bl	8002f60 <HAL_RCC_GetPCLK2Freq>
 8004c8c:	60f8      	str	r0, [r7, #12]
 8004c8e:	e002      	b.n	8004c96 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004c90:	f7fe f952 	bl	8002f38 <HAL_RCC_GetPCLK1Freq>
 8004c94:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c96:	68fa      	ldr	r2, [r7, #12]
 8004c98:	4613      	mov	r3, r2
 8004c9a:	009b      	lsls	r3, r3, #2
 8004c9c:	4413      	add	r3, r2
 8004c9e:	009a      	lsls	r2, r3, #2
 8004ca0:	441a      	add	r2, r3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	009b      	lsls	r3, r3, #2
 8004ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cac:	4a22      	ldr	r2, [pc, #136]	@ (8004d38 <UART_SetConfig+0x118>)
 8004cae:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb2:	095b      	lsrs	r3, r3, #5
 8004cb4:	0119      	lsls	r1, r3, #4
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	4413      	add	r3, r2
 8004cbe:	009a      	lsls	r2, r3, #2
 8004cc0:	441a      	add	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	685b      	ldr	r3, [r3, #4]
 8004cc6:	009b      	lsls	r3, r3, #2
 8004cc8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ccc:	4b1a      	ldr	r3, [pc, #104]	@ (8004d38 <UART_SetConfig+0x118>)
 8004cce:	fba3 0302 	umull	r0, r3, r3, r2
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	2064      	movs	r0, #100	@ 0x64
 8004cd6:	fb00 f303 	mul.w	r3, r0, r3
 8004cda:	1ad3      	subs	r3, r2, r3
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	3332      	adds	r3, #50	@ 0x32
 8004ce0:	4a15      	ldr	r2, [pc, #84]	@ (8004d38 <UART_SetConfig+0x118>)
 8004ce2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cec:	4419      	add	r1, r3
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009a      	lsls	r2, r3, #2
 8004cf8:	441a      	add	r2, r3
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d04:	4b0c      	ldr	r3, [pc, #48]	@ (8004d38 <UART_SetConfig+0x118>)
 8004d06:	fba3 0302 	umull	r0, r3, r3, r2
 8004d0a:	095b      	lsrs	r3, r3, #5
 8004d0c:	2064      	movs	r0, #100	@ 0x64
 8004d0e:	fb00 f303 	mul.w	r3, r0, r3
 8004d12:	1ad3      	subs	r3, r2, r3
 8004d14:	011b      	lsls	r3, r3, #4
 8004d16:	3332      	adds	r3, #50	@ 0x32
 8004d18:	4a07      	ldr	r2, [pc, #28]	@ (8004d38 <UART_SetConfig+0x118>)
 8004d1a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1e:	095b      	lsrs	r3, r3, #5
 8004d20:	f003 020f 	and.w	r2, r3, #15
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	440a      	add	r2, r1
 8004d2a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004d2c:	bf00      	nop
 8004d2e:	3710      	adds	r7, #16
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	40013800 	.word	0x40013800
 8004d38:	51eb851f 	.word	0x51eb851f

08004d3c <EE_Init>:
  * @return Boolean value indicating the success of the initialization:
  *       - true: Initialization successful.
  *       - false: Initialization failed.
  */
bool EE_Init(void *pData, uint32_t Size)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
 8004d44:	6039      	str	r1, [r7, #0]
  bool answer = false;
 8004d46:	2300      	movs	r3, #0
 8004d48:	73fb      	strb	r3, [r7, #15]
  do
  {
    if ((pData == NULL) || (Size == 0))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d033      	beq.n	8004db8 <EE_Init+0x7c>
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d030      	beq.n	8004db8 <EE_Init+0x7c>
      break;    
    }
#if EE_MANUAL_CONFIG == false
#if (EE_ERASE == EE_ERASE_PAGE_NUMBER) || (EE_ERASE == EE_ERASE_PAGE_ADDRESS)
#ifdef FLASH_PAGE_SIZE
    eeHandle.PageSectorSize = FLASH_PAGE_SIZE;
 8004d56:	4b1b      	ldr	r3, [pc, #108]	@ (8004dc4 <EE_Init+0x88>)
 8004d58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004d5c:	609a      	str	r2, [r3, #8]
#if defined FLASH_BANK_2
    eeHandle.BankNumber = FLASH_BANK_2;
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize / 2) - 1);
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * (eeHandle.PageSectorNumber * 2 + 1));
#elif defined FLASH_BANK_1
    eeHandle.BankNumber = FLASH_BANK_1;
 8004d5e:	4b19      	ldr	r3, [pc, #100]	@ (8004dc4 <EE_Init+0x88>)
 8004d60:	2201      	movs	r2, #1
 8004d62:	745a      	strb	r2, [r3, #17]
    eeHandle.PageSectorNumber = ((FLASH_SIZE / eeHandle.PageSectorSize) - 1);
 8004d64:	4b18      	ldr	r3, [pc, #96]	@ (8004dc8 <EE_Init+0x8c>)
 8004d66:	881b      	ldrh	r3, [r3, #0]
 8004d68:	029a      	lsls	r2, r3, #10
 8004d6a:	4b16      	ldr	r3, [pc, #88]	@ (8004dc4 <EE_Init+0x88>)
 8004d6c:	689b      	ldr	r3, [r3, #8]
 8004d6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	3b01      	subs	r3, #1
 8004d76:	b2da      	uxtb	r2, r3
 8004d78:	4b12      	ldr	r3, [pc, #72]	@ (8004dc4 <EE_Init+0x88>)
 8004d7a:	741a      	strb	r2, [r3, #16]
    eeHandle.Address = (FLASH_BASE + eeHandle.PageSectorSize * eeHandle.PageSectorNumber);
 8004d7c:	4b11      	ldr	r3, [pc, #68]	@ (8004dc4 <EE_Init+0x88>)
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	4a10      	ldr	r2, [pc, #64]	@ (8004dc4 <EE_Init+0x88>)
 8004d82:	7c12      	ldrb	r2, [r2, #16]
 8004d84:	fb02 f303 	mul.w	r3, r2, r3
 8004d88:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 8004d8c:	4a0d      	ldr	r2, [pc, #52]	@ (8004dc4 <EE_Init+0x88>)
 8004d8e:	60d3      	str	r3, [r2, #12]
    eeHandle.PageSectorNumber = EE_SELECTED_PAGE_SECTOR_NUMBER;
    eeHandle.PageSectorSize = EE_SELECTED_PAGE_SECTOR_SIZE;
    eeHandle.Address = EE_SELECTED_ADDRESS;
#endif
    /* checking size of eeprom area*/
    if (Size > eeHandle.PageSectorSize)
 8004d90:	4b0c      	ldr	r3, [pc, #48]	@ (8004dc4 <EE_Init+0x88>)
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	683a      	ldr	r2, [r7, #0]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d906      	bls.n	8004da8 <EE_Init+0x6c>
    {
      eeHandle.Size = 0;
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc4 <EE_Init+0x88>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	605a      	str	r2, [r3, #4]
      eeHandle.pData = NULL;
 8004da0:	4b08      	ldr	r3, [pc, #32]	@ (8004dc4 <EE_Init+0x88>)
 8004da2:	2200      	movs	r2, #0
 8004da4:	601a      	str	r2, [r3, #0]
      break;
 8004da6:	e007      	b.n	8004db8 <EE_Init+0x7c>
    }
    eeHandle.Size = Size;
 8004da8:	4a06      	ldr	r2, [pc, #24]	@ (8004dc4 <EE_Init+0x88>)
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	6053      	str	r3, [r2, #4]
    eeHandle.pData = (uint8_t*)pData;
 8004dae:	4a05      	ldr	r2, [pc, #20]	@ (8004dc4 <EE_Init+0x88>)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6013      	str	r3, [r2, #0]
    answer = true;
 8004db4:	2301      	movs	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]

  } while (0);

  return answer;
 8004db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3714      	adds	r7, #20
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bc80      	pop	{r7}
 8004dc2:	4770      	bx	lr
 8004dc4:	200006d8 	.word	0x200006d8
 8004dc8:	1ffff7e0 	.word	0x1ffff7e0

08004dcc <EE_Format>:
  * @return bool Boolean value indicating the success of the operation:
  *     - true: Formatting successful.
  *     - false: Formatting failed.
  */
bool EE_Format(void)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
  bool answer = false;
 8004dd2:	2300      	movs	r3, #0
 8004dd4:	75fb      	strb	r3, [r7, #23]
  uint32_t error;
  FLASH_EraseInitTypeDef flashErase;
  do
  {
    HAL_FLASH_Unlock();
 8004dd6:	f7fd f8cd 	bl	8001f74 <HAL_FLASH_Unlock>
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if EE_ERASE == EE_ERASE_PAGE_ADDRESS
    flashErase.TypeErase = FLASH_TYPEERASE_PAGES;
 8004dda:	2300      	movs	r3, #0
 8004ddc:	603b      	str	r3, [r7, #0]
    flashErase.PageAddress = eeHandle.Address;
 8004dde:	4b11      	ldr	r3, [pc, #68]	@ (8004e24 <EE_Format+0x58>)
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	60bb      	str	r3, [r7, #8]
    flashErase.NbPages = 1;
 8004de4:	2301      	movs	r3, #1
 8004de6:	60fb      	str	r3, [r7, #12]
    flashErase.TypeErase = FLASH_TYPEERASE_SECTORS;
    flashErase.Sector = eeHandle.PageSectorNumber;
    flashErase.NbSectors = 1;
#endif
#if (defined FLASH_BANK_1) || (defined FLASH_BANK_2)
    flashErase.Banks = eeHandle.BankNumber;
 8004de8:	4b0e      	ldr	r3, [pc, #56]	@ (8004e24 <EE_Format+0x58>)
 8004dea:	7c5b      	ldrb	r3, [r3, #17]
 8004dec:	607b      	str	r3, [r7, #4]
#endif
#ifdef FLASH_VOLTAGE_RANGE_3
    flashErase.VoltageRange = FLASH_VOLTAGE_RANGE_3;
#endif
    /* erasing page/sector */
    if (HAL_FLASHEx_Erase(&flashErase, &error) != HAL_OK)
 8004dee:	f107 0210 	add.w	r2, r7, #16
 8004df2:	463b      	mov	r3, r7
 8004df4:	4611      	mov	r1, r2
 8004df6:	4618      	mov	r0, r3
 8004df8:	f7fd f9a4 	bl	8002144 <HAL_FLASHEx_Erase>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d106      	bne.n	8004e10 <EE_Format+0x44>
    {
      break;
    }
    /* checking result */
    if (error != 0xFFFFFFFF)
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e08:	d104      	bne.n	8004e14 <EE_Format+0x48>
    {
      break;
    }
    answer = true;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	75fb      	strb	r3, [r7, #23]
 8004e0e:	e002      	b.n	8004e16 <EE_Format+0x4a>
      break;
 8004e10:	bf00      	nop
 8004e12:	e000      	b.n	8004e16 <EE_Format+0x4a>
      break;
 8004e14:	bf00      	nop

  } while (0);

  HAL_FLASH_Lock();
 8004e16:	f7fd f8d3 	bl	8001fc0 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	3718      	adds	r7, #24
 8004e20:	46bd      	mov	sp, r7
 8004e22:	bd80      	pop	{r7, pc}
 8004e24:	200006d8 	.word	0x200006d8

08004e28 <EE_Read>:
  * @brief Reads data from the EEPROM emulation area.
  * @note This function reads data from the EEPROM emulation area
  *  and loads it into the specified storage pointer.
  */
void EE_Read(void)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b083      	sub	sp, #12
 8004e2c:	af00      	add	r7, sp, #0
  uint8_t *data = eeHandle.pData;
 8004e2e:	4b10      	ldr	r3, [pc, #64]	@ (8004e70 <EE_Read+0x48>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	607b      	str	r3, [r7, #4]
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
  if (data != NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d015      	beq.n	8004e66 <EE_Read+0x3e>
  {
    /* reading flash */
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	603b      	str	r3, [r7, #0]
 8004e3e:	e00d      	b.n	8004e5c <EE_Read+0x34>
    {
      *data = (*(__IO uint8_t*) (eeHandle.Address + i));
 8004e40:	4b0b      	ldr	r3, [pc, #44]	@ (8004e70 <EE_Read+0x48>)
 8004e42:	68da      	ldr	r2, [r3, #12]
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	4413      	add	r3, r2
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	b2da      	uxtb	r2, r3
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	701a      	strb	r2, [r3, #0]
      data++;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	3301      	adds	r3, #1
 8004e54:	607b      	str	r3, [r7, #4]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	603b      	str	r3, [r7, #0]
 8004e5c:	4b04      	ldr	r3, [pc, #16]	@ (8004e70 <EE_Read+0x48>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	683a      	ldr	r2, [r7, #0]
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d3ec      	bcc.n	8004e40 <EE_Read+0x18>
  }
#ifdef HAL_ICACHE_MODULE_ENABLED
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Enable();
#endif
}
 8004e66:	bf00      	nop
 8004e68:	370c      	adds	r7, #12
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bc80      	pop	{r7}
 8004e6e:	4770      	bx	lr
 8004e70:	200006d8 	.word	0x200006d8

08004e74 <EE_Write>:
  * @brief Writes data to the EEPROM emulation area.
  * @note This function writes data to the EEPROM emulation area.
  * @retval true if the write operation is successful, false otherwise.
  */
bool EE_Write(void)
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b086      	sub	sp, #24
 8004e78:	af00      	add	r7, sp, #0
  bool answer = true;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	75fb      	strb	r3, [r7, #23]
  uint8_t *data = eeHandle.pData;
 8004e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f38 <EE_Write+0xc4>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	613b      	str	r3, [r7, #16]
  do
  {
    /* checking eeprom is initialize correctly */
    if (data == NULL)
 8004e84:	693b      	ldr	r3, [r7, #16]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d102      	bne.n	8004e90 <EE_Write+0x1c>
    {
      answer = false;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	75fb      	strb	r3, [r7, #23]
      break;
 8004e8e:	e04b      	b.n	8004f28 <EE_Write+0xb4>
    }
    /* formating flash area before writing */
    if (EE_Format() == false)
 8004e90:	f7ff ff9c 	bl	8004dcc <EE_Format>
 8004e94:	4603      	mov	r3, r0
 8004e96:	f083 0301 	eor.w	r3, r3, #1
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d002      	beq.n	8004ea6 <EE_Write+0x32>
    {
      answer = false;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ea4:	e040      	b.n	8004f28 <EE_Write+0xb4>
    }
    HAL_FLASH_Unlock();
 8004ea6:	f7fd f865 	bl	8001f74 <HAL_FLASH_Unlock>
    /* disabling ICACHE if enabled*/
    HAL_ICACHE_Disable();
#endif
#if (defined FLASH_TYPEPROGRAM_HALFWORD)
    /* writing buffer to flash */
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	e018      	b.n	8004ee2 <EE_Write+0x6e>
    {
      uint64_t halfWord;
      memcpy((uint8_t*)&halfWord, data, 2);
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	881b      	ldrh	r3, [r3, #0]
 8004eb4:	b29b      	uxth	r3, r3
 8004eb6:	803b      	strh	r3, [r7, #0]
      if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, eeHandle.Address + i, halfWord) != HAL_OK)
 8004eb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f38 <EE_Write+0xc4>)
 8004eba:	68da      	ldr	r2, [r3, #12]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	18d1      	adds	r1, r2, r3
 8004ec0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ec4:	2001      	movs	r0, #1
 8004ec6:	f7fc ffe5 	bl	8001e94 <HAL_FLASH_Program>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d002      	beq.n	8004ed6 <EE_Write+0x62>
      {
        answer = false;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	75fb      	strb	r3, [r7, #23]
 8004ed4:	e00a      	b.n	8004eec <EE_Write+0x78>
        break;
      }
      data += 2;
 8004ed6:	693b      	ldr	r3, [r7, #16]
 8004ed8:	3302      	adds	r3, #2
 8004eda:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size ; i += 2)
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	3302      	adds	r3, #2
 8004ee0:	60fb      	str	r3, [r7, #12]
 8004ee2:	4b15      	ldr	r3, [pc, #84]	@ (8004f38 <EE_Write+0xc4>)
 8004ee4:	685b      	ldr	r3, [r3, #4]
 8004ee6:	68fa      	ldr	r2, [r7, #12]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d3e1      	bcc.n	8004eb0 <EE_Write+0x3c>
      }
      data += FLASH_NB_32BITWORD_IN_FLASHWORD * 4;
    }
#endif
    /* verifying Flash content */
    data = eeHandle.pData;
 8004eec:	4b12      	ldr	r3, [pc, #72]	@ (8004f38 <EE_Write+0xc4>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	60bb      	str	r3, [r7, #8]
 8004ef6:	e012      	b.n	8004f1e <EE_Write+0xaa>
    {
      if (*data != (*(__IO uint8_t*) (eeHandle.Address + i)))
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	781a      	ldrb	r2, [r3, #0]
 8004efc:	4b0e      	ldr	r3, [pc, #56]	@ (8004f38 <EE_Write+0xc4>)
 8004efe:	68d9      	ldr	r1, [r3, #12]
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	440b      	add	r3, r1
 8004f04:	781b      	ldrb	r3, [r3, #0]
 8004f06:	b2db      	uxtb	r3, r3
 8004f08:	429a      	cmp	r2, r3
 8004f0a:	d002      	beq.n	8004f12 <EE_Write+0x9e>
      {
        answer = false;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	75fb      	strb	r3, [r7, #23]
        break;
 8004f10:	e00a      	b.n	8004f28 <EE_Write+0xb4>
      }
      data++;
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	3301      	adds	r3, #1
 8004f16:	613b      	str	r3, [r7, #16]
    for (uint32_t i = 0; i < eeHandle.Size; i++)
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	3301      	adds	r3, #1
 8004f1c:	60bb      	str	r3, [r7, #8]
 8004f1e:	4b06      	ldr	r3, [pc, #24]	@ (8004f38 <EE_Write+0xc4>)
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	68ba      	ldr	r2, [r7, #8]
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d3e7      	bcc.n	8004ef8 <EE_Write+0x84>
    }

  } while (0);

  HAL_FLASH_Lock();
 8004f28:	f7fd f84a 	bl	8001fc0 <HAL_FLASH_Lock>
#ifdef HAL_ICACHE_MODULE_ENABLED
  HAL_ICACHE_Enable();
#endif
  return answer;
 8004f2c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3718      	adds	r7, #24
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
 8004f36:	bf00      	nop
 8004f38:	200006d8 	.word	0x200006d8

08004f3c <HSM_RootHandler>:
uint8_t gucHsmNestLevel;
const char * const apucHsmNestIndent[] = { "", "", "\t", "\t\t", "\t\t\t", "\t\t\t\t"};
#endif // HSM_FEATURE_DEBUG_NESTED_CALL

HSM_EVENT HSM_RootHandler(HSM *This, HSM_EVENT event, void *param)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
              HSM_DEBUG_EVT2STR(event), This->name, This->curState->name, (unsigned long)param);
#else
    HSM_DEBUG("\tEvent:%lx dropped, No Parent handling of %s[%s] param %lx",
              (unsigned long)event, This->name, This->curState->name, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    return HSME_NULL;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3714      	adds	r7, #20
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <HSM_STATE_Create>:
    .name = ":ROOT:",
    .level = 0
};

void HSM_STATE_Create(HSM_STATE *This, const char *name, HSM_FN handler, HSM_STATE *parent)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	60f8      	str	r0, [r7, #12]
 8004f5c:	60b9      	str	r1, [r7, #8]
 8004f5e:	607a      	str	r2, [r7, #4]
 8004f60:	603b      	str	r3, [r7, #0]
    if (((void *)0) == parent)
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d101      	bne.n	8004f6c <HSM_STATE_Create+0x18>
    {
        parent = (HSM_STATE *)&HSM_ROOT;
 8004f68:	4b0d      	ldr	r3, [pc, #52]	@ (8004fa0 <HSM_STATE_Create+0x4c>)
 8004f6a:	603b      	str	r3, [r7, #0]
    }
    This->name = name;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	68ba      	ldr	r2, [r7, #8]
 8004f70:	609a      	str	r2, [r3, #8]
    This->handler = handler;
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	605a      	str	r2, [r3, #4]
    This->parent = parent;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	683a      	ldr	r2, [r7, #0]
 8004f7c:	601a      	str	r2, [r3, #0]
    This->level = parent->level + 1;
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	7b1b      	ldrb	r3, [r3, #12]
 8004f82:	3301      	adds	r3, #1
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	731a      	strb	r2, [r3, #12]
    if (This->level >= HSM_MAX_DEPTH)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	7b1b      	ldrb	r3, [r3, #12]
 8004f8e:	2b04      	cmp	r3, #4
 8004f90:	d901      	bls.n	8004f96 <HSM_STATE_Create+0x42>
    {
        HSM_DEBUG("Please increase HSM_MAX_DEPTH > %d", This->level);
        // assert(0, "Please increase HSM_MAX_DEPTH");
        while(1);
 8004f92:	bf00      	nop
 8004f94:	e7fd      	b.n	8004f92 <HSM_STATE_Create+0x3e>
    }
}
 8004f96:	bf00      	nop
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bc80      	pop	{r7}
 8004f9e:	4770      	bx	lr
 8004fa0:	0800b004 	.word	0x0800b004

08004fa4 <HSM_Create>:

void HSM_Create(HSM *This, const char *name, HSM_STATE *initState)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b084      	sub	sp, #16
 8004fa8:	af00      	add	r7, sp, #0
 8004faa:	60f8      	str	r0, [r7, #12]
 8004fac:	60b9      	str	r1, [r7, #8]
 8004fae:	607a      	str	r2, [r7, #4]
#endif // HSM_FEATURE_DEBUG_ENABLE
    // Supress warning for unused variable if HSM_FEATURE_DEBUG_ENABLE is not defined
    (void)name;

    // Initialize state
    This->curState = initState;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	601a      	str	r2, [r3, #0]
    // Invoke ENTRY and INIT event
    HSM_DEBUGC1("  %s[%s](ENTRY)", This->name, initState->name);
    This->curState->handler(This, HSME_ENTRY, 0);
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f06f 0101 	mvn.w	r1, #1
 8004fc2:	68f8      	ldr	r0, [r7, #12]
 8004fc4:	4798      	blx	r3
    HSM_DEBUGC1("  %s[%s](INIT)", This->name, initState->name);
    This->curState->handler(This, HSME_INIT, 0);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f06f 0102 	mvn.w	r1, #2
 8004fd2:	68f8      	ldr	r0, [r7, #12]
 8004fd4:	4798      	blx	r3
}
 8004fd6:	bf00      	nop
 8004fd8:	3710      	adds	r7, #16
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bd80      	pop	{r7, pc}

08004fde <HSM_Run>:
    // This HSM is not in state or parent state
    return 0;
}

void HSM_Run(HSM *This, HSM_EVENT event, void *param)
{
 8004fde:	b580      	push	{r7, lr}
 8004fe0:	b086      	sub	sp, #24
 8004fe2:	af00      	add	r7, sp, #0
 8004fe4:	60f8      	str	r0, [r7, #12]
 8004fe6:	60b9      	str	r1, [r7, #8]
 8004fe8:	607a      	str	r2, [r7, #4]
    gucHsmNestLevel++;
#endif // HSM_FEATURE_DEBUG_ENABLE && HSM_FEATURE_DEBUG_NESTED_CALL

    // This runs the state's event handler and forwards unhandled events to
    // the parent state
    HSM_STATE *state = This->curState;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	617b      	str	r3, [r7, #20]
#ifdef HSM_DEBUG_EVT2STR
    HSM_DEBUGC1("Run %s[%s](evt:%s, param:%08lx)", This->name, state->name, HSM_DEBUG_EVT2STR(event), (unsigned long)param);
#else
    HSM_DEBUGC1("Run %s[%s](evt:%lx, param:%08lx)", This->name, state->name, (unsigned long)event, (unsigned long)param);
#endif // HSM_DEBUG_EVT2STR
    while (event)
 8004ff0:	e009      	b.n	8005006 <HSM_Run+0x28>
    {
        event = state->handler(This, event, param);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	68b9      	ldr	r1, [r7, #8]
 8004ffa:	68f8      	ldr	r0, [r7, #12]
 8004ffc:	4798      	blx	r3
 8004ffe:	60b8      	str	r0, [r7, #8]
        state = state->parent;
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	617b      	str	r3, [r7, #20]
    while (event)
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d1f2      	bne.n	8004ff2 <HSM_Run+0x14>
        // Decrement the nesting count
        gucHsmNestLevel--;
    }
#endif // HSM_FEATURE_DEBUG_NESTED_CALL
#endif // HSM_FEATURE_DEBUG_ENABLE
}
 800500c:	bf00      	nop
 800500e:	bf00      	nop
 8005010:	3718      	adds	r7, #24
 8005012:	46bd      	mov	sp, r7
 8005014:	bd80      	pop	{r7, pc}

08005016 <HSM_Tran>:

void HSM_Tran(HSM *This, HSM_STATE *nextState, void *param, void (*method)(HSM *This, void *param))
{
 8005016:	b580      	push	{r7, lr}
 8005018:	b092      	sub	sp, #72	@ 0x48
 800501a:	af00      	add	r7, sp, #0
 800501c:	60f8      	str	r0, [r7, #12]
 800501e:	60b9      	str	r1, [r7, #8]
 8005020:	607a      	str	r2, [r7, #4]
 8005022:	603b      	str	r3, [r7, #0]
#if HSM_FEATURE_SAFETY_CHECK
    // [optional] Check for illegal call to HSM_Tran in HSME_ENTRY or HSME_EXIT
    if (This->hsmTran)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	791b      	ldrb	r3, [r3, #4]
 8005028:	2b00      	cmp	r3, #0
 800502a:	f040 80af 	bne.w	800518c <HSM_Tran+0x176>
        HSM_DEBUG("!!!!Illegal call of HSM_Tran[%s -> %s] in HSME_ENTRY or HSME_EXIT Handler!!!!",
            This->curState->name, nextState->name);
        return;
    }
    // Guard HSM_Tran() from certain recursive calls
    This->hsmTran = 1;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2201      	movs	r2, #1
 8005032:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK

    HSM_STATE *list_exit[HSM_MAX_DEPTH];
    HSM_STATE *list_entry[HSM_MAX_DEPTH];
    uint8_t cnt_exit = 0;
 8005034:	2300      	movs	r3, #0
 8005036:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t cnt_entry = 0;
 800503a:	2300      	movs	r3, #0
 800503c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t idx;
    // This performs the state transition with calls of exit, entry and init
    // Bulk of the work handles the exit and entry event during transitions
    HSM_DEBUGC2("Tran %s[%s -> %s]", This->name, This->curState->name, nextState->name);
    // 1) Find the lowest common parent state
    HSM_STATE *src = This->curState;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	643b      	str	r3, [r7, #64]	@ 0x40
    HSM_STATE *dst = nextState;
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	63fb      	str	r3, [r7, #60]	@ 0x3c
    // 1a) Equalize the levels
    while (src->level != dst->level)
 800504a:	e022      	b.n	8005092 <HSM_Tran+0x7c>
    {
        if (src->level > dst->level)
 800504c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800504e:	7b1a      	ldrb	r2, [r3, #12]
 8005050:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005052:	7b1b      	ldrb	r3, [r3, #12]
 8005054:	429a      	cmp	r2, r3
 8005056:	d90e      	bls.n	8005076 <HSM_Tran+0x60>
        {
            // source is deeper
            list_exit[cnt_exit++] = src;
 8005058:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800505c:	1c5a      	adds	r2, r3, #1
 800505e:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	3348      	adds	r3, #72	@ 0x48
 8005066:	443b      	add	r3, r7
 8005068:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800506a:	f843 2c20 	str.w	r2, [r3, #-32]
            src = src->parent;
 800506e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	643b      	str	r3, [r7, #64]	@ 0x40
 8005074:	e00d      	b.n	8005092 <HSM_Tran+0x7c>
        }
        else
        {
            // destination is deeper
            list_entry[cnt_entry++] = dst;
 8005076:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	3348      	adds	r3, #72	@ 0x48
 8005084:	443b      	add	r3, r7
 8005086:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005088:	f843 2c34 	str.w	r2, [r3, #-52]
            dst = dst->parent;
 800508c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src->level != dst->level)
 8005092:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005094:	7b1a      	ldrb	r2, [r3, #12]
 8005096:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005098:	7b1b      	ldrb	r3, [r3, #12]
 800509a:	429a      	cmp	r2, r3
 800509c:	d1d6      	bne.n	800504c <HSM_Tran+0x36>
        }
    }
    // 1b) find the common parent
    while (src != dst)
 800509e:	e01b      	b.n	80050d8 <HSM_Tran+0xc2>
    {
        list_exit[cnt_exit++] = src;
 80050a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80050a4:	1c5a      	adds	r2, r3, #1
 80050a6:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 80050aa:	009b      	lsls	r3, r3, #2
 80050ac:	3348      	adds	r3, #72	@ 0x48
 80050ae:	443b      	add	r3, r7
 80050b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050b2:	f843 2c20 	str.w	r2, [r3, #-32]
        src = src->parent;
 80050b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	643b      	str	r3, [r7, #64]	@ 0x40
        list_entry[cnt_entry++] = dst;
 80050bc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80050c0:	1c5a      	adds	r2, r3, #1
 80050c2:	f887 2046 	strb.w	r2, [r7, #70]	@ 0x46
 80050c6:	009b      	lsls	r3, r3, #2
 80050c8:	3348      	adds	r3, #72	@ 0x48
 80050ca:	443b      	add	r3, r7
 80050cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80050ce:	f843 2c34 	str.w	r2, [r3, #-52]
        dst = dst->parent;
 80050d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (src != dst)
 80050d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80050da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050dc:	429a      	cmp	r2, r3
 80050de:	d1df      	bne.n	80050a0 <HSM_Tran+0x8a>
    }
    // 2) Process all the exit events
    for (idx = 0; idx < cnt_exit; idx++)
 80050e0:	2300      	movs	r3, #0
 80050e2:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80050e6:	e013      	b.n	8005110 <HSM_Tran+0xfa>
    {
        src = list_exit[idx];
 80050e8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	3348      	adds	r3, #72	@ 0x48
 80050f0:	443b      	add	r3, r7
 80050f2:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80050f6:	643b      	str	r3, [r7, #64]	@ 0x40
        HSM_DEBUGC3("  %s[%s](EXIT)", This->name, src->name);
        src->handler(This, HSME_EXIT, param);
 80050f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80050fa:	685b      	ldr	r3, [r3, #4]
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	f04f 31ff 	mov.w	r1, #4294967295
 8005102:	68f8      	ldr	r0, [r7, #12]
 8005104:	4798      	blx	r3
    for (idx = 0; idx < cnt_exit; idx++)
 8005106:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800510a:	3301      	adds	r3, #1
 800510c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8005110:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005114:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005118:	429a      	cmp	r2, r3
 800511a:	d3e5      	bcc.n	80050e8 <HSM_Tran+0xd2>
    }
    // 3) Call the transitional method hook
    if (method)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HSM_Tran+0x114>
    {
        method(This, param);
 8005122:	683b      	ldr	r3, [r7, #0]
 8005124:	6879      	ldr	r1, [r7, #4]
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	4798      	blx	r3
    }
    // 4) Process all the entry events
    for (idx = 0; idx < cnt_entry; idx++)
 800512a:	2300      	movs	r3, #0
 800512c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8005130:	e017      	b.n	8005162 <HSM_Tran+0x14c>
    {
        dst = list_entry[cnt_entry - idx - 1];
 8005132:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8005136:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	3b01      	subs	r3, #1
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	3348      	adds	r3, #72	@ 0x48
 8005142:	443b      	add	r3, r7
 8005144:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8005148:	63fb      	str	r3, [r7, #60]	@ 0x3c
        HSM_DEBUGC3("  %s[%s](ENTRY)", This->name, dst->name);
        dst->handler(This, HSME_ENTRY, param);
 800514a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800514c:	685b      	ldr	r3, [r3, #4]
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	f06f 0101 	mvn.w	r1, #1
 8005154:	68f8      	ldr	r0, [r7, #12]
 8005156:	4798      	blx	r3
    for (idx = 0; idx < cnt_entry; idx++)
 8005158:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800515c:	3301      	adds	r3, #1
 800515e:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8005162:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005166:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800516a:	429a      	cmp	r2, r3
 800516c:	d3e1      	bcc.n	8005132 <HSM_Tran+0x11c>
    }
    // 5) Now we can set the destination state
    This->curState = nextState;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	601a      	str	r2, [r3, #0]
#if HSM_FEATURE_SAFETY_CHECK
    This->hsmTran = 0;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2200      	movs	r2, #0
 8005178:	711a      	strb	r2, [r3, #4]
#endif // HSM_FEATURE_SAFETY_CHECK
#if HSM_FEATURE_INIT
    // 6) Invoke INIT signal, NOTE: Only HSME_INIT can recursively call HSM_Tran()
    HSM_DEBUGC3("  %s[%s](INIT)", This->name, nextState->name);
    This->curState->handler(This, HSME_INIT, param);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	687a      	ldr	r2, [r7, #4]
 8005182:	f06f 0102 	mvn.w	r1, #2
 8005186:	68f8      	ldr	r0, [r7, #12]
 8005188:	4798      	blx	r3
 800518a:	e000      	b.n	800518e <HSM_Tran+0x178>
        return;
 800518c:	bf00      	nop
#endif // HSM_FEATURE_INIT
}
 800518e:	3748      	adds	r7, #72	@ 0x48
 8005190:	46bd      	mov	sp, r7
 8005192:	bd80      	pop	{r7, pc}

08005194 <timer_get_index>:
/**
 * @brief  Find the index of a timer in the pool based on hsmTimerId.
 * @param  timer_id: pointer to the timer to search for.
 * @retval Returns the index if found, otherwise returns -1.
 */
static int8_t timer_get_index(hsmTimerId timer_id) {
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]
    int8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 800519c:	2300      	movs	r3, #0
 800519e:	73fb      	strb	r3, [r7, #15]
 80051a0:	e018      	b.n	80051d4 <timer_get_index+0x40>
        if (timerAllocated[i] && (timer_id == &timerPool[i])) {
 80051a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051a6:	4a11      	ldr	r2, [pc, #68]	@ (80051ec <timer_get_index+0x58>)
 80051a8:	5cd3      	ldrb	r3, [r2, r3]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d00c      	beq.n	80051c8 <timer_get_index+0x34>
 80051ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051b2:	2254      	movs	r2, #84	@ 0x54
 80051b4:	fb02 f303 	mul.w	r3, r2, r3
 80051b8:	4a0d      	ldr	r2, [pc, #52]	@ (80051f0 <timer_get_index+0x5c>)
 80051ba:	4413      	add	r3, r2
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	429a      	cmp	r2, r3
 80051c0:	d102      	bne.n	80051c8 <timer_get_index+0x34>
            return i;
 80051c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051c6:	e00b      	b.n	80051e0 <timer_get_index+0x4c>
    for (i = 0; i < TIMER_MAX; i++) {
 80051c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051cc:	b2db      	uxtb	r3, r3
 80051ce:	3301      	adds	r3, #1
 80051d0:	b2db      	uxtb	r3, r3
 80051d2:	73fb      	strb	r3, [r7, #15]
 80051d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80051d8:	2b0f      	cmp	r3, #15
 80051da:	dde2      	ble.n	80051a2 <timer_get_index+0xe>
        }
    }
    return -1;
 80051dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3714      	adds	r7, #20
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bc80      	pop	{r7}
 80051e8:	4770      	bx	lr
 80051ea:	bf00      	nop
 80051ec:	20000c2c 	.word	0x20000c2c
 80051f0:	200006ec 	.word	0x200006ec

080051f4 <hsmTimerCreate>:
 * @param  timer_def: pointer to the timer definition structure (contains the callback).
 * @param  type: timer type (one-shot or periodic).
 * @param  argument: parameter to pass to the callback.
 * @retval Returns a pointer to the created timer, or NULL if no slot is available.
 */
hsmTimerId hsmTimerCreate(const hsmTimerDef_t *timer_def, hsmTimerType type, void *argument) {
 80051f4:	b580      	push	{r7, lr}
 80051f6:	b086      	sub	sp, #24
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	60f8      	str	r0, [r7, #12]
 80051fc:	460b      	mov	r3, r1
 80051fe:	607a      	str	r2, [r7, #4]
 8005200:	72fb      	strb	r3, [r7, #11]
    uint8_t i;
    for (i = 0; i < TIMER_MAX; i++) {
 8005202:	2300      	movs	r3, #0
 8005204:	75fb      	strb	r3, [r7, #23]
 8005206:	e058      	b.n	80052ba <hsmTimerCreate+0xc6>
        if (timerAllocated[i] == 0) {
 8005208:	7dfb      	ldrb	r3, [r7, #23]
 800520a:	4a30      	ldr	r2, [pc, #192]	@ (80052cc <hsmTimerCreate+0xd8>)
 800520c:	5cd3      	ldrb	r3, [r2, r3]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d150      	bne.n	80052b4 <hsmTimerCreate+0xc0>
            /* Mark this slot as allocated */
            timerAllocated[i] = 1;
 8005212:	7dfb      	ldrb	r3, [r7, #23]
 8005214:	4a2d      	ldr	r2, [pc, #180]	@ (80052cc <hsmTimerCreate+0xd8>)
 8005216:	2101      	movs	r1, #1
 8005218:	54d1      	strb	r1, [r2, r3]
            /* Assign the callback and argument */
            timerPool[i].callback = timer_def->callback;
 800521a:	7dfb      	ldrb	r3, [r7, #23]
 800521c:	68fa      	ldr	r2, [r7, #12]
 800521e:	6852      	ldr	r2, [r2, #4]
 8005220:	492b      	ldr	r1, [pc, #172]	@ (80052d0 <hsmTimerCreate+0xdc>)
 8005222:	2054      	movs	r0, #84	@ 0x54
 8005224:	fb00 f303 	mul.w	r3, r0, r3
 8005228:	440b      	add	r3, r1
 800522a:	3348      	adds	r3, #72	@ 0x48
 800522c:	601a      	str	r2, [r3, #0]
            timerPool[i].argument = argument;
 800522e:	7dfb      	ldrb	r3, [r7, #23]
 8005230:	4a27      	ldr	r2, [pc, #156]	@ (80052d0 <hsmTimerCreate+0xdc>)
 8005232:	2154      	movs	r1, #84	@ 0x54
 8005234:	fb01 f303 	mul.w	r3, r1, r3
 8005238:	4413      	add	r3, r2
 800523a:	334c      	adds	r3, #76	@ 0x4c
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	601a      	str	r2, [r3, #0]
            timerPool[i].type = type;
 8005240:	7dfb      	ldrb	r3, [r7, #23]
 8005242:	4a23      	ldr	r2, [pc, #140]	@ (80052d0 <hsmTimerCreate+0xdc>)
 8005244:	2154      	movs	r1, #84	@ 0x54
 8005246:	fb01 f303 	mul.w	r3, r1, r3
 800524a:	4413      	add	r3, r2
 800524c:	3350      	adds	r3, #80	@ 0x50
 800524e:	7afa      	ldrb	r2, [r7, #11]
 8005250:	701a      	strb	r2, [r3, #0]
            /* Assign the timer handle (using Timer2) */
            timerPool[i].htim = hsm_htim;
 8005252:	7dfb      	ldrb	r3, [r7, #23]
 8005254:	4a1e      	ldr	r2, [pc, #120]	@ (80052d0 <hsmTimerCreate+0xdc>)
 8005256:	2154      	movs	r1, #84	@ 0x54
 8005258:	fb01 f303 	mul.w	r3, r1, r3
 800525c:	4413      	add	r3, r2
 800525e:	4a1d      	ldr	r2, [pc, #116]	@ (80052d4 <hsmTimerCreate+0xe0>)
 8005260:	4618      	mov	r0, r3
 8005262:	4611      	mov	r1, r2
 8005264:	2348      	movs	r3, #72	@ 0x48
 8005266:	461a      	mov	r2, r3
 8005268:	f005 fd62 	bl	800ad30 <memcpy>
            /* Initialize runtime data */
            timerRuntime[i].active = 0;
 800526c:	7dfa      	ldrb	r2, [r7, #23]
 800526e:	491a      	ldr	r1, [pc, #104]	@ (80052d8 <hsmTimerCreate+0xe4>)
 8005270:	4613      	mov	r3, r2
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	4413      	add	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	440b      	add	r3, r1
 800527a:	2200      	movs	r2, #0
 800527c:	701a      	strb	r2, [r3, #0]
            timerRuntime[i].reload = 0;
 800527e:	7dfa      	ldrb	r2, [r7, #23]
 8005280:	4915      	ldr	r1, [pc, #84]	@ (80052d8 <hsmTimerCreate+0xe4>)
 8005282:	4613      	mov	r3, r2
 8005284:	005b      	lsls	r3, r3, #1
 8005286:	4413      	add	r3, r2
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	440b      	add	r3, r1
 800528c:	3304      	adds	r3, #4
 800528e:	2200      	movs	r2, #0
 8005290:	601a      	str	r2, [r3, #0]
            timerRuntime[i].counter = 0;
 8005292:	7dfa      	ldrb	r2, [r7, #23]
 8005294:	4910      	ldr	r1, [pc, #64]	@ (80052d8 <hsmTimerCreate+0xe4>)
 8005296:	4613      	mov	r3, r2
 8005298:	005b      	lsls	r3, r3, #1
 800529a:	4413      	add	r3, r2
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	440b      	add	r3, r1
 80052a0:	3308      	adds	r3, #8
 80052a2:	2200      	movs	r2, #0
 80052a4:	601a      	str	r2, [r3, #0]
            return &timerPool[i];
 80052a6:	7dfb      	ldrb	r3, [r7, #23]
 80052a8:	2254      	movs	r2, #84	@ 0x54
 80052aa:	fb02 f303 	mul.w	r3, r2, r3
 80052ae:	4a08      	ldr	r2, [pc, #32]	@ (80052d0 <hsmTimerCreate+0xdc>)
 80052b0:	4413      	add	r3, r2
 80052b2:	e006      	b.n	80052c2 <hsmTimerCreate+0xce>
    for (i = 0; i < TIMER_MAX; i++) {
 80052b4:	7dfb      	ldrb	r3, [r7, #23]
 80052b6:	3301      	adds	r3, #1
 80052b8:	75fb      	strb	r3, [r7, #23]
 80052ba:	7dfb      	ldrb	r3, [r7, #23]
 80052bc:	2b0f      	cmp	r3, #15
 80052be:	d9a3      	bls.n	8005208 <hsmTimerCreate+0x14>
        }
    }
    return NULL;
 80052c0:	2300      	movs	r3, #0
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	3718      	adds	r7, #24
 80052c6:	46bd      	mov	sp, r7
 80052c8:	bd80      	pop	{r7, pc}
 80052ca:	bf00      	nop
 80052cc:	20000c2c 	.word	0x20000c2c
 80052d0:	200006ec 	.word	0x200006ec
 80052d4:	200004c8 	.word	0x200004c8
 80052d8:	20000c3c 	.word	0x20000c3c

080052dc <hsmTimerStart>:
 * @brief  Start a software timer.
 * @param  timer_id: pointer to the timer to start.
 * @param  millisec: duration of the timer in milliseconds.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStart(hsmTimerId timer_id, uint32_t millisec) {
 80052dc:	b580      	push	{r7, lr}
 80052de:	b084      	sub	sp, #16
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
    int8_t idx = timer_get_index(timer_id);
 80052e6:	6878      	ldr	r0, [r7, #4]
 80052e8:	f7ff ff54 	bl	8005194 <timer_get_index>
 80052ec:	4603      	mov	r3, r0
 80052ee:	73fb      	strb	r3, [r7, #15]
    if (idx < 0 || millisec == 0) {
 80052f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	db02      	blt.n	80052fe <hsmTimerStart+0x22>
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d101      	bne.n	8005302 <hsmTimerStart+0x26>
        return hsmErrorParameter;
 80052fe:	2301      	movs	r3, #1
 8005300:	e020      	b.n	8005344 <hsmTimerStart+0x68>
    }

    /* Set the timer duration */
    timerRuntime[idx].reload = millisec;
 8005302:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005306:	4911      	ldr	r1, [pc, #68]	@ (800534c <hsmTimerStart+0x70>)
 8005308:	4613      	mov	r3, r2
 800530a:	005b      	lsls	r3, r3, #1
 800530c:	4413      	add	r3, r2
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	440b      	add	r3, r1
 8005312:	3304      	adds	r3, #4
 8005314:	683a      	ldr	r2, [r7, #0]
 8005316:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].counter = millisec;
 8005318:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800531c:	490b      	ldr	r1, [pc, #44]	@ (800534c <hsmTimerStart+0x70>)
 800531e:	4613      	mov	r3, r2
 8005320:	005b      	lsls	r3, r3, #1
 8005322:	4413      	add	r3, r2
 8005324:	009b      	lsls	r3, r3, #2
 8005326:	440b      	add	r3, r1
 8005328:	3308      	adds	r3, #8
 800532a:	683a      	ldr	r2, [r7, #0]
 800532c:	601a      	str	r2, [r3, #0]
    timerRuntime[idx].active = 1;
 800532e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005332:	4906      	ldr	r1, [pc, #24]	@ (800534c <hsmTimerStart+0x70>)
 8005334:	4613      	mov	r3, r2
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	4413      	add	r3, r2
 800533a:	009b      	lsls	r3, r3, #2
 800533c:	440b      	add	r3, r1
 800533e:	2201      	movs	r2, #1
 8005340:	701a      	strb	r2, [r3, #0]

    return hsmOK;
 8005342:	2300      	movs	r3, #0
}
 8005344:	4618      	mov	r0, r3
 8005346:	3710      	adds	r7, #16
 8005348:	46bd      	mov	sp, r7
 800534a:	bd80      	pop	{r7, pc}
 800534c:	20000c3c 	.word	0x20000c3c

08005350 <hsmTimerStop>:
/**
 * @brief  Stop a software timer.
 * @param  timer_id: pointer to the timer to stop.
 * @retval Returns hsmOK if successful, otherwise returns an error.
 */
hsmStatus hsmTimerStop(hsmTimerId timer_id) {
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
    int8_t idx = timer_get_index(timer_id);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff ff1b 	bl	8005194 <timer_get_index>
 800535e:	4603      	mov	r3, r0
 8005360:	73fb      	strb	r3, [r7, #15]
    if (idx < 0) {
 8005362:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005366:	2b00      	cmp	r3, #0
 8005368:	da01      	bge.n	800536e <hsmTimerStop+0x1e>
        return hsmErrorParameter;
 800536a:	2301      	movs	r3, #1
 800536c:	e00a      	b.n	8005384 <hsmTimerStop+0x34>
    }

    timerRuntime[idx].active = 0;
 800536e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8005372:	4906      	ldr	r1, [pc, #24]	@ (800538c <hsmTimerStop+0x3c>)
 8005374:	4613      	mov	r3, r2
 8005376:	005b      	lsls	r3, r3, #1
 8005378:	4413      	add	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	2200      	movs	r2, #0
 8005380:	701a      	strb	r2, [r3, #0]
    return hsmOK;
 8005382:	2300      	movs	r3, #0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3710      	adds	r7, #16
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	20000c3c 	.word	0x20000c3c

08005390 <HSM_TIM_IRQHandler>:

/**
 * @brief  Timer2 interrupt handler (called every 1ms).
 *         This function should be called from Timer2's ISR.
 */
void HSM_TIM_IRQHandler(void) {
 8005390:	b580      	push	{r7, lr}
 8005392:	b082      	sub	sp, #8
 8005394:	af00      	add	r7, sp, #0
    uint8_t i;

    /* Process tick for each software timer */
    for (i = 0; i < TIMER_MAX; i++) {
 8005396:	2300      	movs	r3, #0
 8005398:	71fb      	strb	r3, [r7, #7]
 800539a:	e07b      	b.n	8005494 <HSM_TIM_IRQHandler+0x104>
        if (timerAllocated[i] && timerRuntime[i].active) {
 800539c:	79fb      	ldrb	r3, [r7, #7]
 800539e:	4a42      	ldr	r2, [pc, #264]	@ (80054a8 <HSM_TIM_IRQHandler+0x118>)
 80053a0:	5cd3      	ldrb	r3, [r2, r3]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d073      	beq.n	800548e <HSM_TIM_IRQHandler+0xfe>
 80053a6:	79fa      	ldrb	r2, [r7, #7]
 80053a8:	4940      	ldr	r1, [pc, #256]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 80053aa:	4613      	mov	r3, r2
 80053ac:	005b      	lsls	r3, r3, #1
 80053ae:	4413      	add	r3, r2
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	440b      	add	r3, r1
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d069      	beq.n	800548e <HSM_TIM_IRQHandler+0xfe>
            if (timerRuntime[i].counter > 0) {
 80053ba:	79fa      	ldrb	r2, [r7, #7]
 80053bc:	493b      	ldr	r1, [pc, #236]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 80053be:	4613      	mov	r3, r2
 80053c0:	005b      	lsls	r3, r3, #1
 80053c2:	4413      	add	r3, r2
 80053c4:	009b      	lsls	r3, r3, #2
 80053c6:	440b      	add	r3, r1
 80053c8:	3308      	adds	r3, #8
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d011      	beq.n	80053f4 <HSM_TIM_IRQHandler+0x64>
                timerRuntime[i].counter--;
 80053d0:	79fa      	ldrb	r2, [r7, #7]
 80053d2:	4936      	ldr	r1, [pc, #216]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 80053d4:	4613      	mov	r3, r2
 80053d6:	005b      	lsls	r3, r3, #1
 80053d8:	4413      	add	r3, r2
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	3308      	adds	r3, #8
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	1e59      	subs	r1, r3, #1
 80053e4:	4831      	ldr	r0, [pc, #196]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 80053e6:	4613      	mov	r3, r2
 80053e8:	005b      	lsls	r3, r3, #1
 80053ea:	4413      	add	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4403      	add	r3, r0
 80053f0:	3308      	adds	r3, #8
 80053f2:	6019      	str	r1, [r3, #0]
            }
            /* When the counter reaches zero, invoke the callback */
            if (timerRuntime[i].counter == 0) {
 80053f4:	79fa      	ldrb	r2, [r7, #7]
 80053f6:	492d      	ldr	r1, [pc, #180]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 80053f8:	4613      	mov	r3, r2
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	4413      	add	r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	440b      	add	r3, r1
 8005402:	3308      	adds	r3, #8
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d141      	bne.n	800548e <HSM_TIM_IRQHandler+0xfe>
                if (timerPool[i].callback != NULL) {
 800540a:	79fb      	ldrb	r3, [r7, #7]
 800540c:	4a28      	ldr	r2, [pc, #160]	@ (80054b0 <HSM_TIM_IRQHandler+0x120>)
 800540e:	2154      	movs	r1, #84	@ 0x54
 8005410:	fb01 f303 	mul.w	r3, r1, r3
 8005414:	4413      	add	r3, r2
 8005416:	3348      	adds	r3, #72	@ 0x48
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	2b00      	cmp	r3, #0
 800541c:	d011      	beq.n	8005442 <HSM_TIM_IRQHandler+0xb2>
                    timerPool[i].callback(timerPool[i].argument);
 800541e:	79fb      	ldrb	r3, [r7, #7]
 8005420:	4a23      	ldr	r2, [pc, #140]	@ (80054b0 <HSM_TIM_IRQHandler+0x120>)
 8005422:	2154      	movs	r1, #84	@ 0x54
 8005424:	fb01 f303 	mul.w	r3, r1, r3
 8005428:	4413      	add	r3, r2
 800542a:	3348      	adds	r3, #72	@ 0x48
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	79fa      	ldrb	r2, [r7, #7]
 8005430:	491f      	ldr	r1, [pc, #124]	@ (80054b0 <HSM_TIM_IRQHandler+0x120>)
 8005432:	2054      	movs	r0, #84	@ 0x54
 8005434:	fb00 f202 	mul.w	r2, r0, r2
 8005438:	440a      	add	r2, r1
 800543a:	324c      	adds	r2, #76	@ 0x4c
 800543c:	6812      	ldr	r2, [r2, #0]
 800543e:	4610      	mov	r0, r2
 8005440:	4798      	blx	r3
                }
                /* For one-shot timers, stop the timer.
                   For periodic timers, reload the counter. */
                if (timerPool[i].type == hsmTimerOnce) {
 8005442:	79fb      	ldrb	r3, [r7, #7]
 8005444:	4a1a      	ldr	r2, [pc, #104]	@ (80054b0 <HSM_TIM_IRQHandler+0x120>)
 8005446:	2154      	movs	r1, #84	@ 0x54
 8005448:	fb01 f303 	mul.w	r3, r1, r3
 800544c:	4413      	add	r3, r2
 800544e:	3350      	adds	r3, #80	@ 0x50
 8005450:	781b      	ldrb	r3, [r3, #0]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d109      	bne.n	800546a <HSM_TIM_IRQHandler+0xda>
                    timerRuntime[i].active = 0;
 8005456:	79fa      	ldrb	r2, [r7, #7]
 8005458:	4914      	ldr	r1, [pc, #80]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 800545a:	4613      	mov	r3, r2
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	440b      	add	r3, r1
 8005464:	2200      	movs	r2, #0
 8005466:	701a      	strb	r2, [r3, #0]
 8005468:	e011      	b.n	800548e <HSM_TIM_IRQHandler+0xfe>
                } else {
                    timerRuntime[i].counter = timerRuntime[i].reload;
 800546a:	79f9      	ldrb	r1, [r7, #7]
 800546c:	79fa      	ldrb	r2, [r7, #7]
 800546e:	480f      	ldr	r0, [pc, #60]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 8005470:	460b      	mov	r3, r1
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	440b      	add	r3, r1
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4403      	add	r3, r0
 800547a:	3304      	adds	r3, #4
 800547c:	6819      	ldr	r1, [r3, #0]
 800547e:	480b      	ldr	r0, [pc, #44]	@ (80054ac <HSM_TIM_IRQHandler+0x11c>)
 8005480:	4613      	mov	r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4413      	add	r3, r2
 8005486:	009b      	lsls	r3, r3, #2
 8005488:	4403      	add	r3, r0
 800548a:	3308      	adds	r3, #8
 800548c:	6019      	str	r1, [r3, #0]
    for (i = 0; i < TIMER_MAX; i++) {
 800548e:	79fb      	ldrb	r3, [r7, #7]
 8005490:	3301      	adds	r3, #1
 8005492:	71fb      	strb	r3, [r7, #7]
 8005494:	79fb      	ldrb	r3, [r7, #7]
 8005496:	2b0f      	cmp	r3, #15
 8005498:	d980      	bls.n	800539c <HSM_TIM_IRQHandler+0xc>
            }
        }
    }

    /* Clear the interrupt flag and call the HAL handler if needed (depending on HAL) */
    HAL_TIM_IRQHandler(&hsm_htim);
 800549a:	4806      	ldr	r0, [pc, #24]	@ (80054b4 <HSM_TIM_IRQHandler+0x124>)
 800549c:	f7fd fe64 	bl	8003168 <HAL_TIM_IRQHandler>
}
 80054a0:	bf00      	nop
 80054a2:	3708      	adds	r7, #8
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}
 80054a8:	20000c2c 	.word	0x20000c2c
 80054ac:	20000c3c 	.word	0x20000c3c
 80054b0:	200006ec 	.word	0x200006ec
 80054b4:	200004c8 	.word	0x200004c8

080054b8 <hsmTimerInit>:

/**
 * @brief  Initialize Timer2 to generate an interrupt every 1ms.
 *         Call this function in main() before using the software timers.
 */
void hsmTimerInit(void) {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
    /* Start Timer2 in interrupt mode with a 1ms period.
       It is assumed that Timer2 is properly configured in tim.c.
       If not, you need to configure Timer2 in Base mode.
     */
    HAL_TIM_Base_Start_IT(&hsm_htim);
 80054bc:	4802      	ldr	r0, [pc, #8]	@ (80054c8 <hsmTimerInit+0x10>)
 80054be:	f7fd fe01 	bl	80030c4 <HAL_TIM_Base_Start_IT>
}
 80054c2:	bf00      	nop
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	200004c8 	.word	0x200004c8

080054cc <RingAdd>:


/* Ring Buffer functions */
// This function must be called only after disabling USART RX interrupt or inside of the RX interrupt
void RingAdd(modbusRingBuffer_t *xRingBuffer, uint8_t u8Val)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	460b      	mov	r3, r1
 80054d6:	70fb      	strb	r3, [r7, #3]

	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054de:	4619      	mov	r1, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	78fa      	ldrb	r2, [r7, #3]
 80054e4:	545a      	strb	r2, [r3, r1]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80054ec:	3301      	adds	r3, #1
 80054ee:	425a      	negs	r2, r3
 80054f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80054f4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80054f8:	bf58      	it	pl
 80054fa:	4253      	negpl	r3, r2
 80054fc:	b2da      	uxtb	r2, r3
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	if (xRingBuffer->u8available == MAX_BUFFER)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800550a:	2b80      	cmp	r3, #128	@ 0x80
 800550c:	d113      	bne.n	8005536 <RingAdd+0x6a>
	{
		xRingBuffer->overflow = true;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2201      	movs	r2, #1
 8005512:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800551c:	3301      	adds	r3, #1
 800551e:	425a      	negs	r2, r3
 8005520:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005524:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005528:	bf58      	it	pl
 800552a:	4253      	negpl	r3, r2
 800552c:	b2da      	uxtb	r2, r3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	{
		xRingBuffer->overflow = false;
		xRingBuffer->u8available++;
	}

}
 8005534:	e00b      	b.n	800554e <RingAdd+0x82>
		xRingBuffer->overflow = false;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2200      	movs	r2, #0
 800553a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
		xRingBuffer->u8available++;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005544:	3301      	adds	r3, #1
 8005546:	b2da      	uxtb	r2, r3
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
}
 800554e:	bf00      	nop
 8005550:	370c      	adds	r7, #12
 8005552:	46bd      	mov	sp, r7
 8005554:	bc80      	pop	{r7}
 8005556:	4770      	bx	lr

08005558 <RingGetAllBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetAllBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b082      	sub	sp, #8
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005568:	461a      	mov	r2, r3
 800556a:	6839      	ldr	r1, [r7, #0]
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 f805 	bl	800557c <RingGetNBytes>
 8005572:	4603      	mov	r3, r0
}
 8005574:	4618      	mov	r0, r3
 8005576:	3708      	adds	r7, #8
 8005578:	46bd      	mov	sp, r7
 800557a:	bd80      	pop	{r7, pc}

0800557c <RingGetNBytes>:

// This function must be called only after disabling USART RX interrupt
uint8_t RingGetNBytes(modbusRingBuffer_t *xRingBuffer, uint8_t *buffer, uint8_t uNumber)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b086      	sub	sp, #24
 8005580:	af00      	add	r7, sp, #0
 8005582:	60f8      	str	r0, [r7, #12]
 8005584:	60b9      	str	r1, [r7, #8]
 8005586:	4613      	mov	r3, r2
 8005588:	71fb      	strb	r3, [r7, #7]
	uint8_t uCounter;
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8005590:	2b00      	cmp	r3, #0
 8005592:	d002      	beq.n	800559a <RingGetNBytes+0x1e>
 8005594:	79fb      	ldrb	r3, [r7, #7]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <RingGetNBytes+0x22>
 800559a:	2300      	movs	r3, #0
 800559c:	e03e      	b.n	800561c <RingGetNBytes+0xa0>
	if(uNumber > MAX_BUFFER) return 0;
 800559e:	79fb      	ldrb	r3, [r7, #7]
 80055a0:	2b80      	cmp	r3, #128	@ 0x80
 80055a2:	d901      	bls.n	80055a8 <RingGetNBytes+0x2c>
 80055a4:	2300      	movs	r3, #0
 80055a6:	e039      	b.n	800561c <RingGetNBytes+0xa0>

	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80055a8:	2300      	movs	r3, #0
 80055aa:	75fb      	strb	r3, [r7, #23]
 80055ac:	e01b      	b.n	80055e6 <RingGetNBytes+0x6a>
	{
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80055b4:	4619      	mov	r1, r3
 80055b6:	7dfb      	ldrb	r3, [r7, #23]
 80055b8:	68ba      	ldr	r2, [r7, #8]
 80055ba:	4413      	add	r3, r2
 80055bc:	68fa      	ldr	r2, [r7, #12]
 80055be:	5c52      	ldrb	r2, [r2, r1]
 80055c0:	701a      	strb	r2, [r3, #0]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 80055c8:	3301      	adds	r3, #1
 80055ca:	425a      	negs	r2, r3
 80055cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055d0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80055d4:	bf58      	it	pl
 80055d6:	4253      	negpl	r3, r2
 80055d8:	b2da      	uxtb	r2, r3
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 80055e0:	7dfb      	ldrb	r3, [r7, #23]
 80055e2:	3301      	adds	r3, #1
 80055e4:	75fb      	strb	r3, [r7, #23]
 80055e6:	7dfa      	ldrb	r2, [r7, #23]
 80055e8:	79fb      	ldrb	r3, [r7, #7]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d205      	bcs.n	80055fa <RingGetNBytes+0x7e>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 80055f4:	7dfa      	ldrb	r2, [r7, #23]
 80055f6:	429a      	cmp	r2, r3
 80055f8:	d3d9      	bcc.n	80055ae <RingGetNBytes+0x32>
	}
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	f893 2082 	ldrb.w	r2, [r3, #130]	@ 0x82
 8005600:	7dfb      	ldrb	r3, [r7, #23]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	b2da      	uxtb	r2, r3
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	xRingBuffer->overflow = false;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2200      	movs	r2, #0
 8005610:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	RingClear(xRingBuffer);
 8005614:	68f8      	ldr	r0, [r7, #12]
 8005616:	f000 f805 	bl	8005624 <RingClear>

	return uCounter;
 800561a:	7dfb      	ldrb	r3, [r7, #23]
}
 800561c:	4618      	mov	r0, r3
 800561e:	3718      	adds	r7, #24
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <RingClear>:
{
return xRingBuffer->u8available;
}

void RingClear(modbusRingBuffer_t *xRingBuffer)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
xRingBuffer->u8start = 0;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
xRingBuffer->u8end = 0;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2200      	movs	r2, #0
 8005638:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
xRingBuffer->u8available = 0;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
xRingBuffer->overflow = false;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	bc80      	pop	{r7}
 8005654:	4770      	bx	lr
	...

08005658 <ModbusInit>:
 * of the modbus handler
 *
 * @param modH   modbus handler
 */
void ModbusInit(modbusHandler_t * modH)
{
 8005658:	b580      	push	{r7, lr}
 800565a:	b084      	sub	sp, #16
 800565c:	af02      	add	r7, sp, #8
 800565e:	6078      	str	r0, [r7, #4]

  if (numberHandlers < MAX_M_HANDLERS)
 8005660:	4b45      	ldr	r3, [pc, #276]	@ (8005778 <ModbusInit+0x120>)
 8005662:	781b      	ldrb	r3, [r3, #0]
 8005664:	2b01      	cmp	r3, #1
 8005666:	f200 8083 	bhi.w	8005770 <ModbusInit+0x118>
  {

	  //Initialize the ring buffer

	  RingClear(&modH->xBufferRX);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	33c0      	adds	r3, #192	@ 0xc0
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff ffd8 	bl	8005624 <RingClear>

	  if(modH->uModbusType == MB_SLAVE)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	781b      	ldrb	r3, [r3, #0]
 8005678:	2b03      	cmp	r3, #3
 800567a:	d109      	bne.n	8005690 <ModbusInit+0x38>
		  }
		  else{
			  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 800567c:	4a3f      	ldr	r2, [pc, #252]	@ (800577c <ModbusInit+0x124>)
 800567e:	6879      	ldr	r1, [r7, #4]
 8005680:	483f      	ldr	r0, [pc, #252]	@ (8005780 <ModbusInit+0x128>)
 8005682:	f001 fd93 	bl	80071ac <osThreadNew>
 8005686:	4602      	mov	r2, r0
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 800568e:	e035      	b.n	80056fc <ModbusInit+0xa4>
#endif


	  }
	  else if (modH->uModbusType == MB_MASTER)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	2b04      	cmp	r3, #4
 8005696:	d130      	bne.n	80056fa <ModbusInit+0xa2>
		  else
		  {
		     modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
		  }
#else
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8005698:	4a3a      	ldr	r2, [pc, #232]	@ (8005784 <ModbusInit+0x12c>)
 800569a:	6879      	ldr	r1, [r7, #4]
 800569c:	483a      	ldr	r0, [pc, #232]	@ (8005788 <ModbusInit+0x130>)
 800569e:	f001 fd85 	bl	80071ac <osThreadNew>
 80056a2:	4602      	mov	r2, r0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
#endif



		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f8b3 30a2 	ldrh.w	r3, [r3, #162]	@ 0xa2
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 80056b0:	4619      	mov	r1, r3
						pdFALSE,         // The timers will auto-reload themselves when they expire.
						( void * )modH->xTimerTimeout,     // Assign each timer a unique id equal to its array index.
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 80056b8:	4a34      	ldr	r2, [pc, #208]	@ (800578c <ModbusInit+0x134>)
 80056ba:	9200      	str	r2, [sp, #0]
 80056bc:	2200      	movs	r2, #0
 80056be:	4834      	ldr	r0, [pc, #208]	@ (8005790 <ModbusInit+0x138>)
 80056c0:	f004 fb60 	bl	8009d84 <xTimerCreate>
 80056c4:	4602      	mov	r2, r0
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
						(TimerCallbackFunction_t) vTimerCallbackTimeout  // Each timer calls the same callback when it expires.
                  	  	);

		  if(modH->xTimerTimeout == NULL)
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d101      	bne.n	80056da <ModbusInit+0x82>
		  {
			  while(1); //error creating timer, check heap and stack size
 80056d6:	bf00      	nop
 80056d8:	e7fd      	b.n	80056d6 <ModbusInit+0x7e>
		  }


		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 80056da:	4a2e      	ldr	r2, [pc, #184]	@ (8005794 <ModbusInit+0x13c>)
 80056dc:	2110      	movs	r1, #16
 80056de:	2002      	movs	r0, #2
 80056e0:	f001 ff3c 	bl	800755c <osMessageQueueNew>
 80056e4:	4602      	mov	r2, r0
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

		  if(modH->QueueTelegramHandle == NULL)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d102      	bne.n	80056fc <ModbusInit+0xa4>
		  {
			  while(1); //error creating queue for telegrams, check heap and stack size
 80056f6:	bf00      	nop
 80056f8:	e7fd      	b.n	80056f6 <ModbusInit+0x9e>
		  }

	  }
	  else
	  {
		  while(1); //Error Modbus type not supported choose a valid Type
 80056fa:	e7fe      	b.n	80056fa <ModbusInit+0xa2>
	  }

	  if  (modH->myTaskModbusAHandle == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8005702:	2b00      	cmp	r3, #0
 8005704:	d101      	bne.n	800570a <ModbusInit+0xb2>
	  {
		  while(1); //Error creating Modbus task, check heap and stack size
 8005706:	bf00      	nop
 8005708:	e7fd      	b.n	8005706 <ModbusInit+0xae>


	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
		  	  	  	  	  	  	  	T35 ,     // The timer period in ticks.
                                    pdFALSE,         // The timers will auto-reload themselves when they expire.
									( void * )modH->xTimerT35,     // Assign each timer a unique id equal to its array index.
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8005710:	4a21      	ldr	r2, [pc, #132]	@ (8005798 <ModbusInit+0x140>)
 8005712:	9200      	str	r2, [sp, #0]
 8005714:	2200      	movs	r2, #0
 8005716:	2105      	movs	r1, #5
 8005718:	4820      	ldr	r0, [pc, #128]	@ (800579c <ModbusInit+0x144>)
 800571a:	f004 fb33 	bl	8009d84 <xTimerCreate>
 800571e:	4602      	mov	r2, r0
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
                                    (TimerCallbackFunction_t) vTimerCallbackT35     // Each timer calls the same callback when it expires.
                                    );
	  if (modH->xTimerT35 == NULL)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <ModbusInit+0xdc>
	  {
		  while(1); //Error creating the timer, check heap and stack size
 8005730:	bf00      	nop
 8005732:	e7fd      	b.n	8005730 <ModbusInit+0xd8>
	  }


	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8005734:	4a1a      	ldr	r2, [pc, #104]	@ (80057a0 <ModbusInit+0x148>)
 8005736:	2101      	movs	r1, #1
 8005738:	2001      	movs	r0, #1
 800573a:	f001 fdef 	bl	800731c <osSemaphoreNew>
 800573e:	4602      	mov	r2, r0
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc

	  if(modH->ModBusSphrHandle == NULL)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <ModbusInit+0xfc>
	  {
		  while(1); //Error creating the semaphore, check heap and stack size
 8005750:	bf00      	nop
 8005752:	e7fd      	b.n	8005750 <ModbusInit+0xf8>
	  }

	  mHandlers[numberHandlers] = modH;
 8005754:	4b08      	ldr	r3, [pc, #32]	@ (8005778 <ModbusInit+0x120>)
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	4619      	mov	r1, r3
 800575a:	4a12      	ldr	r2, [pc, #72]	@ (80057a4 <ModbusInit+0x14c>)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  numberHandlers++;
 8005762:	4b05      	ldr	r3, [pc, #20]	@ (8005778 <ModbusInit+0x120>)
 8005764:	781b      	ldrb	r3, [r3, #0]
 8005766:	3301      	adds	r3, #1
 8005768:	b2da      	uxtb	r2, r3
 800576a:	4b03      	ldr	r3, [pc, #12]	@ (8005778 <ModbusInit+0x120>)
 800576c:	701a      	strb	r2, [r3, #0]
  else
  {
	  while(1); //error no more Modbus handlers supported
  }

}
 800576e:	e000      	b.n	8005772 <ModbusInit+0x11a>
	  while(1); //error no more Modbus handlers supported
 8005770:	e7fe      	b.n	8005770 <ModbusInit+0x118>
}
 8005772:	3708      	adds	r7, #8
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}
 8005778:	20000d04 	.word	0x20000d04
 800577c:	0800b02c 	.word	0x0800b02c
 8005780:	080059cd 	.word	0x080059cd
 8005784:	0800b050 	.word	0x0800b050
 8005788:	08005ec5 	.word	0x08005ec5
 800578c:	08005971 	.word	0x08005971
 8005790:	0800af18 	.word	0x0800af18
 8005794:	0800b014 	.word	0x0800b014
 8005798:	080058ed 	.word	0x080058ed
 800579c:	0800af28 	.word	0x0800af28
 80057a0:	0800b074 	.word	0x0800b074
 80057a4:	20000cfc 	.word	0x20000cfc

080057a8 <ModbusStart>:
 * ModbusRtu's own begin() functions.)
 *
 * @ingroup setup
 */
void ModbusStart(modbusHandler_t * modH)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]

	if(modH->xTypeHW != USART_HW && modH->xTypeHW != TCP_HW && modH->xTypeHW != USB_CDC_HW  && modH->xTypeHW != USART_HW_DMA )
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057b6:	2b01      	cmp	r3, #1
 80057b8:	d010      	beq.n	80057dc <ModbusStart+0x34>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057c0:	2b03      	cmp	r3, #3
 80057c2:	d00b      	beq.n	80057dc <ModbusStart+0x34>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d006      	beq.n	80057dc <ModbusStart+0x34>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057d4:	2b04      	cmp	r3, #4
 80057d6:	d001      	beq.n	80057dc <ModbusStart+0x34>
	{

		while(1); //ERROR select the type of hardware
 80057d8:	bf00      	nop
 80057da:	e7fd      	b.n	80057d8 <ModbusStart+0x30>
		while(1); //ERROR To use USART_HW_DMA you need to enable it in the ModbusConfig.h file
	}



	if (modH->xTypeHW == USART_HW || modH->xTypeHW ==  USART_HW_DMA )
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057e2:	2b01      	cmp	r3, #1
 80057e4:	d004      	beq.n	80057f0 <ModbusStart+0x48>
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80057ec:	2b04      	cmp	r3, #4
 80057ee:	d15f      	bne.n	80058b0 <ModbusStart+0x108>
	{

	      if (modH->EN_Port != NULL )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d007      	beq.n	8005808 <ModbusStart+0x60>
          {
              // return RS485 transceiver to receive mode
          	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	68d8      	ldr	r0, [r3, #12]
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	8a1b      	ldrh	r3, [r3, #16]
 8005800:	2200      	movs	r2, #0
 8005802:	4619      	mov	r1, r3
 8005804:	f7fc ff9d 	bl	8002742 <HAL_GPIO_WritePin>
          }

          if (modH->uModbusType == MB_SLAVE &&  modH->u16regs == NULL )
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b03      	cmp	r3, #3
 800580e:	d106      	bne.n	800581e <ModbusStart+0x76>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005816:	2b00      	cmp	r3, #0
 8005818:	d101      	bne.n	800581e <ModbusStart+0x76>
          {
          	while(1); //ERROR define the DATA pointer shared through Modbus
 800581a:	bf00      	nop
 800581c:	e7fd      	b.n	800581a <ModbusStart+0x72>
          }

          //check that port is initialized
          while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 800581e:	bf00      	nop
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	4618      	mov	r0, r3
 8005826:	f7fe fdd8 	bl	80043da <HAL_UART_GetState>
 800582a:	4603      	mov	r3, r0
 800582c:	2b20      	cmp	r3, #32
 800582e:	d1f7      	bne.n	8005820 <ModbusStart+0x78>
          {

          }

#if ENABLE_USART_DMA ==1
          if( modH->xTypeHW == USART_HW_DMA )
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8005836:	2b04      	cmp	r3, #4
 8005838:	d119      	bne.n	800586e <ModbusStart+0xc6>
          {


        	  if(HAL_UARTEx_ReceiveToIdle_DMA(modH->port, modH->xBufferRX.uxBuffer, MAX_BUFFER ) != HAL_OK)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6858      	ldr	r0, [r3, #4]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	33c0      	adds	r3, #192	@ 0xc0
 8005842:	2280      	movs	r2, #128	@ 0x80
 8005844:	4619      	mov	r1, r3
 8005846:	f7fe f9aa 	bl	8003b9e <HAL_UARTEx_ReceiveToIdle_DMA>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <ModbusStart+0xac>
        	   {
        	         while(1)
 8005850:	bf00      	nop
 8005852:	e7fd      	b.n	8005850 <ModbusStart+0xa8>
        	         {
        	                    	  //error in your initialization code
        	         }
        	   }
        	  __HAL_DMA_DISABLE_IT(modH->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f022 0204 	bic.w	r2, r2, #4
 800586a:	601a      	str	r2, [r3, #0]
 800586c:	e00c      	b.n	8005888 <ModbusStart+0xe0>

          }
          else{

        	  // Receive data from serial port for Modbus using interrupt
        	  if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6858      	ldr	r0, [r3, #4]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	33a6      	adds	r3, #166	@ 0xa6
 8005876:	2201      	movs	r2, #1
 8005878:	4619      	mov	r1, r3
 800587a:	f7fe f87c 	bl	8003976 <HAL_UART_Receive_IT>
 800587e:	4603      	mov	r3, r0
 8005880:	2b00      	cmp	r3, #0
 8005882:	d001      	beq.n	8005888 <ModbusStart+0xe0>
        	  {
        	           while(1)
 8005884:	bf00      	nop
 8005886:	e7fd      	b.n	8005884 <ModbusStart+0xdc>
                 }
          }

#endif

          if(modH->u8id !=0 && modH->uModbusType == MB_MASTER )
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	7a1b      	ldrb	r3, [r3, #8]
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <ModbusStart+0xf4>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	781b      	ldrb	r3, [r3, #0]
 8005894:	2b04      	cmp	r3, #4
 8005896:	d101      	bne.n	800589c <ModbusStart+0xf4>
          {
        	  while(1)
 8005898:	bf00      	nop
 800589a:	e7fd      	b.n	8005898 <ModbusStart+0xf0>
        	     	  //error Master ID must be zero
        	  }

          }

          if(modH->u8id ==0 && modH->uModbusType == MB_SLAVE )
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	7a1b      	ldrb	r3, [r3, #8]
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d105      	bne.n	80058b0 <ModbusStart+0x108>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	2b03      	cmp	r3, #3
 80058aa:	d101      	bne.n	80058b0 <ModbusStart+0x108>
          {
             	  while(1)
 80058ac:	bf00      	nop
 80058ae:	e7fd      	b.n	80058ac <ModbusStart+0x104>


#endif


    modH->u8lastRec = modH->u8BufferSize = 0;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	f893 2093 	ldrb.w	r2, [r3, #147]	@ 0x93
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f8b3 20a0 	ldrh.w	r2, [r3, #160]	@ 0xa0
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	f8b3 209e 	ldrh.w	r2, [r3, #158]	@ 0x9e
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c

}
 80058e4:	bf00      	nop
 80058e6:	3708      	adds	r7, #8
 80058e8:	46bd      	mov	sp, r7
 80058ea:	bd80      	pop	{r7, pc}

080058ec <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af02      	add	r7, sp, #8
 80058f2:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80058f4:	2300      	movs	r3, #0
 80058f6:	60fb      	str	r3, [r7, #12]
 80058f8:	e02a      	b.n	8005950 <vTimerCallbackT35+0x64>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 80058fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005968 <vTimerCallbackT35+0x7c>)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005902:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8005906:	687a      	ldr	r2, [r7, #4]
 8005908:	429a      	cmp	r2, r3
 800590a:	d11e      	bne.n	800594a <vTimerCallbackT35+0x5e>
			if(mHandlers[i]->uModbusType == MB_MASTER)
 800590c:	4a16      	ldr	r2, [pc, #88]	@ (8005968 <vTimerCallbackT35+0x7c>)
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005914:	781b      	ldrb	r3, [r3, #0]
 8005916:	2b04      	cmp	r3, #4
 8005918:	d10c      	bne.n	8005934 <vTimerCallbackT35+0x48>
			{
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 800591a:	4a13      	ldr	r2, [pc, #76]	@ (8005968 <vTimerCallbackT35+0x7c>)
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005922:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005926:	2300      	movs	r3, #0
 8005928:	9300      	str	r3, [sp, #0]
 800592a:	2300      	movs	r3, #0
 800592c:	2200      	movs	r2, #0
 800592e:	2103      	movs	r1, #3
 8005930:	f004 fa86 	bl	8009e40 <xTimerGenericCommand>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 8005934:	4a0c      	ldr	r2, [pc, #48]	@ (8005968 <vTimerCallbackT35+0x7c>)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800593c:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8005940:	2300      	movs	r3, #0
 8005942:	2203      	movs	r2, #3
 8005944:	2100      	movs	r1, #0
 8005946:	f003 ffd7 	bl	80098f8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	3301      	adds	r3, #1
 800594e:	60fb      	str	r3, [r7, #12]
 8005950:	4b06      	ldr	r3, [pc, #24]	@ (800596c <vTimerCallbackT35+0x80>)
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	461a      	mov	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	4293      	cmp	r3, r2
 800595a:	dbce      	blt.n	80058fa <vTimerCallbackT35+0xe>
		}

	}
}
 800595c:	bf00      	nop
 800595e:	bf00      	nop
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	20000cfc 	.word	0x20000cfc
 800596c:	20000d04 	.word	0x20000d04

08005970 <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b084      	sub	sp, #16
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8005978:	2300      	movs	r3, #0
 800597a:	60fb      	str	r3, [r7, #12]
 800597c:	e016      	b.n	80059ac <vTimerCallbackTimeout+0x3c>
	{

		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 800597e:	4a11      	ldr	r2, [pc, #68]	@ (80059c4 <vTimerCallbackTimeout+0x54>)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005986:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	429a      	cmp	r2, r3
 800598e:	d10a      	bne.n	80059a6 <vTimerCallbackTimeout+0x36>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, ERR_TIME_OUT, eSetValueWithOverwrite);
 8005990:	4a0c      	ldr	r2, [pc, #48]	@ (80059c4 <vTimerCallbackTimeout+0x54>)
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005998:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 800599c:	2300      	movs	r3, #0
 800599e:	2203      	movs	r2, #3
 80059a0:	2111      	movs	r1, #17
 80059a2:	f003 ffa9 	bl	80098f8 <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	3301      	adds	r3, #1
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	4b06      	ldr	r3, [pc, #24]	@ (80059c8 <vTimerCallbackTimeout+0x58>)
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	461a      	mov	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	4293      	cmp	r3, r2
 80059b6:	dbe2      	blt.n	800597e <vTimerCallbackTimeout+0xe>
		}

	}

}
 80059b8:	bf00      	nop
 80059ba:	bf00      	nop
 80059bc:	3710      	adds	r7, #16
 80059be:	46bd      	mov	sp, r7
 80059c0:	bd80      	pop	{r7, pc}
 80059c2:	bf00      	nop
 80059c4:	20000cfc 	.word	0x20000cfc
 80059c8:	20000d04 	.word	0x20000d04

080059cc <StartTaskModbusSlave>:
#endif



void StartTaskModbusSlave(void *argument)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b084      	sub	sp, #16
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	60fb      	str	r3, [r7, #12]
#endif

  for(;;)
  {

	modH->i8lastError = 0;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	749a      	strb	r2, [r3, #18]

	  }
#endif


   if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059e4:	2b01      	cmp	r3, #1
 80059e6:	d004      	beq.n	80059f2 <StartTaskModbusSlave+0x26>
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d116      	bne.n	8005a20 <StartTaskModbusSlave+0x54>
   {

	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block until a Modbus Frame arrives */
 80059f2:	f04f 31ff 	mov.w	r1, #4294967295
 80059f6:	2001      	movs	r0, #1
 80059f8:	f003 ff32 	bl	8009860 <ulTaskNotifyTake>

	  if (getRxBuffer(modH) == ERR_BUFF_OVERFLOW)
 80059fc:	68f8      	ldr	r0, [r7, #12]
 80059fe:	f000 fc41 	bl	8006284 <getRxBuffer>
 8005a02:	4603      	mov	r3, r0
 8005a04:	2b0c      	cmp	r3, #12
 8005a06:	d10b      	bne.n	8005a20 <StartTaskModbusSlave+0x54>
	  {
	      modH->i8lastError = ERR_BUFF_OVERFLOW;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	220c      	movs	r2, #12
 8005a0c:	749a      	strb	r2, [r3, #18]
	   	  modH->u16errCnt++;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005a14:	3301      	adds	r3, #1
 8005a16:	b29a      	uxth	r2, r3
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  continue;
 8005a1e:	e0c2      	b.n	8005ba6 <StartTaskModbusSlave+0x1da>
	  }

   }

   if (modH->u8BufferSize < 7)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005a26:	2b06      	cmp	r3, #6
 8005a28:	d80b      	bhi.n	8005a42 <StartTaskModbusSlave+0x76>
   {
      //The size of the frame is invalid
      modH->i8lastError = ERR_BAD_SIZE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	220f      	movs	r2, #15
 8005a2e:	749a      	strb	r2, [r3, #18]
      modH->u16errCnt++;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005a36:	3301      	adds	r3, #1
 8005a38:	b29a      	uxth	r2, r3
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0

	  continue;
 8005a40:	e0b1      	b.n	8005ba6 <StartTaskModbusSlave+0x1da>
    }

    //check broadcast mode
    modH->u8AddressMode = ADDRESS_NORMAL;
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2201      	movs	r2, #1
 8005a46:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    if (modH->u8Buffer[ID] == ADDRESS_BROADCAST)
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	7cdb      	ldrb	r3, [r3, #19]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d103      	bne.n	8005a5a <StartTaskModbusSlave+0x8e>
    {
        modH->u8AddressMode = ADDRESS_BROADCAST;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	2200      	movs	r2, #0
 8005a56:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
    }

   // check slave id
    if ( modH->u8Buffer[ID] !=  modH->u8id && modH->u8AddressMode != ADDRESS_BROADCAST)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	7cda      	ldrb	r2, [r3, #19]
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	7a1b      	ldrb	r3, [r3, #8]
 8005a62:	429a      	cmp	r2, r3
 8005a64:	d005      	beq.n	8005a72 <StartTaskModbusSlave+0xa6>
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f040 8099 	bne.w	8005ba4 <StartTaskModbusSlave+0x1d8>
    	}
#endif
	 }

	  // validate message: CRC, FCT, address and size
    uint8_t u8exception = validateRequest(modH);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f000 fc4e 	bl	8006314 <validateRequest>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	72fb      	strb	r3, [r7, #11]
	if (u8exception > 0)
 8005a7c:	7afb      	ldrb	r3, [r7, #11]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d00e      	beq.n	8005aa0 <StartTaskModbusSlave+0xd4>
	{
	    if (u8exception != ERR_TIME_OUT)
 8005a82:	7afb      	ldrb	r3, [r7, #11]
 8005a84:	2b11      	cmp	r3, #17
 8005a86:	d007      	beq.n	8005a98 <StartTaskModbusSlave+0xcc>
		{
		    buildException( u8exception, modH);
 8005a88:	7afb      	ldrb	r3, [r7, #11]
 8005a8a:	68f9      	ldr	r1, [r7, #12]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f000 fde3 	bl	8006658 <buildException>
			sendTxBuffer(modH);
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 fdfe 	bl	8006694 <sendTxBuffer>
		}
		modH->i8lastError = u8exception;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	7afa      	ldrb	r2, [r7, #11]
 8005a9c:	749a      	strb	r2, [r3, #18]
		//return u8exception

		continue;
 8005a9e:	e082      	b.n	8005ba6 <StartTaskModbusSlave+0x1da>
	 }

	 modH->i8lastError = 0;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	749a      	strb	r2, [r3, #18]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005aac:	f04f 31ff 	mov.w	r1, #4294967295
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f002 fb6f 	bl	8008194 <xQueueSemaphoreTake>

	 // process message
	 switch(modH->u8Buffer[ FUNC ] )
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	7d1b      	ldrb	r3, [r3, #20]
 8005aba:	3b01      	subs	r3, #1
 8005abc:	2b0f      	cmp	r3, #15
 8005abe:	d863      	bhi.n	8005b88 <StartTaskModbusSlave+0x1bc>
 8005ac0:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac8 <StartTaskModbusSlave+0xfc>)
 8005ac2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac6:	bf00      	nop
 8005ac8:	08005b09 	.word	0x08005b09
 8005acc:	08005b09 	.word	0x08005b09
 8005ad0:	08005b25 	.word	0x08005b25
 8005ad4:	08005b25 	.word	0x08005b25
 8005ad8:	08005b41 	.word	0x08005b41
 8005adc:	08005b53 	.word	0x08005b53
 8005ae0:	08005b89 	.word	0x08005b89
 8005ae4:	08005b89 	.word	0x08005b89
 8005ae8:	08005b89 	.word	0x08005b89
 8005aec:	08005b89 	.word	0x08005b89
 8005af0:	08005b89 	.word	0x08005b89
 8005af4:	08005b89 	.word	0x08005b89
 8005af8:	08005b89 	.word	0x08005b89
 8005afc:	08005b89 	.word	0x08005b89
 8005b00:	08005b65 	.word	0x08005b65
 8005b04:	08005b77 	.word	0x08005b77
	 {
		case MB_FC_READ_COILS:
		case MB_FC_READ_DISCRETE_INPUT:
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d03c      	beq.n	8005b8c <StartTaskModbusSlave+0x1c0>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC1(modH);
 8005b12:	68f8      	ldr	r0, [r7, #12]
 8005b14:	f000 fe7a 	bl	800680c <process_FC1>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	461a      	mov	r2, r3
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b22:	e036      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		case MB_FC_READ_INPUT_REGISTER:
		case MB_FC_READ_REGISTERS :
			if (modH->u8AddressMode == ADDRESS_BROADCAST)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d030      	beq.n	8005b90 <StartTaskModbusSlave+0x1c4>
			{
				/* broadcast mode should ignore read function */
				break;
			}
			modH->i8state = process_FC3(modH);
 8005b2e:	68f8      	ldr	r0, [r7, #12]
 8005b30:	f000 ff21 	bl	8006976 <process_FC3>
 8005b34:	4603      	mov	r3, r0
 8005b36:	461a      	mov	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b3e:	e028      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_COIL:
			modH->i8state = process_FC5(modH);
 8005b40:	68f8      	ldr	r0, [r7, #12]
 8005b42:	f000 ff83 	bl	8006a4c <process_FC5>
 8005b46:	4603      	mov	r3, r0
 8005b48:	461a      	mov	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b50:	e01f      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_REGISTER :
			modH->i8state = process_FC6(modH);
 8005b52:	68f8      	ldr	r0, [r7, #12]
 8005b54:	f000 ffd3 	bl	8006afe <process_FC6>
 8005b58:	4603      	mov	r3, r0
 8005b5a:	461a      	mov	r2, r3
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b62:	e016      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_COILS:
			modH->i8state = process_FC15(modH);
 8005b64:	68f8      	ldr	r0, [r7, #12]
 8005b66:	f000 fffc 	bl	8006b62 <process_FC15>
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	461a      	mov	r2, r3
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b74:	e00d      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		case MB_FC_WRITE_MULTIPLE_REGISTERS :
			modH->i8state = process_FC16(modH);
 8005b76:	68f8      	ldr	r0, [r7, #12]
 8005b78:	f001 f881 	bl	8006c7e <process_FC16>
 8005b7c:	4603      	mov	r3, r0
 8005b7e:	461a      	mov	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
			break;
 8005b86:	e004      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
		default:
			break;
 8005b88:	bf00      	nop
 8005b8a:	e002      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
				break;
 8005b8c:	bf00      	nop
 8005b8e:	e000      	b.n	8005b92 <StartTaskModbusSlave+0x1c6>
				break;
 8005b90:	bf00      	nop
	 }


	 xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005b98:	2300      	movs	r3, #0
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	2100      	movs	r1, #0
 8005b9e:	f001 ffe7 	bl	8007b70 <xQueueGenericSend>

	 continue;
 8005ba2:	e000      	b.n	8005ba6 <StartTaskModbusSlave+0x1da>
    	continue; // continue this is not for us
 8005ba4:	bf00      	nop
  {
 8005ba6:	e717      	b.n	80059d8 <StartTaskModbusSlave+0xc>

08005ba8 <ModbusQuery>:
}



void ModbusQuery(modbusHandler_t * modH, modbus_t telegram )
{
 8005ba8:	b084      	sub	sp, #16
 8005baa:	b580      	push	{r7, lr}
 8005bac:	b082      	sub	sp, #8
 8005bae:	af00      	add	r7, sp, #0
 8005bb0:	6078      	str	r0, [r7, #4]
 8005bb2:	f107 0014 	add.w	r0, r7, #20
 8005bb6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	//Add the telegram to the TX tail Queue of Modbus
	if (modH->uModbusType == MB_MASTER)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	781b      	ldrb	r3, [r3, #0]
 8005bbe:	2b04      	cmp	r3, #4
 8005bc0:	d10d      	bne.n	8005bde <ModbusQuery+0x36>
	{
	telegram.u32CurrentTask = (uint32_t *) osThreadGetId();
 8005bc2:	f001 fb85 	bl	80072d0 <osThreadGetId>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	623b      	str	r3, [r7, #32]
	xQueueSendToBack(modH->QueueTelegramHandle, &telegram, 0);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	f8d3 00ac 	ldr.w	r0, [r3, #172]	@ 0xac
 8005bd0:	f107 0114 	add.w	r1, r7, #20
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f001 ffca 	bl	8007b70 <xQueueGenericSend>
	}
	else{
		while(1);// error a slave cannot send queries as a master
	}
}
 8005bdc:	e000      	b.n	8005be0 <ModbusQuery+0x38>
		while(1);// error a slave cannot send queries as a master
 8005bde:	e7fe      	b.n	8005bde <ModbusQuery+0x36>
}
 8005be0:	3708      	adds	r7, #8
 8005be2:	46bd      	mov	sp, r7
 8005be4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005be8:	b004      	add	sp, #16
 8005bea:	4770      	bx	lr

08005bec <SendQuery>:
 * @param modH  modbus handler
 * @param modbus_t  modbus telegram structure (id, fct, ...)
 * @ingroup loop
 */
int8_t SendQuery(modbusHandler_t *modH ,  modbus_t telegram )
{
 8005bec:	b084      	sub	sp, #16
 8005bee:	b580      	push	{r7, lr}
 8005bf0:	b084      	sub	sp, #16
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	f107 001c 	add.w	r0, r7, #28
 8005bfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}


	uint8_t u8regsno, u8bytesno;
	uint8_t  error = 0;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	73bb      	strb	r3, [r7, #14]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005c08:	f04f 31ff 	mov.w	r1, #4294967295
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	f002 fac1 	bl	8008194 <xQueueSemaphoreTake>

	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	7a1b      	ldrb	r3, [r3, #8]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d001      	beq.n	8005c1e <SendQuery+0x32>
 8005c1a:	230a      	movs	r3, #10
 8005c1c:	73bb      	strb	r3, [r7, #14]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	f993 30a7 	ldrsb.w	r3, [r3, #167]	@ 0xa7
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d001      	beq.n	8005c2c <SendQuery+0x40>
 8005c28:	230b      	movs	r3, #11
 8005c2a:	73bb      	strb	r3, [r7, #14]
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 8005c2c:	7f3b      	ldrb	r3, [r7, #28]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <SendQuery+0x4c>
 8005c32:	7f3b      	ldrb	r3, [r7, #28]
 8005c34:	2bf7      	cmp	r3, #247	@ 0xf7
 8005c36:	d901      	bls.n	8005c3c <SendQuery+0x50>
 8005c38:	2312      	movs	r3, #18
 8005c3a:	73bb      	strb	r3, [r7, #14]


	if(error)
 8005c3c:	7bbb      	ldrb	r3, [r7, #14]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d00d      	beq.n	8005c5e <SendQuery+0x72>
	{
		 modH->i8lastError = error;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	7bba      	ldrb	r2, [r7, #14]
 8005c46:	749a      	strb	r2, [r3, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005c4e:	2300      	movs	r3, #0
 8005c50:	2200      	movs	r2, #0
 8005c52:	2100      	movs	r1, #0
 8005c54:	f001 ff8c 	bl	8007b70 <xQueueGenericSend>
		 return error;
 8005c58:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c5c:	e12a      	b.n	8005eb4 <SendQuery+0x2c8>
	}


	modH->u16regs = telegram.u16reg;
 8005c5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

	// telegram header
	modH->u8Buffer[ ID ]         = telegram.u8id;
 8005c66:	7f3a      	ldrb	r2, [r7, #28]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	74da      	strb	r2, [r3, #19]
	modH->u8Buffer[ FUNC ]       = telegram.u8fct;
 8005c6c:	7f7a      	ldrb	r2, [r7, #29]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	751a      	strb	r2, [r3, #20]
	modH->u8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 8005c72:	8bfb      	ldrh	r3, [r7, #30]
 8005c74:	0a1b      	lsrs	r3, r3, #8
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	b2da      	uxtb	r2, r3
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	755a      	strb	r2, [r3, #21]
	modH->u8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 8005c7e:	8bfb      	ldrh	r3, [r7, #30]
 8005c80:	b2da      	uxtb	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	759a      	strb	r2, [r3, #22]

	switch( telegram.u8fct )
 8005c86:	7f7b      	ldrb	r3, [r7, #29]
 8005c88:	3b01      	subs	r3, #1
 8005c8a:	2b0f      	cmp	r3, #15
 8005c8c:	f200 80ff 	bhi.w	8005e8e <SendQuery+0x2a2>
 8005c90:	a201      	add	r2, pc, #4	@ (adr r2, 8005c98 <SendQuery+0xac>)
 8005c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c96:	bf00      	nop
 8005c98:	08005cd9 	.word	0x08005cd9
 8005c9c:	08005cd9 	.word	0x08005cd9
 8005ca0:	08005cd9 	.word	0x08005cd9
 8005ca4:	08005cd9 	.word	0x08005cd9
 8005ca8:	08005cf7 	.word	0x08005cf7
 8005cac:	08005d19 	.word	0x08005d19
 8005cb0:	08005e8f 	.word	0x08005e8f
 8005cb4:	08005e8f 	.word	0x08005e8f
 8005cb8:	08005e8f 	.word	0x08005e8f
 8005cbc:	08005e8f 	.word	0x08005e8f
 8005cc0:	08005e8f 	.word	0x08005e8f
 8005cc4:	08005e8f 	.word	0x08005e8f
 8005cc8:	08005e8f 	.word	0x08005e8f
 8005ccc:	08005e8f 	.word	0x08005e8f
 8005cd0:	08005d3b 	.word	0x08005d3b
 8005cd4:	08005df9 	.word	0x08005df9
	{
	case MB_FC_READ_COILS:
	case MB_FC_READ_DISCRETE_INPUT:
	case MB_FC_READ_REGISTERS:
	case MB_FC_READ_INPUT_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005cd8:	8c3b      	ldrh	r3, [r7, #32]
 8005cda:	0a1b      	lsrs	r3, r3, #8
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005ce4:	8c3b      	ldrh	r3, [r7, #32]
 8005ce6:	b2da      	uxtb	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2206      	movs	r2, #6
 8005cf0:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005cf4:	e0cb      	b.n	8005e8e <SendQuery+0x2a2>
	case MB_FC_WRITE_COIL:
	    modH->u8Buffer[ NB_HI ]      = (( telegram.u16reg[0]> 0) ? 0xff : 0);
 8005cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf8:	881b      	ldrh	r3, [r3, #0]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d001      	beq.n	8005d02 <SendQuery+0x116>
 8005cfe:	22ff      	movs	r2, #255	@ 0xff
 8005d00:	e000      	b.n	8005d04 <SendQuery+0x118>
 8005d02:	2200      	movs	r2, #0
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = 0;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2206      	movs	r2, #6
 8005d12:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005d16:	e0ba      	b.n	8005e8e <SendQuery+0x2a2>
	case MB_FC_WRITE_REGISTER:
	    modH->u8Buffer[ NB_HI ]      = highByte( telegram.u16reg[0]);
 8005d18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d1a:	881b      	ldrh	r3, [r3, #0]
 8005d1c:	0a1b      	lsrs	r3, r3, #8
 8005d1e:	b29b      	uxth	r3, r3
 8005d20:	b2da      	uxtb	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16reg[0]);
 8005d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d28:	881b      	ldrh	r3, [r3, #0]
 8005d2a:	b2da      	uxtb	r2, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	761a      	strb	r2, [r3, #24]
	    modH->u8BufferSize = 6;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2206      	movs	r2, #6
 8005d34:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    break;
 8005d38:	e0a9      	b.n	8005e8e <SendQuery+0x2a2>
	case MB_FC_WRITE_MULTIPLE_COILS: // TODO: implement "sending coils"
	    u8regsno = telegram.u16CoilsNo / 16;
 8005d3a:	8c3b      	ldrh	r3, [r7, #32]
 8005d3c:	091b      	lsrs	r3, r3, #4
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	727b      	strb	r3, [r7, #9]
	    u8bytesno = u8regsno * 2;
 8005d42:	7a7b      	ldrb	r3, [r7, #9]
 8005d44:	005b      	lsls	r3, r3, #1
 8005d46:	73fb      	strb	r3, [r7, #15]
	    if ((telegram.u16CoilsNo % 16) != 0)
 8005d48:	8c3b      	ldrh	r3, [r7, #32]
 8005d4a:	f003 030f 	and.w	r3, r3, #15
 8005d4e:	b29b      	uxth	r3, r3
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d005      	beq.n	8005d60 <SendQuery+0x174>
	    {
	        u8bytesno++;
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	3301      	adds	r3, #1
 8005d58:	73fb      	strb	r3, [r7, #15]
	        u8regsno++;
 8005d5a:	7a7b      	ldrb	r3, [r7, #9]
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	727b      	strb	r3, [r7, #9]
	    }

	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005d60:	8c3b      	ldrh	r3, [r7, #32]
 8005d62:	0a1b      	lsrs	r3, r3, #8
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	b2da      	uxtb	r2, r3
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005d6c:	8c3b      	ldrh	r3, [r7, #32]
 8005d6e:	b2da      	uxtb	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = u8bytesno;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	7bfa      	ldrb	r2, [r7, #15]
 8005d78:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2207      	movs	r2, #7
 8005d7e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005d82:	2300      	movs	r3, #0
 8005d84:	81bb      	strh	r3, [r7, #12]
 8005d86:	e031      	b.n	8005dec <SendQuery+0x200>
	    {
	        if(i%2)
 8005d88:	89bb      	ldrh	r3, [r7, #12]
 8005d8a:	f003 0301 	and.w	r3, r3, #1
 8005d8e:	b29b      	uxth	r3, r3
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00f      	beq.n	8005db4 <SendQuery+0x1c8>
	        {
	        	modH->u8Buffer[ modH->u8BufferSize ] = lowByte( telegram.u16reg[ i/2 ] );
 8005d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d96:	89bb      	ldrh	r3, [r7, #12]
 8005d98:	085b      	lsrs	r3, r3, #1
 8005d9a:	b29b      	uxth	r3, r3
 8005d9c:	005b      	lsls	r3, r3, #1
 8005d9e:	4413      	add	r3, r2
 8005da0:	881a      	ldrh	r2, [r3, #0]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005da8:	4619      	mov	r1, r3
 8005daa:	b2d2      	uxtb	r2, r2
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	440b      	add	r3, r1
 8005db0:	74da      	strb	r2, [r3, #19]
 8005db2:	e010      	b.n	8005dd6 <SendQuery+0x1ea>
	        }
	        else
	        {
	        	modH->u8Buffer[  modH->u8BufferSize ] = highByte( telegram.u16reg[ i/2 ] );
 8005db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005db6:	89bb      	ldrh	r3, [r7, #12]
 8005db8:	085b      	lsrs	r3, r3, #1
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	005b      	lsls	r3, r3, #1
 8005dbe:	4413      	add	r3, r2
 8005dc0:	881b      	ldrh	r3, [r3, #0]
 8005dc2:	0a1b      	lsrs	r3, r3, #8
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005dcc:	4619      	mov	r1, r3
 8005dce:	b2d2      	uxtb	r2, r2
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	440b      	add	r3, r1
 8005dd4:	74da      	strb	r2, [r3, #19]

	        }
	        modH->u8BufferSize++;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005ddc:	3301      	adds	r3, #1
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8005de6:	89bb      	ldrh	r3, [r7, #12]
 8005de8:	3301      	adds	r3, #1
 8005dea:	81bb      	strh	r3, [r7, #12]
 8005dec:	7bfb      	ldrb	r3, [r7, #15]
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	89ba      	ldrh	r2, [r7, #12]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d3c8      	bcc.n	8005d88 <SendQuery+0x19c>
	    }
	    break;
 8005df6:	e04a      	b.n	8005e8e <SendQuery+0x2a2>

	case MB_FC_WRITE_MULTIPLE_REGISTERS:
	    modH->u8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8005df8:	8c3b      	ldrh	r3, [r7, #32]
 8005dfa:	0a1b      	lsrs	r3, r3, #8
 8005dfc:	b29b      	uxth	r3, r3
 8005dfe:	b2da      	uxtb	r2, r3
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	75da      	strb	r2, [r3, #23]
	    modH->u8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8005e04:	8c3b      	ldrh	r3, [r7, #32]
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	761a      	strb	r2, [r3, #24]
	    modH->u8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8005e0c:	8c3b      	ldrh	r3, [r7, #32]
 8005e0e:	b2db      	uxtb	r3, r3
 8005e10:	005b      	lsls	r3, r3, #1
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	765a      	strb	r2, [r3, #25]
	    modH->u8BufferSize = 7;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2207      	movs	r2, #7
 8005e1c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005e20:	2300      	movs	r3, #0
 8005e22:	817b      	strh	r3, [r7, #10]
 8005e24:	e02e      	b.n	8005e84 <SendQuery+0x298>
	    {

	        modH->u8Buffer[  modH->u8BufferSize ] = highByte(  telegram.u16reg[ i ] );
 8005e26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e28:	897b      	ldrh	r3, [r7, #10]
 8005e2a:	005b      	lsls	r3, r3, #1
 8005e2c:	4413      	add	r3, r2
 8005e2e:	881b      	ldrh	r3, [r3, #0]
 8005e30:	0a1b      	lsrs	r3, r3, #8
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	440b      	add	r3, r1
 8005e42:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e4a:	3301      	adds	r3, #1
 8005e4c:	b2da      	uxtb	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	        modH->u8Buffer[  modH->u8BufferSize ] = lowByte( telegram.u16reg[ i ] );
 8005e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e56:	897b      	ldrh	r3, [r7, #10]
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	4413      	add	r3, r2
 8005e5c:	881a      	ldrh	r2, [r3, #0]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e64:	4619      	mov	r1, r3
 8005e66:	b2d2      	uxtb	r2, r2
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	440b      	add	r3, r1
 8005e6c:	74da      	strb	r2, [r3, #19]
	        modH->u8BufferSize++;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005e74:	3301      	adds	r3, #1
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8005e7e:	897b      	ldrh	r3, [r7, #10]
 8005e80:	3301      	adds	r3, #1
 8005e82:	817b      	strh	r3, [r7, #10]
 8005e84:	8c3b      	ldrh	r3, [r7, #32]
 8005e86:	897a      	ldrh	r2, [r7, #10]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d3cc      	bcc.n	8005e26 <SendQuery+0x23a>
	    }
	    break;
 8005e8c:	bf00      	nop
	}


	sendTxBuffer(modH);
 8005e8e:	6878      	ldr	r0, [r7, #4]
 8005e90:	f000 fc00 	bl	8006694 <sendTxBuffer>

	xSemaphoreGive(modH->ModBusSphrHandle);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	2100      	movs	r1, #0
 8005ea0:	f001 fe66 	bl	8007b70 <xQueueGenericSend>

	modH->i8state = COM_WAITING;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
	modH->i8lastError = 0;
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	749a      	strb	r2, [r3, #18]
	return 0;
 8005eb2:	2300      	movs	r3, #0


}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005ebe:	b004      	add	sp, #16
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop

08005ec4 <StartTaskModbusMaster>:
}

#endif

void StartTaskModbusMaster(void *argument)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b08c      	sub	sp, #48	@ 0x30
 8005ec8:	af02      	add	r7, sp, #8
 8005eca:	6078      	str	r0, [r7, #4]

  modbusHandler_t *modH =  (modbusHandler_t *)argument;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	627b      	str	r3, [r7, #36]	@ 0x24


  for(;;)
  {
	  /*Wait indefinitely for a telegram to send */
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8005ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ed2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8005ed6:	f107 010c 	add.w	r1, r7, #12
 8005eda:	f04f 32ff 	mov.w	r2, #4294967295
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f002 f876 	bl	8007fd0 <xQueueReceive>
       /* Block until a Modbus Frame arrives or query timeouts*/
   	   ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
#else
     /*Wait period of silence between modbus frame */
	 if(modH->port->Init.BaudRate <= 19200)
 8005ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	f5b3 4f96 	cmp.w	r3, #19200	@ 0x4b00
 8005eee:	d80b      	bhi.n	8005f08 <StartTaskModbusMaster+0x44>
	 	osDelay((int)(35000/modH->port->Init.BaudRate) + 2);
 8005ef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f648 02b8 	movw	r2, #35000	@ 0x88b8
 8005efa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005efe:	3302      	adds	r3, #2
 8005f00:	4618      	mov	r0, r3
 8005f02:	f001 f9f0 	bl	80072e6 <osDelay>
 8005f06:	e002      	b.n	8005f0e <StartTaskModbusMaster+0x4a>
	 else
	 	osDelay(3);
 8005f08:	2003      	movs	r0, #3
 8005f0a:	f001 f9ec 	bl	80072e6 <osDelay>

     // This is the case for implementations with only USART support
     SendQuery(modH, telegram);
 8005f0e:	69bb      	ldr	r3, [r7, #24]
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	f107 030c 	add.w	r3, r7, #12
 8005f16:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005f18:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f1a:	f7ff fe67 	bl	8005bec <SendQuery>
     /* Block indefinitely until a Modbus Frame arrives or query timeouts*/
     ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8005f1e:	f04f 31ff 	mov.w	r1, #4294967295
 8005f22:	2001      	movs	r0, #1
 8005f24:	f003 fc9c 	bl	8009860 <ulTaskNotifyTake>
 8005f28:	6238      	str	r0, [r7, #32]

#endif

	  // notify the task the request timeout
      modH->i8lastError = 0;
 8005f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	749a      	strb	r2, [r3, #18]
      if(ulNotificationValue)
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d017      	beq.n	8005f66 <StartTaskModbusMaster+0xa2>
      {
    	  modH->i8state = COM_IDLE;
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
    	  modH->i8lastError = ERR_TIME_OUT;
 8005f3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f40:	2211      	movs	r2, #17
 8005f42:	749a      	strb	r2, [r3, #18]
    	  modH->u16errCnt++;
 8005f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f46:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	b29a      	uxth	r2, r3
 8005f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f50:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f54:	69b8      	ldr	r0, [r7, #24]
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	7c9b      	ldrb	r3, [r3, #18]
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	2203      	movs	r2, #3
 8005f60:	f003 fcca 	bl	80098f8 <xTaskGenericNotify>
    	  continue;
 8005f64:	e096      	b.n	8006094 <StartTaskModbusMaster+0x1d0>
      {
    	  getRxBuffer(modH);
      }

#else
      getRxBuffer(modH);
 8005f66:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005f68:	f000 f98c 	bl	8006284 <getRxBuffer>
#endif



	  if ( modH->u8BufferSize < 6){
 8005f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8005f72:	2b05      	cmp	r3, #5
 8005f74:	d817      	bhi.n	8005fa6 <StartTaskModbusMaster+0xe2>

		  modH->i8state = COM_IDLE;
 8005f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
		  modH->i8lastError = ERR_BAD_SIZE;
 8005f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f80:	220f      	movs	r2, #15
 8005f82:	749a      	strb	r2, [r3, #18]
		  modH->u16errCnt++;
 8005f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f86:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	b29a      	uxth	r2, r3
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005f94:	69b8      	ldr	r0, [r7, #24]
 8005f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f98:	7c9b      	ldrb	r3, [r3, #18]
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	2300      	movs	r3, #0
 8005f9e:	2203      	movs	r2, #3
 8005fa0:	f003 fcaa 	bl	80098f8 <xTaskGenericNotify>
		  continue;
 8005fa4:	e076      	b.n	8006094 <StartTaskModbusMaster+0x1d0>
	  }

	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fa8:	f8d3 00b8 	ldr.w	r0, [r3, #184]	@ 0xb8
 8005fac:	2300      	movs	r3, #0
 8005fae:	9300      	str	r3, [sp, #0]
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	2200      	movs	r2, #0
 8005fb4:	2103      	movs	r1, #3
 8005fb6:	f003 ff43 	bl	8009e40 <xTimerGenericCommand>


	  // validate message: id, CRC, FCT, exception
	  int8_t u8exception = validateAnswer(modH);
 8005fba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005fbc:	f000 f8f2 	bl	80061a4 <validateAnswer>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	77fb      	strb	r3, [r7, #31]
	  if (u8exception != 0)
 8005fc4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00f      	beq.n	8005fec <StartTaskModbusMaster+0x128>
	  {
		 modH->i8state = COM_IDLE;
 8005fcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7
         modH->i8lastError = u8exception;
 8005fd4:	7ffa      	ldrb	r2, [r7, #31]
 8005fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd8:	749a      	strb	r2, [r3, #18]
		 xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8005fda:	69b8      	ldr	r0, [r7, #24]
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	7c9b      	ldrb	r3, [r3, #18]
 8005fe0:	4619      	mov	r1, r3
 8005fe2:	2300      	movs	r3, #0
 8005fe4:	2203      	movs	r2, #3
 8005fe6:	f003 fc87 	bl	80098f8 <xTaskGenericNotify>
	     continue;
 8005fea:	e053      	b.n	8006094 <StartTaskModbusMaster+0x1d0>
	  }

	  modH->i8lastError = u8exception;
 8005fec:	7ffa      	ldrb	r2, [r7, #31]
 8005fee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff0:	749a      	strb	r2, [r3, #18]

	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8005ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005ff8:	f04f 31ff 	mov.w	r1, #4294967295
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f002 f8c9 	bl	8008194 <xQueueSemaphoreTake>
	  // process answer
	  switch( modH->u8Buffer[ FUNC ] )
 8006002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006004:	7d1b      	ldrb	r3, [r3, #20]
 8006006:	3b01      	subs	r3, #1
 8006008:	2b0f      	cmp	r3, #15
 800600a:	d82b      	bhi.n	8006064 <StartTaskModbusMaster+0x1a0>
 800600c:	a201      	add	r2, pc, #4	@ (adr r2, 8006014 <StartTaskModbusMaster+0x150>)
 800600e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006012:	bf00      	nop
 8006014:	08006055 	.word	0x08006055
 8006018:	08006055 	.word	0x08006055
 800601c:	0800605d 	.word	0x0800605d
 8006020:	0800605d 	.word	0x0800605d
 8006024:	08006065 	.word	0x08006065
 8006028:	08006065 	.word	0x08006065
 800602c:	08006065 	.word	0x08006065
 8006030:	08006065 	.word	0x08006065
 8006034:	08006065 	.word	0x08006065
 8006038:	08006065 	.word	0x08006065
 800603c:	08006065 	.word	0x08006065
 8006040:	08006065 	.word	0x08006065
 8006044:	08006065 	.word	0x08006065
 8006048:	08006065 	.word	0x08006065
 800604c:	08006065 	.word	0x08006065
 8006050:	08006065 	.word	0x08006065
	  {
	  case MB_FC_READ_COILS:
	  case MB_FC_READ_DISCRETE_INPUT:
	      //call get_FC1 to transfer the incoming message to u16regs buffer
	      get_FC1(modH);
 8006054:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006056:	f000 f81f 	bl	8006098 <get_FC1>
	      break;
 800605a:	e004      	b.n	8006066 <StartTaskModbusMaster+0x1a2>
	  case MB_FC_READ_INPUT_REGISTER:
	  case MB_FC_READ_REGISTERS :
	      // call get_FC3 to transfer the incoming message to u16regs buffer
	      get_FC3(modH);
 800605c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800605e:	f000 f872 	bl	8006146 <get_FC3>
	      break;
 8006062:	e000      	b.n	8006066 <StartTaskModbusMaster+0x1a2>
	  case MB_FC_WRITE_MULTIPLE_COILS:
	  case MB_FC_WRITE_MULTIPLE_REGISTERS :
	      // nothing to do
	      break;
	  default:
	      break;
 8006064:	bf00      	nop
	  }
	  modH->i8state = COM_IDLE;
 8006066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006068:	2200      	movs	r2, #0
 800606a:	f883 20a7 	strb.w	r2, [r3, #167]	@ 0xa7

	  if (modH->i8lastError ==0) // no error, we use OP_OK_QUERY, since we need to use a different value than 0 to detect the timeout
 800606e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006070:	7c9b      	ldrb	r3, [r3, #18]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10d      	bne.n	8006092 <StartTaskModbusMaster+0x1ce>
	  {
		  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8006076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006078:	f8d3 00bc 	ldr.w	r0, [r3, #188]	@ 0xbc
 800607c:	2300      	movs	r3, #0
 800607e:	2200      	movs	r2, #0
 8006080:	2100      	movs	r1, #0
 8006082:	f001 fd75 	bl	8007b70 <xQueueGenericSend>
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, OP_OK_QUERY, eSetValueWithOverwrite);
 8006086:	69b8      	ldr	r0, [r7, #24]
 8006088:	2300      	movs	r3, #0
 800608a:	2203      	movs	r2, #3
 800608c:	2114      	movs	r1, #20
 800608e:	f003 fc33 	bl	80098f8 <xTaskGenericNotify>
	  }


	  continue;
 8006092:	bf00      	nop
  {
 8006094:	e71c      	b.n	8005ed0 <StartTaskModbusMaster+0xc>
 8006096:	bf00      	nop

08006098 <get_FC1>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC1(modbusHandler_t *modH)
{
 8006098:	b590      	push	{r4, r7, lr}
 800609a:	b085      	sub	sp, #20
 800609c:	af00      	add	r7, sp, #0
 800609e:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 80060a0:	2303      	movs	r3, #3
 80060a2:	73bb      	strb	r3, [r7, #14]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 80060a4:	2300      	movs	r3, #0
 80060a6:	73fb      	strb	r3, [r7, #15]
 80060a8:	e043      	b.n	8006132 <get_FC1+0x9a>

        if(i%2)
 80060aa:	7bfb      	ldrb	r3, [r7, #15]
 80060ac:	f003 0301 	and.w	r3, r3, #1
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d01c      	beq.n	80060f0 <get_FC1+0x58>
        {
        	modH->u16regs[i/2]= word(modH->u8Buffer[i+u8byte], lowByte(modH->u16regs[i/2]));
 80060b6:	7bfa      	ldrb	r2, [r7, #15]
 80060b8:	7bbb      	ldrb	r3, [r7, #14]
 80060ba:	4413      	add	r3, r2
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	4413      	add	r3, r2
 80060c0:	7cd8      	ldrb	r0, [r3, #19]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
 80060ca:	085b      	lsrs	r3, r3, #1
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	005b      	lsls	r3, r3, #1
 80060d0:	4413      	add	r3, r2
 80060d2:	881b      	ldrh	r3, [r3, #0]
 80060d4:	b2d9      	uxtb	r1, r3
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060dc:	7bfb      	ldrb	r3, [r7, #15]
 80060de:	085b      	lsrs	r3, r3, #1
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	005b      	lsls	r3, r3, #1
 80060e4:	18d4      	adds	r4, r2, r3
 80060e6:	f000 fa5f 	bl	80065a8 <word>
 80060ea:	4603      	mov	r3, r0
 80060ec:	8023      	strh	r3, [r4, #0]
 80060ee:	e01d      	b.n	800612c <get_FC1+0x94>
        }
        else
        {

        	modH->u16regs[i/2]= word(highByte(modH->u16regs[i/2]), modH->u8Buffer[i+u8byte]);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80060f6:	7bfb      	ldrb	r3, [r7, #15]
 80060f8:	085b      	lsrs	r3, r3, #1
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	005b      	lsls	r3, r3, #1
 80060fe:	4413      	add	r3, r2
 8006100:	881b      	ldrh	r3, [r3, #0]
 8006102:	0a1b      	lsrs	r3, r3, #8
 8006104:	b29b      	uxth	r3, r3
 8006106:	b2d8      	uxtb	r0, r3
 8006108:	7bfa      	ldrb	r2, [r7, #15]
 800610a:	7bbb      	ldrb	r3, [r7, #14]
 800610c:	4413      	add	r3, r2
 800610e:	687a      	ldr	r2, [r7, #4]
 8006110:	4413      	add	r3, r2
 8006112:	7cd9      	ldrb	r1, [r3, #19]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 800611a:	7bfb      	ldrb	r3, [r7, #15]
 800611c:	085b      	lsrs	r3, r3, #1
 800611e:	b2db      	uxtb	r3, r3
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	18d4      	adds	r4, r2, r3
 8006124:	f000 fa40 	bl	80065a8 <word>
 8006128:	4603      	mov	r3, r0
 800612a:	8023      	strh	r3, [r4, #0]
     for (i=0; i< modH->u8Buffer[2]; i++) {
 800612c:	7bfb      	ldrb	r3, [r7, #15]
 800612e:	3301      	adds	r3, #1
 8006130:	73fb      	strb	r3, [r7, #15]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	7d5b      	ldrb	r3, [r3, #21]
 8006136:	7bfa      	ldrb	r2, [r7, #15]
 8006138:	429a      	cmp	r2, r3
 800613a:	d3b6      	bcc.n	80060aa <get_FC1+0x12>
        }

     }
}
 800613c:	bf00      	nop
 800613e:	bf00      	nop
 8006140:	3714      	adds	r7, #20
 8006142:	46bd      	mov	sp, r7
 8006144:	bd90      	pop	{r4, r7, pc}

08006146 <get_FC3>:
 * This method puts the slave answer into master data buffer
 *
 * @ingroup register
 */
void get_FC3(modbusHandler_t *modH)
{
 8006146:	b590      	push	{r4, r7, lr}
 8006148:	b085      	sub	sp, #20
 800614a:	af00      	add	r7, sp, #0
 800614c:	6078      	str	r0, [r7, #4]
    uint8_t u8byte, i;
    u8byte = 3;
 800614e:	2303      	movs	r3, #3
 8006150:	73fb      	strb	r3, [r7, #15]

    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8006152:	2300      	movs	r3, #0
 8006154:	73bb      	strb	r3, [r7, #14]
 8006156:	e018      	b.n	800618a <get_FC3+0x44>
    {
    	modH->u16regs[ i ] = word(modH->u8Buffer[ u8byte ], modH->u8Buffer[ u8byte +1 ]);
 8006158:	7bfb      	ldrb	r3, [r7, #15]
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	4413      	add	r3, r2
 800615e:	7cd8      	ldrb	r0, [r3, #19]
 8006160:	7bfb      	ldrb	r3, [r7, #15]
 8006162:	3301      	adds	r3, #1
 8006164:	687a      	ldr	r2, [r7, #4]
 8006166:	4413      	add	r3, r2
 8006168:	7cd9      	ldrb	r1, [r3, #19]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006170:	7bbb      	ldrb	r3, [r7, #14]
 8006172:	005b      	lsls	r3, r3, #1
 8006174:	18d4      	adds	r4, r2, r3
 8006176:	f000 fa17 	bl	80065a8 <word>
 800617a:	4603      	mov	r3, r0
 800617c:	8023      	strh	r3, [r4, #0]
        u8byte += 2;
 800617e:	7bfb      	ldrb	r3, [r7, #15]
 8006180:	3302      	adds	r3, #2
 8006182:	73fb      	strb	r3, [r7, #15]
    for (i=0; i< modH->u8Buffer[ 2 ] /2; i++)
 8006184:	7bbb      	ldrb	r3, [r7, #14]
 8006186:	3301      	adds	r3, #1
 8006188:	73bb      	strb	r3, [r7, #14]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	7d5b      	ldrb	r3, [r3, #21]
 800618e:	085b      	lsrs	r3, r3, #1
 8006190:	b2db      	uxtb	r3, r3
 8006192:	7bba      	ldrb	r2, [r7, #14]
 8006194:	429a      	cmp	r2, r3
 8006196:	d3df      	bcc.n	8006158 <get_FC3+0x12>
    }
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	3714      	adds	r7, #20
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd90      	pop	{r4, r7, pc}
	...

080061a4 <validateAnswer>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup buffer
 */
uint8_t validateAnswer(modbusHandler_t *modH)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b084      	sub	sp, #16
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
#if ENABLE_TCP ==1
	if(modH->xTypeHW != TCP_HW)
	{
#endif
	uint16_t u16MsgCRC =
        ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061b2:	3b02      	subs	r3, #2
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4413      	add	r3, r2
 80061b8:	7cdb      	ldrb	r3, [r3, #19]
         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 80061ba:	b21b      	sxth	r3, r3
 80061bc:	021b      	lsls	r3, r3, #8
 80061be:	b21a      	sxth	r2, r3
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061c6:	3b01      	subs	r3, #1
 80061c8:	6879      	ldr	r1, [r7, #4]
 80061ca:	440b      	add	r3, r1
 80061cc:	7cdb      	ldrb	r3, [r3, #19]
 80061ce:	b21b      	sxth	r3, r3
 80061d0:	4313      	orrs	r3, r2
 80061d2:	b21b      	sxth	r3, r3
	uint16_t u16MsgCRC =
 80061d4:	81bb      	strh	r3, [r7, #12]
    if ( calcCRC(modH->u8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	f103 0213 	add.w	r2, r3, #19
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80061e2:	3b02      	subs	r3, #2
 80061e4:	b2db      	uxtb	r3, r3
 80061e6:	4619      	mov	r1, r3
 80061e8:	4610      	mov	r0, r2
 80061ea:	f000 f9ef 	bl	80065cc <calcCRC>
 80061ee:	4603      	mov	r3, r0
 80061f0:	461a      	mov	r2, r3
 80061f2:	89bb      	ldrh	r3, [r7, #12]
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d009      	beq.n	800620c <validateAnswer+0x68>
    {
    	modH->u16errCnt ++;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80061fe:	3301      	adds	r3, #1
 8006200:	b29a      	uxth	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_BAD_CRC;
 8006208:	230d      	movs	r3, #13
 800620a:	e034      	b.n	8006276 <validateAnswer+0xd2>
	}
#endif


    // check exception
    if ((modH->u8Buffer[ FUNC ] & 0x80) != 0)
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	7d1b      	ldrb	r3, [r3, #20]
 8006210:	b25b      	sxtb	r3, r3
 8006212:	2b00      	cmp	r3, #0
 8006214:	da09      	bge.n	800622a <validateAnswer+0x86>
    {
    	modH->u16errCnt ++;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800621c:	3301      	adds	r3, #1
 800621e:	b29a      	uxth	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return ERR_EXCEPTION;
 8006226:	230e      	movs	r3, #14
 8006228:	e025      	b.n	8006276 <validateAnswer+0xd2>
    }

    // check fct code
    bool isSupported = false;
 800622a:	2300      	movs	r3, #0
 800622c:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800622e:	2300      	movs	r3, #0
 8006230:	73bb      	strb	r3, [r7, #14]
 8006232:	e00c      	b.n	800624e <validateAnswer+0xaa>
    {
        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006234:	7bbb      	ldrb	r3, [r7, #14]
 8006236:	4a12      	ldr	r2, [pc, #72]	@ (8006280 <validateAnswer+0xdc>)
 8006238:	5cd2      	ldrb	r2, [r2, r3]
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	7d1b      	ldrb	r3, [r3, #20]
 800623e:	429a      	cmp	r2, r3
 8006240:	d102      	bne.n	8006248 <validateAnswer+0xa4>
        {
            isSupported = 1;
 8006242:	2301      	movs	r3, #1
 8006244:	73fb      	strb	r3, [r7, #15]
            break;
 8006246:	e005      	b.n	8006254 <validateAnswer+0xb0>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006248:	7bbb      	ldrb	r3, [r7, #14]
 800624a:	3301      	adds	r3, #1
 800624c:	73bb      	strb	r3, [r7, #14]
 800624e:	7bbb      	ldrb	r3, [r7, #14]
 8006250:	2b07      	cmp	r3, #7
 8006252:	d9ef      	bls.n	8006234 <validateAnswer+0x90>
        }
    }
    if (!isSupported)
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	f083 0301 	eor.w	r3, r3, #1
 800625a:	b2db      	uxtb	r3, r3
 800625c:	2b00      	cmp	r3, #0
 800625e:	d009      	beq.n	8006274 <validateAnswer+0xd0>
    {
    	modH->u16errCnt ++;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 8006266:	3301      	adds	r3, #1
 8006268:	b29a      	uxth	r2, r3
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
        return EXC_FUNC_CODE;
 8006270:	2301      	movs	r3, #1
 8006272:	e000      	b.n	8006276 <validateAnswer+0xd2>
    }

    return 0; // OK, no exception code thrown
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	0800b084 	.word	0x0800b084

08006284 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int16_t getRxBuffer(modbusHandler_t *modH)
{
 8006284:	b580      	push	{r7, lr}
 8006286:	b084      	sub	sp, #16
 8006288:	af00      	add	r7, sp, #0
 800628a:	6078      	str	r0, [r7, #4]

    int16_t i16result;

    if(modH->xTypeHW == USART_HW)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006292:	2b01      	cmp	r3, #1
 8006294:	d104      	bne.n	80062a0 <getRxBuffer+0x1c>
    {
    	HAL_UART_AbortReceive_IT(modH->port); // disable interrupts to avoid race conditions on serial port
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	685b      	ldr	r3, [r3, #4]
 800629a:	4618      	mov	r0, r3
 800629c:	f7fd fcd8 	bl	8003c50 <HAL_UART_AbortReceive_IT>
    }

	if (modH->xBufferRX.overflow)
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	f893 3143 	ldrb.w	r3, [r3, #323]	@ 0x143
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d007      	beq.n	80062ba <getRxBuffer+0x36>
    {
       	RingClear(&modH->xBufferRX); // clean up the overflowed buffer
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	33c0      	adds	r3, #192	@ 0xc0
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff f9b8 	bl	8005624 <RingClear>
       	i16result =  ERR_BUFF_OVERFLOW;
 80062b4:	230c      	movs	r3, #12
 80062b6:	81fb      	strh	r3, [r7, #14]
 80062b8:	e019      	b.n	80062ee <getRxBuffer+0x6a>
    }
	else
	{
		modH->u8BufferSize = RingGetAllBytes(&modH->xBufferRX, modH->u8Buffer);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	3313      	adds	r3, #19
 80062c4:	4619      	mov	r1, r3
 80062c6:	4610      	mov	r0, r2
 80062c8:	f7ff f946 	bl	8005558 <RingGetAllBytes>
 80062cc:	4603      	mov	r3, r0
 80062ce:	461a      	mov	r2, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
		modH->u16InCnt++;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	f8b3 309c 	ldrh.w	r3, [r3, #156]	@ 0x9c
 80062dc:	3301      	adds	r3, #1
 80062de:	b29a      	uxth	r2, r3
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
		i16result = modH->u8BufferSize;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80062ec:	81fb      	strh	r3, [r7, #14]
	}

	if(modH->xTypeHW == USART_HW)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 80062f4:	2b01      	cmp	r3, #1
 80062f6:	d107      	bne.n	8006308 <getRxBuffer+0x84>
	{
		HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6858      	ldr	r0, [r3, #4]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	33a6      	adds	r3, #166	@ 0xa6
 8006300:	2201      	movs	r2, #1
 8006302:	4619      	mov	r1, r3
 8006304:	f7fd fb37 	bl	8003976 <HAL_UART_Receive_IT>
	}

    return i16result;
 8006308:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800630c:	4618      	mov	r0, r3
 800630e:	3710      	adds	r7, #16
 8006310:	46bd      	mov	sp, r7
 8006312:	bd80      	pop	{r7, pc}

08006314 <validateRequest>:
 *
 * @return 0 if OK, EXCEPTION if anything fails
 * @ingroup modH Modbus handler
 */
uint8_t validateRequest(modbusHandler_t *modH)
{
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
	    		return ERR_BAD_CRC;
	    		}
	    }
#else
	    uint16_t u16MsgCRC;
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006322:	3b02      	subs	r3, #2
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	4413      	add	r3, r2
 8006328:	7cdb      	ldrb	r3, [r3, #19]
	    		   	         | modH->u8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 800632a:	b21b      	sxth	r3, r3
 800632c:	021b      	lsls	r3, r3, #8
 800632e:	b21a      	sxth	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006336:	3b01      	subs	r3, #1
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	440b      	add	r3, r1
 800633c:	7cdb      	ldrb	r3, [r3, #19]
 800633e:	b21b      	sxth	r3, r3
 8006340:	4313      	orrs	r3, r2
 8006342:	b21b      	sxth	r3, r3
	    u16MsgCRC= ((modH->u8Buffer[modH->u8BufferSize - 2] << 8)
 8006344:	813b      	strh	r3, [r7, #8]


	    if ( calcCRC( modH->u8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	f103 0213 	add.w	r2, r3, #19
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006352:	3b02      	subs	r3, #2
 8006354:	b2db      	uxtb	r3, r3
 8006356:	4619      	mov	r1, r3
 8006358:	4610      	mov	r0, r2
 800635a:	f000 f937 	bl	80065cc <calcCRC>
 800635e:	4603      	mov	r3, r0
 8006360:	461a      	mov	r2, r3
 8006362:	893b      	ldrh	r3, [r7, #8]
 8006364:	4293      	cmp	r3, r2
 8006366:	d009      	beq.n	800637c <validateRequest+0x68>
	    {
	       		modH->u16errCnt ++;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 800636e:	3301      	adds	r3, #1
 8006370:	b29a      	uxth	r2, r3
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	       		return ERR_BAD_CRC;
 8006378:	230d      	movs	r3, #13
 800637a:	e10e      	b.n	800659a <validateRequest+0x286>


#endif

	    // check fct code
	    bool isSupported = false;
 800637c:	2300      	movs	r3, #0
 800637e:	73fb      	strb	r3, [r7, #15]
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8006380:	2300      	movs	r3, #0
 8006382:	73bb      	strb	r3, [r7, #14]
 8006384:	e00c      	b.n	80063a0 <validateRequest+0x8c>
	    {
	        if (fctsupported[i] == modH->u8Buffer[FUNC])
 8006386:	7bbb      	ldrb	r3, [r7, #14]
 8006388:	4a86      	ldr	r2, [pc, #536]	@ (80065a4 <validateRequest+0x290>)
 800638a:	5cd2      	ldrb	r2, [r2, r3]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	7d1b      	ldrb	r3, [r3, #20]
 8006390:	429a      	cmp	r2, r3
 8006392:	d102      	bne.n	800639a <validateRequest+0x86>
	        {
	            isSupported = 1;
 8006394:	2301      	movs	r3, #1
 8006396:	73fb      	strb	r3, [r7, #15]
	            break;
 8006398:	e005      	b.n	80063a6 <validateRequest+0x92>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800639a:	7bbb      	ldrb	r3, [r7, #14]
 800639c:	3301      	adds	r3, #1
 800639e:	73bb      	strb	r3, [r7, #14]
 80063a0:	7bbb      	ldrb	r3, [r7, #14]
 80063a2:	2b07      	cmp	r3, #7
 80063a4:	d9ef      	bls.n	8006386 <validateRequest+0x72>
	        }
	    }
	    if (!isSupported)
 80063a6:	7bfb      	ldrb	r3, [r7, #15]
 80063a8:	f083 0301 	eor.w	r3, r3, #1
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d009      	beq.n	80063c6 <validateRequest+0xb2>
	    {
	    	modH->u16errCnt ++;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f8b3 30a0 	ldrh.w	r3, [r3, #160]	@ 0xa0
 80063b8:	3301      	adds	r3, #1
 80063ba:	b29a      	uxth	r2, r3
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
	        return EXC_FUNC_CODE;
 80063c2:	2301      	movs	r3, #1
 80063c4:	e0e9      	b.n	800659a <validateRequest+0x286>
	    }

	    // check start address & nb range
	    uint16_t u16AdRegs = 0;
 80063c6:	2300      	movs	r3, #0
 80063c8:	81bb      	strh	r3, [r7, #12]
	    uint16_t u16NRegs = 0;
 80063ca:	2300      	movs	r3, #0
 80063cc:	817b      	strh	r3, [r7, #10]

	    //uint8_t u8regs;
	    switch ( modH->u8Buffer[ FUNC ] )
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	7d1b      	ldrb	r3, [r3, #20]
 80063d2:	3b01      	subs	r3, #1
 80063d4:	2b0f      	cmp	r3, #15
 80063d6:	f200 80df 	bhi.w	8006598 <validateRequest+0x284>
 80063da:	a201      	add	r2, pc, #4	@ (adr r2, 80063e0 <validateRequest+0xcc>)
 80063dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e0:	08006421 	.word	0x08006421
 80063e4:	08006421 	.word	0x08006421
 80063e8:	08006539 	.word	0x08006539
 80063ec:	08006539 	.word	0x08006539
 80063f0:	080064cd 	.word	0x080064cd
 80063f4:	08006515 	.word	0x08006515
 80063f8:	08006599 	.word	0x08006599
 80063fc:	08006599 	.word	0x08006599
 8006400:	08006599 	.word	0x08006599
 8006404:	08006599 	.word	0x08006599
 8006408:	08006599 	.word	0x08006599
 800640c:	08006599 	.word	0x08006599
 8006410:	08006599 	.word	0x08006599
 8006414:	08006599 	.word	0x08006599
 8006418:	08006421 	.word	0x08006421
 800641c:	08006539 	.word	0x08006539
	    {
	    case MB_FC_READ_COILS:
	    case MB_FC_READ_DISCRETE_INPUT:
	    case MB_FC_WRITE_MULTIPLE_COILS:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	7d5a      	ldrb	r2, [r3, #21]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	7d9b      	ldrb	r3, [r3, #22]
 8006428:	4619      	mov	r1, r3
 800642a:	4610      	mov	r0, r2
 800642c:	f000 f8bc 	bl	80065a8 <word>
 8006430:	4603      	mov	r3, r0
 8006432:	091b      	lsrs	r3, r3, #4
 8006434:	81bb      	strh	r3, [r7, #12]
	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) /16;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	7dda      	ldrb	r2, [r3, #23]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	7e1b      	ldrb	r3, [r3, #24]
 800643e:	4619      	mov	r1, r3
 8006440:	4610      	mov	r0, r2
 8006442:	f000 f8b1 	bl	80065a8 <word>
 8006446:	4603      	mov	r3, r0
 8006448:	091b      	lsrs	r3, r3, #4
 800644a:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 16) u16NRegs++; // check for incomplete words
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	7dda      	ldrb	r2, [r3, #23]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	7e1b      	ldrb	r3, [r3, #24]
 8006454:	4619      	mov	r1, r3
 8006456:	4610      	mov	r0, r2
 8006458:	f000 f8a6 	bl	80065a8 <word>
 800645c:	4603      	mov	r3, r0
 800645e:	f003 030f 	and.w	r3, r3, #15
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	d002      	beq.n	800646e <validateRequest+0x15a>
 8006468:	897b      	ldrh	r3, [r7, #10]
 800646a:	3301      	adds	r3, #1
 800646c:	817b      	strh	r3, [r7, #10]
	    	// verify address range
	    	if((u16AdRegs + u16NRegs) > modH->u16regsize) return EXC_ADDR_RANGE;
 800646e:	89ba      	ldrh	r2, [r7, #12]
 8006470:	897b      	ldrh	r3, [r7, #10]
 8006472:	4413      	add	r3, r2
 8006474:	687a      	ldr	r2, [r7, #4]
 8006476:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 800647a:	4293      	cmp	r3, r2
 800647c:	dd01      	ble.n	8006482 <validateRequest+0x16e>
 800647e:	2302      	movs	r3, #2
 8006480:	e08b      	b.n	800659a <validateRequest+0x286>

	    	//verify answer frame size in bytes

	    	u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) / 8;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	7dda      	ldrb	r2, [r3, #23]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	7e1b      	ldrb	r3, [r3, #24]
 800648a:	4619      	mov	r1, r3
 800648c:	4610      	mov	r0, r2
 800648e:	f000 f88b 	bl	80065a8 <word>
 8006492:	4603      	mov	r3, r0
 8006494:	08db      	lsrs	r3, r3, #3
 8006496:	817b      	strh	r3, [r7, #10]
	    	if(word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]) % 8) u16NRegs++;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	7dda      	ldrb	r2, [r3, #23]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	7e1b      	ldrb	r3, [r3, #24]
 80064a0:	4619      	mov	r1, r3
 80064a2:	4610      	mov	r0, r2
 80064a4:	f000 f880 	bl	80065a8 <word>
 80064a8:	4603      	mov	r3, r0
 80064aa:	f003 0307 	and.w	r3, r3, #7
 80064ae:	b29b      	uxth	r3, r3
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d002      	beq.n	80064ba <validateRequest+0x1a6>
 80064b4:	897b      	ldrh	r3, [r7, #10]
 80064b6:	3301      	adds	r3, #1
 80064b8:	817b      	strh	r3, [r7, #10]
	    	u16NRegs = u16NRegs + 5; // adding the header  and CRC ( Slave address + Function code  + number of data bytes to follow + 2-byte CRC )
 80064ba:	897b      	ldrh	r3, [r7, #10]
 80064bc:	3305      	adds	r3, #5
 80064be:	817b      	strh	r3, [r7, #10]
	        if(u16NRegs > 256) return EXC_REGS_QUANT;
 80064c0:	897b      	ldrh	r3, [r7, #10]
 80064c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80064c6:	d960      	bls.n	800658a <validateRequest+0x276>
 80064c8:	2303      	movs	r3, #3
 80064ca:	e066      	b.n	800659a <validateRequest+0x286>

	        break;
	    case MB_FC_WRITE_COIL:
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) / 16;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	7d5a      	ldrb	r2, [r3, #21]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	7d9b      	ldrb	r3, [r3, #22]
 80064d4:	4619      	mov	r1, r3
 80064d6:	4610      	mov	r0, r2
 80064d8:	f000 f866 	bl	80065a8 <word>
 80064dc:	4603      	mov	r3, r0
 80064de:	091b      	lsrs	r3, r3, #4
 80064e0:	81bb      	strh	r3, [r7, #12]
	    	if(word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]) % 16) u16AdRegs++;	// check for incomplete words
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	7d5a      	ldrb	r2, [r3, #21]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	7d9b      	ldrb	r3, [r3, #22]
 80064ea:	4619      	mov	r1, r3
 80064ec:	4610      	mov	r0, r2
 80064ee:	f000 f85b 	bl	80065a8 <word>
 80064f2:	4603      	mov	r3, r0
 80064f4:	f003 030f 	and.w	r3, r3, #15
 80064f8:	b29b      	uxth	r3, r3
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d002      	beq.n	8006504 <validateRequest+0x1f0>
 80064fe:	89bb      	ldrh	r3, [r7, #12]
 8006500:	3301      	adds	r3, #1
 8006502:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH->u16regsize) return EXC_ADDR_RANGE;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800650a:	89ba      	ldrh	r2, [r7, #12]
 800650c:	429a      	cmp	r2, r3
 800650e:	d33e      	bcc.n	800658e <validateRequest+0x27a>
 8006510:	2302      	movs	r3, #2
 8006512:	e042      	b.n	800659a <validateRequest+0x286>
	        break;
	    case MB_FC_WRITE_REGISTER :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	7d5a      	ldrb	r2, [r3, #21]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	7d9b      	ldrb	r3, [r3, #22]
 800651c:	4619      	mov	r1, r3
 800651e:	4610      	mov	r0, r2
 8006520:	f000 f842 	bl	80065a8 <word>
 8006524:	4603      	mov	r3, r0
 8006526:	81bb      	strh	r3, [r7, #12]
	        if (u16AdRegs >= modH-> u16regsize) return EXC_ADDR_RANGE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8b3 30a4 	ldrh.w	r3, [r3, #164]	@ 0xa4
 800652e:	89ba      	ldrh	r2, [r7, #12]
 8006530:	429a      	cmp	r2, r3
 8006532:	d32e      	bcc.n	8006592 <validateRequest+0x27e>
 8006534:	2302      	movs	r3, #2
 8006536:	e030      	b.n	800659a <validateRequest+0x286>
	        break;
	    case MB_FC_READ_REGISTERS :
	    case MB_FC_READ_INPUT_REGISTER :
	    case MB_FC_WRITE_MULTIPLE_REGISTERS :
	    	u16AdRegs = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ]);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	7d5a      	ldrb	r2, [r3, #21]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	7d9b      	ldrb	r3, [r3, #22]
 8006540:	4619      	mov	r1, r3
 8006542:	4610      	mov	r0, r2
 8006544:	f000 f830 	bl	80065a8 <word>
 8006548:	4603      	mov	r3, r0
 800654a:	81bb      	strh	r3, [r7, #12]
	        u16NRegs = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ]);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	7dda      	ldrb	r2, [r3, #23]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	7e1b      	ldrb	r3, [r3, #24]
 8006554:	4619      	mov	r1, r3
 8006556:	4610      	mov	r0, r2
 8006558:	f000 f826 	bl	80065a8 <word>
 800655c:	4603      	mov	r3, r0
 800655e:	817b      	strh	r3, [r7, #10]
	        if (( u16AdRegs + u16NRegs ) > modH->u16regsize) return EXC_ADDR_RANGE;
 8006560:	89ba      	ldrh	r2, [r7, #12]
 8006562:	897b      	ldrh	r3, [r7, #10]
 8006564:	4413      	add	r3, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	f8b2 20a4 	ldrh.w	r2, [r2, #164]	@ 0xa4
 800656c:	4293      	cmp	r3, r2
 800656e:	dd01      	ble.n	8006574 <validateRequest+0x260>
 8006570:	2302      	movs	r3, #2
 8006572:	e012      	b.n	800659a <validateRequest+0x286>

	        //verify answer frame size in bytes
	        u16NRegs = u16NRegs*2 + 5; // adding the header  and CRC
 8006574:	897b      	ldrh	r3, [r7, #10]
 8006576:	005b      	lsls	r3, r3, #1
 8006578:	b29b      	uxth	r3, r3
 800657a:	3305      	adds	r3, #5
 800657c:	817b      	strh	r3, [r7, #10]
	        if ( u16NRegs > 256 ) return EXC_REGS_QUANT;
 800657e:	897b      	ldrh	r3, [r7, #10]
 8006580:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006584:	d907      	bls.n	8006596 <validateRequest+0x282>
 8006586:	2303      	movs	r3, #3
 8006588:	e007      	b.n	800659a <validateRequest+0x286>
	        break;
 800658a:	bf00      	nop
 800658c:	e004      	b.n	8006598 <validateRequest+0x284>
	        break;
 800658e:	bf00      	nop
 8006590:	e002      	b.n	8006598 <validateRequest+0x284>
	        break;
 8006592:	bf00      	nop
 8006594:	e000      	b.n	8006598 <validateRequest+0x284>
	        break;
 8006596:	bf00      	nop
	    }
	    return 0; // OK, no exception code thrown
 8006598:	2300      	movs	r3, #0

}
 800659a:	4618      	mov	r0, r3
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}
 80065a2:	bf00      	nop
 80065a4:	0800b084 	.word	0x0800b084

080065a8 <word>:
 * @return uint16_t (word)
 * @ingroup H  Most significant byte
 * @ingroup L  Less significant byte
 */
uint16_t word(uint8_t H, uint8_t L)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	4603      	mov	r3, r0
 80065b0:	460a      	mov	r2, r1
 80065b2:	71fb      	strb	r3, [r7, #7]
 80065b4:	4613      	mov	r3, r2
 80065b6:	71bb      	strb	r3, [r7, #6]
	bytesFields W;
	W.u8[0] = L;
 80065b8:	79bb      	ldrb	r3, [r7, #6]
 80065ba:	733b      	strb	r3, [r7, #12]
	W.u8[1] = H;
 80065bc:	79fb      	ldrb	r3, [r7, #7]
 80065be:	737b      	strb	r3, [r7, #13]

	return W.u16[0];
 80065c0:	89bb      	ldrh	r3, [r7, #12]
}
 80065c2:	4618      	mov	r0, r3
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bc80      	pop	{r7}
 80065ca:	4770      	bx	lr

080065cc <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 80065cc:	b480      	push	{r7}
 80065ce:	b087      	sub	sp, #28
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
 80065d4:	460b      	mov	r3, r1
 80065d6:	70fb      	strb	r3, [r7, #3]
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
 80065d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80065dc:	617b      	str	r3, [r7, #20]
    for (unsigned char i = 0; i < u8length; i++)
 80065de:	2300      	movs	r3, #0
 80065e0:	74fb      	strb	r3, [r7, #19]
 80065e2:	e023      	b.n	800662c <calcCRC+0x60>
    {
        temp = temp ^ Buffer[i];
 80065e4:	7cfb      	ldrb	r3, [r7, #19]
 80065e6:	687a      	ldr	r2, [r7, #4]
 80065e8:	4413      	add	r3, r2
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	461a      	mov	r2, r3
 80065ee:	697b      	ldr	r3, [r7, #20]
 80065f0:	4053      	eors	r3, r2
 80065f2:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 80065f4:	2301      	movs	r3, #1
 80065f6:	74bb      	strb	r3, [r7, #18]
 80065f8:	e012      	b.n	8006620 <calcCRC+0x54>
        {
            flag = temp & 0x0001;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	f003 0301 	and.w	r3, r3, #1
 8006600:	60bb      	str	r3, [r7, #8]
            temp >>=1;
 8006602:	697b      	ldr	r3, [r7, #20]
 8006604:	085b      	lsrs	r3, r3, #1
 8006606:	617b      	str	r3, [r7, #20]
            if (flag)
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d005      	beq.n	800661a <calcCRC+0x4e>
                temp ^= 0xA001;
 800660e:	697b      	ldr	r3, [r7, #20]
 8006610:	f483 4320 	eor.w	r3, r3, #40960	@ 0xa000
 8006614:	f083 0301 	eor.w	r3, r3, #1
 8006618:	617b      	str	r3, [r7, #20]
        for (unsigned char j = 1; j <= 8; j++)
 800661a:	7cbb      	ldrb	r3, [r7, #18]
 800661c:	3301      	adds	r3, #1
 800661e:	74bb      	strb	r3, [r7, #18]
 8006620:	7cbb      	ldrb	r3, [r7, #18]
 8006622:	2b08      	cmp	r3, #8
 8006624:	d9e9      	bls.n	80065fa <calcCRC+0x2e>
    for (unsigned char i = 0; i < u8length; i++)
 8006626:	7cfb      	ldrb	r3, [r7, #19]
 8006628:	3301      	adds	r3, #1
 800662a:	74fb      	strb	r3, [r7, #19]
 800662c:	7cfa      	ldrb	r2, [r7, #19]
 800662e:	78fb      	ldrb	r3, [r7, #3]
 8006630:	429a      	cmp	r2, r3
 8006632:	d3d7      	bcc.n	80065e4 <calcCRC+0x18>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	0a1b      	lsrs	r3, r3, #8
 8006638:	60fb      	str	r3, [r7, #12]
    temp = (temp << 8) | temp2;
 800663a:	697b      	ldr	r3, [r7, #20]
 800663c:	021b      	lsls	r3, r3, #8
 800663e:	68fa      	ldr	r2, [r7, #12]
 8006640:	4313      	orrs	r3, r2
 8006642:	617b      	str	r3, [r7, #20]
    temp &= 0xFFFF;
 8006644:	697b      	ldr	r3, [r7, #20]
 8006646:	b29b      	uxth	r3, r3
 8006648:	617b      	str	r3, [r7, #20]
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	b29b      	uxth	r3, r3

}
 800664e:	4618      	mov	r0, r3
 8006650:	371c      	adds	r7, #28
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr

08006658 <buildException>:
 *
 * @ingroup u8exception exception number
 * @ingroup modH modbus handler
 */
void buildException( uint8_t u8exception, modbusHandler_t *modH )
{
 8006658:	b480      	push	{r7}
 800665a:	b085      	sub	sp, #20
 800665c:	af00      	add	r7, sp, #0
 800665e:	4603      	mov	r3, r0
 8006660:	6039      	str	r1, [r7, #0]
 8006662:	71fb      	strb	r3, [r7, #7]
    uint8_t u8func = modH->u8Buffer[ FUNC ];  // get the original FUNC code
 8006664:	683b      	ldr	r3, [r7, #0]
 8006666:	7d1b      	ldrb	r3, [r3, #20]
 8006668:	73fb      	strb	r3, [r7, #15]

    modH->u8Buffer[ ID ]      = modH->u8id;
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	7a1a      	ldrb	r2, [r3, #8]
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	74da      	strb	r2, [r3, #19]
    modH->u8Buffer[ FUNC ]    = u8func + 0x80;
 8006672:	7bfb      	ldrb	r3, [r7, #15]
 8006674:	3b80      	subs	r3, #128	@ 0x80
 8006676:	b2da      	uxtb	r2, r3
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	751a      	strb	r2, [r3, #20]
    modH->u8Buffer[ 2 ]       = u8exception;
 800667c:	683b      	ldr	r3, [r7, #0]
 800667e:	79fa      	ldrb	r2, [r7, #7]
 8006680:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2203      	movs	r2, #3
 8006686:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
}
 800668a:	bf00      	nop
 800668c:	3714      	adds	r7, #20
 800668e:	46bd      	mov	sp, r7
 8006690:	bc80      	pop	{r7}
 8006692:	4770      	bx	lr

08006694 <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
static void sendTxBuffer(modbusHandler_t *modH)
{
 8006694:	b590      	push	{r4, r7, lr}
 8006696:	b087      	sub	sp, #28
 8006698:	af02      	add	r7, sp, #8
 800669a:	6078      	str	r0, [r7, #4]
    // when in slaveType and u8AddressMode == ADDRESS_BROADCAST, do not send anything
    if (modH->uModbusType == MB_SLAVE && modH->u8AddressMode == ADDRESS_BROADCAST)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	2b03      	cmp	r3, #3
 80066a2:	d111      	bne.n	80066c8 <sendTxBuffer+0x34>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d10c      	bne.n	80066c8 <sendTxBuffer+0x34>
    {
        modH->u8BufferSize = 0;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2200      	movs	r2, #0
 80066b2:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
        // increase message counter
        modH->u16OutCnt++;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80066bc:	3301      	adds	r3, #1
 80066be:	b29a      	uxth	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
        return;
 80066c6:	e09e      	b.n	8006806 <sendTxBuffer+0x172>
#if  ENABLE_TCP == 1
if(modH->xTypeHW != TCP_HW)
	 {
#endif

	uint16_t u16crc = calcCRC(modH->u8Buffer, modH->u8BufferSize);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	f103 0213 	add.w	r2, r3, #19
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066d4:	4619      	mov	r1, r3
 80066d6:	4610      	mov	r0, r2
 80066d8:	f7ff ff78 	bl	80065cc <calcCRC>
 80066dc:	4603      	mov	r3, r0
 80066de:	81fb      	strh	r3, [r7, #14]
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 80066e0:	89fb      	ldrh	r3, [r7, #14]
 80066e2:	0a1b      	lsrs	r3, r3, #8
 80066e4:	b29a      	uxth	r2, r3
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066ec:	4619      	mov	r1, r3
 80066ee:	b2d2      	uxtb	r2, r2
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	440b      	add	r3, r1
 80066f4:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80066fc:	3301      	adds	r3, #1
 80066fe:	b2da      	uxtb	r2, r3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800670c:	4619      	mov	r1, r3
 800670e:	89fb      	ldrh	r3, [r7, #14]
 8006710:	b2da      	uxtb	r2, r3
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	440b      	add	r3, r1
 8006716:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800671e:	3301      	adds	r3, #1
 8006720:	b2da      	uxtb	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
#if ENABLE_USB_CDC == 1 || ENABLE_TCP == 1
    if(modH->xTypeHW == USART_HW || modH->xTypeHW == USART_HW_DMA )
    {
#endif

    	if (modH->EN_Port != NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d00c      	beq.n	800674a <sendTxBuffer+0xb6>
        {
    		//enable transmitter, disable receiver to avoid echo on RS485 transceivers
    		HAL_HalfDuplex_EnableTransmitter(modH->port);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	685b      	ldr	r3, [r3, #4]
 8006734:	4618      	mov	r0, r3
 8006736:	f7fd fdea 	bl	800430e <HAL_HalfDuplex_EnableTransmitter>
    		HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68d8      	ldr	r0, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	8a1b      	ldrh	r3, [r3, #16]
 8006742:	2201      	movs	r2, #1
 8006744:	4619      	mov	r1, r3
 8006746:	f7fb fffc 	bl	8002742 <HAL_GPIO_WritePin>
        }

#if ENABLE_USART_DMA ==1
    	if(modH->xTypeHW == USART_HW)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006750:	2b01      	cmp	r3, #1
 8006752:	d10b      	bne.n	800676c <sendTxBuffer+0xd8>
    	{
#endif
    		// transfer buffer to serial line IT
    		HAL_UART_Transmit_IT(modH->port, modH->u8Buffer,  modH->u8BufferSize);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6858      	ldr	r0, [r3, #4]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	f103 0113 	add.w	r1, r3, #19
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006764:	461a      	mov	r2, r3
 8006766:	f7fd f8d1 	bl	800390c <HAL_UART_Transmit_IT>
 800676a:	e00a      	b.n	8006782 <sendTxBuffer+0xee>
#if ENABLE_USART_DMA ==1
    	}
        else
        {
        	//transfer buffer to serial line DMA
        	HAL_UART_Transmit_DMA(modH->port, modH->u8Buffer, modH->u8BufferSize);
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	6858      	ldr	r0, [r3, #4]
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f103 0113 	add.w	r1, r3, #19
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800677c:	461a      	mov	r2, r3
 800677e:	f7fd f91f 	bl	80039c0 <HAL_UART_Transmit_DMA>

        }
#endif

        ulTaskNotifyTake(pdTRUE, 250); //wait notification from TXE interrupt
 8006782:	21fa      	movs	r1, #250	@ 0xfa
 8006784:	2001      	movs	r0, #1
 8006786:	f003 f86b 	bl	8009860 <ulTaskNotifyTake>
*/
#if defined(STM32H7)  || defined(STM32F3) || defined(STM32L4) || defined(STM32L082xx) || defined(STM32F7) || defined(STM32WB) || defined(STM32G070xx) || defined(STM32F0) || defined(STM32G431xx) || defined(STM32H5)
          while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
#else
          // F429, F103, L152 ...
	  while((modH->port->Instance->SR & USART_SR_TC) ==0 )
 800678a:	bf00      	nop
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	685b      	ldr	r3, [r3, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006798:	2b00      	cmp	r3, #0
 800679a:	d0f7      	beq.n	800678c <sendTxBuffer+0xf8>
         {
 	        //block the task until the the last byte is send out of the shifting buffer in USART
         }


         if (modH->EN_Port != NULL)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d00c      	beq.n	80067be <sendTxBuffer+0x12a>
         {

             //return RS485 transceiver to receive mode
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	68d8      	ldr	r0, [r3, #12]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	8a1b      	ldrh	r3, [r3, #16]
 80067ac:	2200      	movs	r2, #0
 80067ae:	4619      	mov	r1, r3
 80067b0:	f7fb ffc7 	bl	8002742 <HAL_GPIO_WritePin>
        	 //enable receiver, disable transmitter
        	 HAL_HalfDuplex_EnableReceiver(modH->port);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	685b      	ldr	r3, [r3, #4]
 80067b8:	4618      	mov	r0, r3
 80067ba:	f7fd fddb 	bl	8004374 <HAL_HalfDuplex_EnableReceiver>

         }

         // set timeout for master query
         if(modH->uModbusType == MB_MASTER )
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	781b      	ldrb	r3, [r3, #0]
 80067c2:	2b04      	cmp	r3, #4
 80067c4:	d10c      	bne.n	80067e0 <sendTxBuffer+0x14c>
         {
        	 xTimerReset(modH->xTimerTimeout,0);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	f8d3 40b8 	ldr.w	r4, [r3, #184]	@ 0xb8
 80067cc:	f002 fb56 	bl	8008e7c <xTaskGetTickCount>
 80067d0:	4602      	mov	r2, r0
 80067d2:	2300      	movs	r3, #0
 80067d4:	9300      	str	r3, [sp, #0]
 80067d6:	2300      	movs	r3, #0
 80067d8:	2102      	movs	r1, #2
 80067da:	4620      	mov	r0, r4
 80067dc:	f003 fb30 	bl	8009e40 <xTimerGenericCommand>

#endif

#endif

     modH->u8BufferSize = 0;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
     // increase message counter
     modH->u16OutCnt++;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	f8b3 309e 	ldrh.w	r3, [r3, #158]	@ 0x9e
 80067ee:	3301      	adds	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e

     //  CALLBACK
     if(modH->uModbusType == MB_SLAVE) {
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	2b03      	cmp	r3, #3
 80067fe:	d102      	bne.n	8006806 <sendTxBuffer+0x172>
         ModbusSlave_TxCompleteCallback(modH);
 8006800:	6878      	ldr	r0, [r7, #4]
 8006802:	f7fa fa69 	bl	8000cd8 <ModbusSlave_TxCompleteCallback>
     }
}
 8006806:	3714      	adds	r7, #20
 8006808:	46bd      	mov	sp, r7
 800680a:	bd90      	pop	{r4, r7, pc}

0800680c <process_FC1>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC1(modbusHandler_t *modH )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b086      	sub	sp, #24
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	7d5a      	ldrb	r2, [r3, #21]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	7d9b      	ldrb	r3, [r3, #22]
 800681c:	4619      	mov	r1, r3
 800681e:	4610      	mov	r0, r2
 8006820:	f7ff fec2 	bl	80065a8 <word>
 8006824:	4603      	mov	r3, r0
 8006826:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	7dda      	ldrb	r2, [r3, #23]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	7e1b      	ldrb	r3, [r3, #24]
 8006830:	4619      	mov	r1, r3
 8006832:	4610      	mov	r0, r2
 8006834:	f7ff feb8 	bl	80065a8 <word>
 8006838:	4603      	mov	r3, r0
 800683a:	823b      	strh	r3, [r7, #16]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
 800683c:	8a3b      	ldrh	r3, [r7, #16]
 800683e:	08db      	lsrs	r3, r3, #3
 8006840:	b29b      	uxth	r3, r3
 8006842:	75fb      	strb	r3, [r7, #23]
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8006844:	8a3b      	ldrh	r3, [r7, #16]
 8006846:	f003 0307 	and.w	r3, r3, #7
 800684a:	b29b      	uxth	r3, r3
 800684c:	2b00      	cmp	r3, #0
 800684e:	d002      	beq.n	8006856 <process_FC1+0x4a>
 8006850:	7dfb      	ldrb	r3, [r7, #23]
 8006852:	3301      	adds	r3, #1
 8006854:	75fb      	strb	r3, [r7, #23]
    modH->u8Buffer[ ADD_HI ]  = u8bytesno;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	7dfa      	ldrb	r2, [r7, #23]
 800685a:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = ADD_LO;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2203      	movs	r2, #3
 8006860:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    modH->u8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 800686a:	461a      	mov	r2, r3
 800686c:	7dfb      	ldrb	r3, [r7, #23]
 800686e:	4413      	add	r3, r2
 8006870:	3b01      	subs	r3, #1
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	4413      	add	r3, r2
 8006876:	2200      	movs	r2, #0
 8006878:	74da      	strb	r2, [r3, #19]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 800687a:	2300      	movs	r3, #0
 800687c:	75bb      	strb	r3, [r7, #22]

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800687e:	2300      	movs	r3, #0
 8006880:	82bb      	strh	r3, [r7, #20]
 8006882:	e058      	b.n	8006936 <process_FC1+0x12a>
    {
        u16coil = u16StartCoil + u16currentCoil;
 8006884:	8a7a      	ldrh	r2, [r7, #18]
 8006886:	8abb      	ldrh	r3, [r7, #20]
 8006888:	4413      	add	r3, r2
 800688a:	81bb      	strh	r3, [r7, #12]
        u16currentRegister =  (u16coil / 16);
 800688c:	89bb      	ldrh	r3, [r7, #12]
 800688e:	091b      	lsrs	r3, r3, #4
 8006890:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006892:	89bb      	ldrh	r3, [r7, #12]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	f003 030f 	and.w	r3, r3, #15
 800689a:	727b      	strb	r3, [r7, #9]

        bitWrite(
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80068a2:	897b      	ldrh	r3, [r7, #10]
 80068a4:	005b      	lsls	r3, r3, #1
 80068a6:	4413      	add	r3, r2
 80068a8:	881b      	ldrh	r3, [r3, #0]
 80068aa:	461a      	mov	r2, r3
 80068ac:	7a7b      	ldrb	r3, [r7, #9]
 80068ae:	fa42 f303 	asr.w	r3, r2, r3
 80068b2:	f003 0301 	and.w	r3, r3, #1
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d014      	beq.n	80068e4 <process_FC1+0xd8>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80068c0:	461a      	mov	r2, r3
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	4413      	add	r3, r2
 80068c6:	7cda      	ldrb	r2, [r3, #19]
 80068c8:	7dbb      	ldrb	r3, [r7, #22]
 80068ca:	2101      	movs	r1, #1
 80068cc:	fa01 f303 	lsl.w	r3, r1, r3
 80068d0:	b2db      	uxtb	r3, r3
 80068d2:	6879      	ldr	r1, [r7, #4]
 80068d4:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 80068d8:	4313      	orrs	r3, r2
 80068da:	b2da      	uxtb	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	440b      	add	r3, r1
 80068e0:	74da      	strb	r2, [r3, #19]
 80068e2:	e015      	b.n	8006910 <process_FC1+0x104>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80068ea:	461a      	mov	r2, r3
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	4413      	add	r3, r2
 80068f0:	7cda      	ldrb	r2, [r3, #19]
 80068f2:	7dbb      	ldrb	r3, [r7, #22]
 80068f4:	2101      	movs	r1, #1
 80068f6:	fa01 f303 	lsl.w	r3, r1, r3
 80068fa:	b2db      	uxtb	r3, r3
 80068fc:	43db      	mvns	r3, r3
 80068fe:	b2db      	uxtb	r3, r3
 8006900:	6879      	ldr	r1, [r7, #4]
 8006902:	f891 1093 	ldrb.w	r1, [r1, #147]	@ 0x93
 8006906:	4013      	ands	r3, r2
 8006908:	b2da      	uxtb	r2, r3
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	440b      	add	r3, r1
 800690e:	74da      	strb	r2, [r3, #19]
        	modH->u8Buffer[ modH->u8BufferSize ],
            u8bitsno,
		    bitRead( modH->u16regs[ u16currentRegister ], u8currentBit ) );
        u8bitsno ++;
 8006910:	7dbb      	ldrb	r3, [r7, #22]
 8006912:	3301      	adds	r3, #1
 8006914:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8006916:	7dbb      	ldrb	r3, [r7, #22]
 8006918:	2b07      	cmp	r3, #7
 800691a:	d909      	bls.n	8006930 <process_FC1+0x124>
        {
            u8bitsno = 0;
 800691c:	2300      	movs	r3, #0
 800691e:	75bb      	strb	r3, [r7, #22]
            modH->u8BufferSize++;
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006926:	3301      	adds	r3, #1
 8006928:	b2da      	uxtb	r2, r3
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006930:	8abb      	ldrh	r3, [r7, #20]
 8006932:	3301      	adds	r3, #1
 8006934:	82bb      	strh	r3, [r7, #20]
 8006936:	8aba      	ldrh	r2, [r7, #20]
 8006938:	8a3b      	ldrh	r3, [r7, #16]
 800693a:	429a      	cmp	r2, r3
 800693c:	d3a2      	bcc.n	8006884 <process_FC1+0x78>
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 800693e:	8a3b      	ldrh	r3, [r7, #16]
 8006940:	f003 0307 	and.w	r3, r3, #7
 8006944:	b29b      	uxth	r3, r3
 8006946:	2b00      	cmp	r3, #0
 8006948:	d007      	beq.n	800695a <process_FC1+0x14e>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006950:	3301      	adds	r3, #1
 8006952:	b2da      	uxtb	r2, r3
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006960:	3302      	adds	r3, #2
 8006962:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f7ff fe95 	bl	8006694 <sendTxBuffer>
    return u8CopyBufferSize;
 800696a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800696e:	4618      	mov	r0, r3
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <process_FC3>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC3(modbusHandler_t *modH)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]

    uint16_t u16StartAdd = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	7d5a      	ldrb	r2, [r3, #21]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	7d9b      	ldrb	r3, [r3, #22]
 8006986:	4619      	mov	r1, r3
 8006988:	4610      	mov	r0, r2
 800698a:	f7ff fe0d 	bl	80065a8 <word>
 800698e:	4603      	mov	r3, r0
 8006990:	81bb      	strh	r3, [r7, #12]
    uint8_t u8regsno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	7dda      	ldrb	r2, [r3, #23]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	7e1b      	ldrb	r3, [r3, #24]
 800699a:	4619      	mov	r1, r3
 800699c:	4610      	mov	r0, r2
 800699e:	f7ff fe03 	bl	80065a8 <word>
 80069a2:	4603      	mov	r3, r0
 80069a4:	72fb      	strb	r3, [r7, #11]
    uint8_t u8CopyBufferSize;
    uint16_t i;

    modH->u8Buffer[ 2 ]       = u8regsno * 2;
 80069a6:	7afb      	ldrb	r3, [r7, #11]
 80069a8:	005b      	lsls	r3, r3, #1
 80069aa:	b2da      	uxtb	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	755a      	strb	r2, [r3, #21]
    modH->u8BufferSize         = 3;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2203      	movs	r2, #3
 80069b4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 80069b8:	89bb      	ldrh	r3, [r7, #12]
 80069ba:	81fb      	strh	r3, [r7, #14]
 80069bc:	e032      	b.n	8006a24 <process_FC3+0xae>
    {
    	modH->u8Buffer[ modH->u8BufferSize ] = highByte(modH->u16regs[i]);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80069c4:	89fb      	ldrh	r3, [r7, #14]
 80069c6:	005b      	lsls	r3, r3, #1
 80069c8:	4413      	add	r3, r2
 80069ca:	881b      	ldrh	r3, [r3, #0]
 80069cc:	0a1b      	lsrs	r3, r3, #8
 80069ce:	b29a      	uxth	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069d6:	4619      	mov	r1, r3
 80069d8:	b2d2      	uxtb	r2, r2
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	440b      	add	r3, r1
 80069de:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 80069e6:	3301      	adds	r3, #1
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    	modH->u8Buffer[ modH->u8BufferSize ] = lowByte(modH->u16regs[i]);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 80069f6:	89fb      	ldrh	r3, [r7, #14]
 80069f8:	005b      	lsls	r3, r3, #1
 80069fa:	4413      	add	r3, r2
 80069fc:	881a      	ldrh	r2, [r3, #0]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006a04:	4619      	mov	r1, r3
 8006a06:	b2d2      	uxtb	r2, r2
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	440b      	add	r3, r1
 8006a0c:	74da      	strb	r2, [r3, #19]
    	modH->u8BufferSize++;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006a14:	3301      	adds	r3, #1
 8006a16:	b2da      	uxtb	r2, r3
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    for (i = u16StartAdd; i < u16StartAdd + u8regsno; i++)
 8006a1e:	89fb      	ldrh	r3, [r7, #14]
 8006a20:	3301      	adds	r3, #1
 8006a22:	81fb      	strh	r3, [r7, #14]
 8006a24:	89fa      	ldrh	r2, [r7, #14]
 8006a26:	89b9      	ldrh	r1, [r7, #12]
 8006a28:	7afb      	ldrb	r3, [r7, #11]
 8006a2a:	440b      	add	r3, r1
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	dbc6      	blt.n	80069be <process_FC3+0x48>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006a36:	3302      	adds	r3, #2
 8006a38:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f7ff fe2a 	bl	8006694 <sendTxBuffer>

    return u8CopyBufferSize;
 8006a40:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3710      	adds	r7, #16
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bd80      	pop	{r7, pc}

08006a4c <process_FC5>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC5( modbusHandler_t *modH )
{
 8006a4c:	b580      	push	{r7, lr}
 8006a4e:	b084      	sub	sp, #16
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
    uint8_t u8currentBit;
    uint16_t u16currentRegister;
    uint8_t u8CopyBufferSize;
    uint16_t u16coil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	7d5a      	ldrb	r2, [r3, #21]
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	7d9b      	ldrb	r3, [r3, #22]
 8006a5c:	4619      	mov	r1, r3
 8006a5e:	4610      	mov	r0, r2
 8006a60:	f7ff fda2 	bl	80065a8 <word>
 8006a64:	4603      	mov	r3, r0
 8006a66:	81fb      	strh	r3, [r7, #14]

    // point to the register and its bit
    u16currentRegister = (u16coil / 16);
 8006a68:	89fb      	ldrh	r3, [r7, #14]
 8006a6a:	091b      	lsrs	r3, r3, #4
 8006a6c:	81bb      	strh	r3, [r7, #12]
    u8currentBit = (uint8_t) (u16coil % 16);
 8006a6e:	89fb      	ldrh	r3, [r7, #14]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	f003 030f 	and.w	r3, r3, #15
 8006a76:	72fb      	strb	r3, [r7, #11]

    // write to coil
    bitWrite(
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	7ddb      	ldrb	r3, [r3, #23]
 8006a7c:	2bff      	cmp	r3, #255	@ 0xff
 8006a7e:	d115      	bne.n	8006aac <process_FC5+0x60>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006a86:	89bb      	ldrh	r3, [r7, #12]
 8006a88:	005b      	lsls	r3, r3, #1
 8006a8a:	4413      	add	r3, r2
 8006a8c:	8819      	ldrh	r1, [r3, #0]
 8006a8e:	7afb      	ldrb	r3, [r7, #11]
 8006a90:	2201      	movs	r2, #1
 8006a92:	fa02 f303 	lsl.w	r3, r2, r3
 8006a96:	b29a      	uxth	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006a9e:	89bb      	ldrh	r3, [r7, #12]
 8006aa0:	005b      	lsls	r3, r3, #1
 8006aa2:	4403      	add	r3, r0
 8006aa4:	430a      	orrs	r2, r1
 8006aa6:	b292      	uxth	r2, r2
 8006aa8:	801a      	strh	r2, [r3, #0]
 8006aaa:	e016      	b.n	8006ada <process_FC5+0x8e>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006ab2:	89bb      	ldrh	r3, [r7, #12]
 8006ab4:	005b      	lsls	r3, r3, #1
 8006ab6:	4413      	add	r3, r2
 8006ab8:	8819      	ldrh	r1, [r3, #0]
 8006aba:	7afb      	ldrb	r3, [r7, #11]
 8006abc:	2201      	movs	r2, #1
 8006abe:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	43db      	mvns	r3, r3
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006ace:	89bb      	ldrh	r3, [r7, #12]
 8006ad0:	005b      	lsls	r3, r3, #1
 8006ad2:	4403      	add	r3, r0
 8006ad4:	400a      	ands	r2, r1
 8006ad6:	b292      	uxth	r2, r2
 8006ad8:	801a      	strh	r2, [r3, #0]
        u8currentBit,
		modH->u8Buffer[ NB_HI ] == 0xff );


    // send answer to master
    modH->u8BufferSize = 6;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2206      	movs	r2, #6
 8006ade:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize =  modH->u8BufferSize +2;
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006ae8:	3302      	adds	r3, #2
 8006aea:	72bb      	strb	r3, [r7, #10]
    sendTxBuffer(modH);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f7ff fdd1 	bl	8006694 <sendTxBuffer>

    return u8CopyBufferSize;
 8006af2:	f997 300a 	ldrsb.w	r3, [r7, #10]
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3710      	adds	r7, #16
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}

08006afe <process_FC6>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC6(modbusHandler_t *modH )
{
 8006afe:	b580      	push	{r7, lr}
 8006b00:	b084      	sub	sp, #16
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]

    uint16_t u16add = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	7d5a      	ldrb	r2, [r3, #21]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	7d9b      	ldrb	r3, [r3, #22]
 8006b0e:	4619      	mov	r1, r3
 8006b10:	4610      	mov	r0, r2
 8006b12:	f7ff fd49 	bl	80065a8 <word>
 8006b16:	4603      	mov	r3, r0
 8006b18:	81fb      	strh	r3, [r7, #14]
    uint8_t u8CopyBufferSize;
    uint16_t u16val = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	7dda      	ldrb	r2, [r3, #23]
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	7e1b      	ldrb	r3, [r3, #24]
 8006b22:	4619      	mov	r1, r3
 8006b24:	4610      	mov	r0, r2
 8006b26:	f7ff fd3f 	bl	80065a8 <word>
 8006b2a:	4603      	mov	r3, r0
 8006b2c:	81bb      	strh	r3, [r7, #12]

    modH->u16regs[ u16add ] = u16val;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006b34:	89fb      	ldrh	r3, [r7, #14]
 8006b36:	005b      	lsls	r3, r3, #1
 8006b38:	4413      	add	r3, r2
 8006b3a:	89ba      	ldrh	r2, [r7, #12]
 8006b3c:	801a      	strh	r2, [r3, #0]

    // keep the same header
    modH->u8BufferSize = RESPONSE_SIZE;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2206      	movs	r2, #6
 8006b42:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    u8CopyBufferSize = modH->u8BufferSize + 2;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006b4c:	3302      	adds	r3, #2
 8006b4e:	72fb      	strb	r3, [r7, #11]
    sendTxBuffer(modH);
 8006b50:	6878      	ldr	r0, [r7, #4]
 8006b52:	f7ff fd9f 	bl	8006694 <sendTxBuffer>

    return u8CopyBufferSize;
 8006b56:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <process_FC15>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup discrete
 */
int8_t process_FC15( modbusHandler_t *modH )
{
 8006b62:	b580      	push	{r7, lr}
 8006b64:	b086      	sub	sp, #24
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;
    bool bTemp;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->u8Buffer[ ADD_HI ], modH->u8Buffer[ ADD_LO ] );
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	7d5a      	ldrb	r2, [r3, #21]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	7d9b      	ldrb	r3, [r3, #22]
 8006b72:	4619      	mov	r1, r3
 8006b74:	4610      	mov	r0, r2
 8006b76:	f7ff fd17 	bl	80065a8 <word>
 8006b7a:	4603      	mov	r3, r0
 8006b7c:	827b      	strh	r3, [r7, #18]
    uint16_t u16Coilno = word( modH->u8Buffer[ NB_HI ], modH->u8Buffer[ NB_LO ] );
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	7dda      	ldrb	r2, [r3, #23]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	7e1b      	ldrb	r3, [r3, #24]
 8006b86:	4619      	mov	r1, r3
 8006b88:	4610      	mov	r0, r2
 8006b8a:	f7ff fd0d 	bl	80065a8 <word>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	823b      	strh	r3, [r7, #16]


    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;
 8006b92:	2300      	movs	r3, #0
 8006b94:	75bb      	strb	r3, [r7, #22]
    u8frameByte = 7;
 8006b96:	2307      	movs	r3, #7
 8006b98:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	82bb      	strh	r3, [r7, #20]
 8006b9e:	e058      	b.n	8006c52 <process_FC15+0xf0>
    {

        u16coil = u16StartCoil + u16currentCoil;
 8006ba0:	8a7a      	ldrh	r2, [r7, #18]
 8006ba2:	8abb      	ldrh	r3, [r7, #20]
 8006ba4:	4413      	add	r3, r2
 8006ba6:	81bb      	strh	r3, [r7, #12]
        u16currentRegister = (u16coil / 16);
 8006ba8:	89bb      	ldrh	r3, [r7, #12]
 8006baa:	091b      	lsrs	r3, r3, #4
 8006bac:	817b      	strh	r3, [r7, #10]
        u8currentBit = (uint8_t) (u16coil % 16);
 8006bae:	89bb      	ldrh	r3, [r7, #12]
 8006bb0:	b2db      	uxtb	r3, r3
 8006bb2:	f003 030f 	and.w	r3, r3, #15
 8006bb6:	727b      	strb	r3, [r7, #9]

        bTemp = bitRead(
 8006bb8:	7dfb      	ldrb	r3, [r7, #23]
 8006bba:	687a      	ldr	r2, [r7, #4]
 8006bbc:	4413      	add	r3, r2
 8006bbe:	7cdb      	ldrb	r3, [r3, #19]
 8006bc0:	461a      	mov	r2, r3
 8006bc2:	7dbb      	ldrb	r3, [r7, #22]
 8006bc4:	fa42 f303 	asr.w	r3, r2, r3
 8006bc8:	f003 0301 	and.w	r3, r3, #1
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	bf14      	ite	ne
 8006bd0:	2301      	movne	r3, #1
 8006bd2:	2300      	moveq	r3, #0
 8006bd4:	723b      	strb	r3, [r7, #8]
        			modH->u8Buffer[ u8frameByte ],
                    u8bitsno );

        bitWrite(
 8006bd6:	7a3b      	ldrb	r3, [r7, #8]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d015      	beq.n	8006c08 <process_FC15+0xa6>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006be2:	897b      	ldrh	r3, [r7, #10]
 8006be4:	005b      	lsls	r3, r3, #1
 8006be6:	4413      	add	r3, r2
 8006be8:	8819      	ldrh	r1, [r3, #0]
 8006bea:	7a7b      	ldrb	r3, [r7, #9]
 8006bec:	2201      	movs	r2, #1
 8006bee:	fa02 f303 	lsl.w	r3, r2, r3
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006bfa:	897b      	ldrh	r3, [r7, #10]
 8006bfc:	005b      	lsls	r3, r3, #1
 8006bfe:	4403      	add	r3, r0
 8006c00:	430a      	orrs	r2, r1
 8006c02:	b292      	uxth	r2, r2
 8006c04:	801a      	strh	r2, [r3, #0]
 8006c06:	e016      	b.n	8006c36 <process_FC15+0xd4>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006c0e:	897b      	ldrh	r3, [r7, #10]
 8006c10:	005b      	lsls	r3, r3, #1
 8006c12:	4413      	add	r3, r2
 8006c14:	8819      	ldrh	r1, [r3, #0]
 8006c16:	7a7b      	ldrb	r3, [r7, #9]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	43db      	mvns	r3, r3
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f8d3 0098 	ldr.w	r0, [r3, #152]	@ 0x98
 8006c2a:	897b      	ldrh	r3, [r7, #10]
 8006c2c:	005b      	lsls	r3, r3, #1
 8006c2e:	4403      	add	r3, r0
 8006c30:	400a      	ands	r2, r1
 8006c32:	b292      	uxth	r2, r2
 8006c34:	801a      	strh	r2, [r3, #0]
            modH->u16regs[ u16currentRegister ],
            u8currentBit,
            bTemp );

        u8bitsno ++;
 8006c36:	7dbb      	ldrb	r3, [r7, #22]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	75bb      	strb	r3, [r7, #22]

        if (u8bitsno > 7)
 8006c3c:	7dbb      	ldrb	r3, [r7, #22]
 8006c3e:	2b07      	cmp	r3, #7
 8006c40:	d904      	bls.n	8006c4c <process_FC15+0xea>
        {
            u8bitsno = 0;
 8006c42:	2300      	movs	r3, #0
 8006c44:	75bb      	strb	r3, [r7, #22]
            u8frameByte++;
 8006c46:	7dfb      	ldrb	r3, [r7, #23]
 8006c48:	3301      	adds	r3, #1
 8006c4a:	75fb      	strb	r3, [r7, #23]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8006c4c:	8abb      	ldrh	r3, [r7, #20]
 8006c4e:	3301      	adds	r3, #1
 8006c50:	82bb      	strh	r3, [r7, #20]
 8006c52:	8aba      	ldrh	r2, [r7, #20]
 8006c54:	8a3b      	ldrh	r3, [r7, #16]
 8006c56:	429a      	cmp	r2, r3
 8006c58:	d3a2      	bcc.n	8006ba0 <process_FC15+0x3e>
        }
    }

    // send outcoming message
    // it's just a copy of the incomping frame until 6th byte
    modH->u8BufferSize         = 6;
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	2206      	movs	r2, #6
 8006c5e:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006c68:	3302      	adds	r3, #2
 8006c6a:	73fb      	strb	r3, [r7, #15]
    sendTxBuffer(modH);
 8006c6c:	6878      	ldr	r0, [r7, #4]
 8006c6e:	f7ff fd11 	bl	8006694 <sendTxBuffer>
    return u8CopyBufferSize;
 8006c72:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8006c76:	4618      	mov	r0, r3
 8006c78:	3718      	adds	r7, #24
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	bd80      	pop	{r7, pc}

08006c7e <process_FC16>:
 *
 * @return u8BufferSize Response to master length
 * @ingroup register
 */
int8_t process_FC16(modbusHandler_t *modH )
{
 8006c7e:	b580      	push	{r7, lr}
 8006c80:	b086      	sub	sp, #24
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
    uint16_t u16StartAdd = modH->u8Buffer[ ADD_HI ] << 8 | modH->u8Buffer[ ADD_LO ];
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	7d5b      	ldrb	r3, [r3, #21]
 8006c8a:	b21b      	sxth	r3, r3
 8006c8c:	021b      	lsls	r3, r3, #8
 8006c8e:	b21a      	sxth	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	7d9b      	ldrb	r3, [r3, #22]
 8006c94:	b21b      	sxth	r3, r3
 8006c96:	4313      	orrs	r3, r2
 8006c98:	b21b      	sxth	r3, r3
 8006c9a:	82bb      	strh	r3, [r7, #20]
    uint16_t u16regsno = modH->u8Buffer[ NB_HI ] << 8 | modH->u8Buffer[ NB_LO ];
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	7ddb      	ldrb	r3, [r3, #23]
 8006ca0:	b21b      	sxth	r3, r3
 8006ca2:	021b      	lsls	r3, r3, #8
 8006ca4:	b21a      	sxth	r2, r3
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	7e1b      	ldrb	r3, [r3, #24]
 8006caa:	b21b      	sxth	r3, r3
 8006cac:	4313      	orrs	r3, r2
 8006cae:	b21b      	sxth	r3, r3
 8006cb0:	827b      	strh	r3, [r7, #18]
    uint8_t u8CopyBufferSize;
    uint16_t i;
    uint16_t temp;

    // build header
    modH->u8Buffer[ NB_HI ]   = 0;
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	75da      	strb	r2, [r3, #23]
    modH->u8Buffer[ NB_LO ]   = (uint8_t) u16regsno; // answer is always 256 or less bytes
 8006cb8:	8a7b      	ldrh	r3, [r7, #18]
 8006cba:	b2da      	uxtb	r2, r3
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	761a      	strb	r2, [r3, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	2206      	movs	r2, #6
 8006cc4:	f883 2093 	strb.w	r2, [r3, #147]	@ 0x93

    // write registers
    for (i = 0; i < u16regsno; i++)
 8006cc8:	2300      	movs	r3, #0
 8006cca:	82fb      	strh	r3, [r7, #22]
 8006ccc:	e01d      	b.n	8006d0a <process_FC16+0x8c>
    {
        temp = word(
        		modH->u8Buffer[ (BYTE_CNT + 1) + i * 2 ],
 8006cce:	8afb      	ldrh	r3, [r7, #22]
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	3307      	adds	r3, #7
        temp = word(
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	7cd8      	ldrb	r0, [r3, #19]
				modH->u8Buffer[ (BYTE_CNT + 2) + i * 2 ]);
 8006cda:	8afb      	ldrh	r3, [r7, #22]
 8006cdc:	3304      	adds	r3, #4
 8006cde:	005b      	lsls	r3, r3, #1
        temp = word(
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	4413      	add	r3, r2
 8006ce4:	7cdb      	ldrb	r3, [r3, #19]
 8006ce6:	4619      	mov	r1, r3
 8006ce8:	f7ff fc5e 	bl	80065a8 <word>
 8006cec:	4603      	mov	r3, r0
 8006cee:	81fb      	strh	r3, [r7, #14]

        modH->u16regs[ u16StartAdd + i ] = temp;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8006cf6:	8ab9      	ldrh	r1, [r7, #20]
 8006cf8:	8afb      	ldrh	r3, [r7, #22]
 8006cfa:	440b      	add	r3, r1
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	4413      	add	r3, r2
 8006d00:	89fa      	ldrh	r2, [r7, #14]
 8006d02:	801a      	strh	r2, [r3, #0]
    for (i = 0; i < u16regsno; i++)
 8006d04:	8afb      	ldrh	r3, [r7, #22]
 8006d06:	3301      	adds	r3, #1
 8006d08:	82fb      	strh	r3, [r7, #22]
 8006d0a:	8afa      	ldrh	r2, [r7, #22]
 8006d0c:	8a7b      	ldrh	r3, [r7, #18]
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	d3dd      	bcc.n	8006cce <process_FC16+0x50>
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f893 3093 	ldrb.w	r3, [r3, #147]	@ 0x93
 8006d18:	3302      	adds	r3, #2
 8006d1a:	747b      	strb	r3, [r7, #17]
    sendTxBuffer(modH);
 8006d1c:	6878      	ldr	r0, [r7, #4]
 8006d1e:	f7ff fcb9 	bl	8006694 <sendTxBuffer>

    return u8CopyBufferSize;
 8006d22:	f997 3011 	ldrsb.w	r3, [r7, #17]
}
 8006d26:	4618      	mov	r0, r3
 8006d28:	3718      	adds	r7, #24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bd80      	pop	{r7, pc}
	...

08006d30 <HAL_UART_TxCpltCallback>:
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b086      	sub	sp, #24
 8006d34:	af02      	add	r7, sp, #8
 8006d36:	6078      	str	r0, [r7, #4]
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006d38:	2300      	movs	r3, #0
 8006d3a:	60bb      	str	r3, [r7, #8]
	int i;
	for (i = 0; i < numberHandlers; i++ )
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	e019      	b.n	8006d76 <HAL_UART_TxCpltCallback+0x46>
	{
	   	if (mHandlers[i]->port == huart  )
 8006d42:	4a17      	ldr	r2, [pc, #92]	@ (8006da0 <HAL_UART_TxCpltCallback+0x70>)
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	429a      	cmp	r2, r3
 8006d50:	d10e      	bne.n	8006d70 <HAL_UART_TxCpltCallback+0x40>
	   	{
	   		// notify the end of TX
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8006d52:	4a13      	ldr	r2, [pc, #76]	@ (8006da0 <HAL_UART_TxCpltCallback+0x70>)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006d5a:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8006d5e:	f107 0308 	add.w	r3, r7, #8
 8006d62:	9300      	str	r3, [sp, #0]
 8006d64:	2300      	movs	r3, #0
 8006d66:	2200      	movs	r2, #0
 8006d68:	2100      	movs	r1, #0
 8006d6a:	f002 fe87 	bl	8009a7c <xTaskGenericNotifyFromISR>
	   		break;
 8006d6e:	e008      	b.n	8006d82 <HAL_UART_TxCpltCallback+0x52>
	for (i = 0; i < numberHandlers; i++ )
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	3301      	adds	r3, #1
 8006d74:	60fb      	str	r3, [r7, #12]
 8006d76:	4b0b      	ldr	r3, [pc, #44]	@ (8006da4 <HAL_UART_TxCpltCallback+0x74>)
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	dbdf      	blt.n	8006d42 <HAL_UART_TxCpltCallback+0x12>
	   	}

	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d007      	beq.n	8006d98 <HAL_UART_TxCpltCallback+0x68>
 8006d88:	4b07      	ldr	r3, [pc, #28]	@ (8006da8 <HAL_UART_TxCpltCallback+0x78>)
 8006d8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006d8e:	601a      	str	r2, [r3, #0]
 8006d90:	f3bf 8f4f 	dsb	sy
 8006d94:	f3bf 8f6f 	isb	sy
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 8006d98:	bf00      	nop
 8006d9a:	3710      	adds	r7, #16
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}
 8006da0:	20000cfc 	.word	0x20000cfc
 8006da4:	20000d04 	.word	0x20000d04
 8006da8:	e000ed04 	.word	0xe000ed04

08006dac <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 8006dac:	b590      	push	{r4, r7, lr}
 8006dae:	b087      	sub	sp, #28
 8006db0:	af02      	add	r7, sp, #8
 8006db2:	6078      	str	r0, [r7, #4]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006db4:	2300      	movs	r3, #0
 8006db6:	60bb      	str	r3, [r7, #8]

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8006db8:	2300      	movs	r3, #0
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	e042      	b.n	8006e44 <HAL_UART_RxCpltCallback+0x98>
    {
    	if (mHandlers[i]->port == UartHandle  )
 8006dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	d137      	bne.n	8006e3e <HAL_UART_RxCpltCallback+0x92>
    	{

    		if(mHandlers[i]->xTypeHW == USART_HW)
 8006dce:	4a29      	ldr	r2, [pc, #164]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006dd6:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d139      	bne.n	8006e52 <HAL_UART_RxCpltCallback+0xa6>
    		{
    			RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 8006dde:	4a25      	ldr	r2, [pc, #148]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006de6:	f103 02c0 	add.w	r2, r3, #192	@ 0xc0
 8006dea:	4922      	ldr	r1, [pc, #136]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006df2:	f893 30a6 	ldrb.w	r3, [r3, #166]	@ 0xa6
 8006df6:	4619      	mov	r1, r3
 8006df8:	4610      	mov	r0, r2
 8006dfa:	f7fe fb67 	bl	80054cc <RingAdd>
    			HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 8006dfe:	4a1d      	ldr	r2, [pc, #116]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e06:	6858      	ldr	r0, [r3, #4]
 8006e08:	4a1a      	ldr	r2, [pc, #104]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e10:	33a6      	adds	r3, #166	@ 0xa6
 8006e12:	2201      	movs	r2, #1
 8006e14:	4619      	mov	r1, r3
 8006e16:	f7fc fdae 	bl	8003976 <HAL_UART_Receive_IT>
    			xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 8006e1a:	4a16      	ldr	r2, [pc, #88]	@ (8006e74 <HAL_UART_RxCpltCallback+0xc8>)
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e22:	f8d3 40b4 	ldr.w	r4, [r3, #180]	@ 0xb4
 8006e26:	f002 f837 	bl	8008e98 <xTaskGetTickCountFromISR>
 8006e2a:	4602      	mov	r2, r0
 8006e2c:	f107 0308 	add.w	r3, r7, #8
 8006e30:	2100      	movs	r1, #0
 8006e32:	9100      	str	r1, [sp, #0]
 8006e34:	2107      	movs	r1, #7
 8006e36:	4620      	mov	r0, r4
 8006e38:	f003 f802 	bl	8009e40 <xTimerGenericCommand>
    		}
    		break;
 8006e3c:	e009      	b.n	8006e52 <HAL_UART_RxCpltCallback+0xa6>
    for (i = 0; i < numberHandlers; i++ )
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	3301      	adds	r3, #1
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	4b0c      	ldr	r3, [pc, #48]	@ (8006e78 <HAL_UART_RxCpltCallback+0xcc>)
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	461a      	mov	r2, r3
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	dbb6      	blt.n	8006dbe <HAL_UART_RxCpltCallback+0x12>
 8006e50:	e000      	b.n	8006e54 <HAL_UART_RxCpltCallback+0xa8>
    		break;
 8006e52:	bf00      	nop
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8006e54:	68bb      	ldr	r3, [r7, #8]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d007      	beq.n	8006e6a <HAL_UART_RxCpltCallback+0xbe>
 8006e5a:	4b08      	ldr	r3, [pc, #32]	@ (8006e7c <HAL_UART_RxCpltCallback+0xd0>)
 8006e5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006e60:	601a      	str	r2, [r3, #0]
 8006e62:	f3bf 8f4f 	dsb	sy
 8006e66:	f3bf 8f6f 	isb	sy
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 *
	 * */

}
 8006e6a:	bf00      	nop
 8006e6c:	3714      	adds	r7, #20
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	bd90      	pop	{r4, r7, pc}
 8006e72:	bf00      	nop
 8006e74:	20000cfc 	.word	0x20000cfc
 8006e78:	20000d04 	.word	0x20000d04
 8006e7c:	e000ed04 	.word	0xe000ed04

08006e80 <HAL_UART_ErrorCallback>:
 * handled by the HAL
 * */


void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
    int i;

    for (i = 0; i < numberHandlers; i++)
 8006e88:	2300      	movs	r3, #0
 8006e8a:	61fb      	str	r3, [r7, #28]
 8006e8c:	e06a      	b.n	8006f64 <HAL_UART_ErrorCallback+0xe4>
    {
        if (mHandlers[i]->port == huart)
 8006e8e:	4a3b      	ldr	r2, [pc, #236]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006e90:	69fb      	ldr	r3, [r7, #28]
 8006e92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	687a      	ldr	r2, [r7, #4]
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d15f      	bne.n	8006f5e <HAL_UART_ErrorCallback+0xde>
        {
            // Xa tt c c li
            __HAL_UART_CLEAR_OREFLAG(huart);
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	61bb      	str	r3, [r7, #24]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	61bb      	str	r3, [r7, #24]
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	685b      	ldr	r3, [r3, #4]
 8006eb0:	61bb      	str	r3, [r7, #24]
 8006eb2:	69bb      	ldr	r3, [r7, #24]
            __HAL_UART_CLEAR_FEFLAG(huart);
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	617b      	str	r3, [r7, #20]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	617b      	str	r3, [r7, #20]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	617b      	str	r3, [r7, #20]
 8006ec8:	697b      	ldr	r3, [r7, #20]
            __HAL_UART_CLEAR_NEFLAG(huart);
 8006eca:	2300      	movs	r3, #0
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	613b      	str	r3, [r7, #16]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	613b      	str	r3, [r7, #16]
 8006ede:	693b      	ldr	r3, [r7, #16]
            __HAL_UART_CLEAR_PEFLAG(huart);
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	60fb      	str	r3, [r7, #12]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	60fb      	str	r3, [r7, #12]
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	60fb      	str	r3, [r7, #12]
 8006ef4:	68fb      	ldr	r3, [r7, #12]

            if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006ef6:	4a21      	ldr	r2, [pc, #132]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006ef8:	69fb      	ldr	r3, [r7, #28]
 8006efa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006efe:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006f02:	2b04      	cmp	r3, #4
 8006f04:	d135      	bne.n	8006f72 <HAL_UART_ErrorCallback+0xf2>
            {
                HAL_UART_DMAStop(mHandlers[i]->port);
 8006f06:	4a1d      	ldr	r2, [pc, #116]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006f08:	69fb      	ldr	r3, [r7, #28]
 8006f0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f0e:	685b      	ldr	r3, [r3, #4]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f7fc fdc5 	bl	8003aa0 <HAL_UART_DMAStop>

                // Khi ng li DMA
                if(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port,
 8006f16:	4a19      	ldr	r2, [pc, #100]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f1e:	6858      	ldr	r0, [r3, #4]
                    mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) == HAL_OK)
 8006f20:	4a16      	ldr	r2, [pc, #88]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f28:	33c0      	adds	r3, #192	@ 0xc0
                if(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port,
 8006f2a:	2280      	movs	r2, #128	@ 0x80
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	f7fc fe36 	bl	8003b9e <HAL_UARTEx_ReceiveToIdle_DMA>
 8006f32:	4603      	mov	r3, r0
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d11c      	bne.n	8006f72 <HAL_UART_ErrorCallback+0xf2>
                {
                    __HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT);
 8006f38:	4a10      	ldr	r2, [pc, #64]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006f3a:	69fb      	ldr	r3, [r7, #28]
 8006f3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	490c      	ldr	r1, [pc, #48]	@ (8006f7c <HAL_UART_ErrorCallback+0xfc>)
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f022 0204 	bic.w	r2, r2, #4
 8006f5a:	601a      	str	r2, [r3, #0]
                }
            }

            break;
 8006f5c:	e009      	b.n	8006f72 <HAL_UART_ErrorCallback+0xf2>
    for (i = 0; i < numberHandlers; i++)
 8006f5e:	69fb      	ldr	r3, [r7, #28]
 8006f60:	3301      	adds	r3, #1
 8006f62:	61fb      	str	r3, [r7, #28]
 8006f64:	4b06      	ldr	r3, [pc, #24]	@ (8006f80 <HAL_UART_ErrorCallback+0x100>)
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	461a      	mov	r2, r3
 8006f6a:	69fb      	ldr	r3, [r7, #28]
 8006f6c:	4293      	cmp	r3, r2
 8006f6e:	db8e      	blt.n	8006e8e <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 8006f70:	e000      	b.n	8006f74 <HAL_UART_ErrorCallback+0xf4>
            break;
 8006f72:	bf00      	nop
}
 8006f74:	bf00      	nop
 8006f76:	3720      	adds	r7, #32
 8006f78:	46bd      	mov	sp, r7
 8006f7a:	bd80      	pop	{r7, pc}
 8006f7c:	20000cfc 	.word	0x20000cfc
 8006f80:	20000d04 	.word	0x20000d04

08006f84 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b086      	sub	sp, #24
 8006f88:	af02      	add	r7, sp, #8
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	460b      	mov	r3, r1
 8006f8e:	807b      	strh	r3, [r7, #2]
	    BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8006f90:	2300      	movs	r3, #0
 8006f92:	60bb      	str	r3, [r7, #8]
		/* Modbus RTU RX callback BEGIN */
	    int i;
	    for (i = 0; i < numberHandlers; i++ )
 8006f94:	2300      	movs	r3, #0
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	e05f      	b.n	800705a <HAL_UARTEx_RxEventCallback+0xd6>
	    {
	    	if (mHandlers[i]->port == huart  )
 8006f9a:	4a3b      	ldr	r2, [pc, #236]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fa2:	685b      	ldr	r3, [r3, #4]
 8006fa4:	687a      	ldr	r2, [r7, #4]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d154      	bne.n	8007054 <HAL_UARTEx_RxEventCallback+0xd0>
	    	{


	    		if(mHandlers[i]->xTypeHW == USART_HW_DMA)
 8006faa:	4a37      	ldr	r2, [pc, #220]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fb2:	f893 3144 	ldrb.w	r3, [r3, #324]	@ 0x144
 8006fb6:	2b04      	cmp	r3, #4
 8006fb8:	d156      	bne.n	8007068 <HAL_UARTEx_RxEventCallback+0xe4>
	    		{
	    			if(Size) //check if we have received any byte
 8006fba:	887b      	ldrh	r3, [r7, #2]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d053      	beq.n	8007068 <HAL_UARTEx_RxEventCallback+0xe4>
	    			{
		    				mHandlers[i]->xBufferRX.u8available = Size;
 8006fc0:	4a31      	ldr	r2, [pc, #196]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fc8:	887a      	ldrh	r2, [r7, #2]
 8006fca:	b2d2      	uxtb	r2, r2
 8006fcc:	f883 2142 	strb.w	r2, [r3, #322]	@ 0x142
		    				mHandlers[i]->xBufferRX.overflow = false;
 8006fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143

		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006fde:	e007      	b.n	8006ff0 <HAL_UARTEx_RxEventCallback+0x6c>
		    				{
		    					HAL_UART_DMAStop(mHandlers[i]->port);
 8006fe0:	4a29      	ldr	r2, [pc, #164]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f7fc fd58 	bl	8003aa0 <HAL_UART_DMAStop>
		    				while(HAL_UARTEx_ReceiveToIdle_DMA(mHandlers[i]->port, mHandlers[i]->xBufferRX.uxBuffer, MAX_BUFFER) != HAL_OK)
 8006ff0:	4a25      	ldr	r2, [pc, #148]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ff8:	6858      	ldr	r0, [r3, #4]
 8006ffa:	4a23      	ldr	r2, [pc, #140]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007002:	33c0      	adds	r3, #192	@ 0xc0
 8007004:	2280      	movs	r2, #128	@ 0x80
 8007006:	4619      	mov	r1, r3
 8007008:	f7fc fdc9 	bl	8003b9e <HAL_UARTEx_ReceiveToIdle_DMA>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1e6      	bne.n	8006fe0 <HAL_UARTEx_RxEventCallback+0x5c>

		    				}
		    				__HAL_DMA_DISABLE_IT(mHandlers[i]->port->hdmarx, DMA_IT_HT); // we don't need half-transfer interrupt
 8007012:	4a1d      	ldr	r2, [pc, #116]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	4919      	ldr	r1, [pc, #100]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800702a:	685b      	ldr	r3, [r3, #4]
 800702c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 0204 	bic.w	r2, r2, #4
 8007034:	601a      	str	r2, [r3, #0]

		    				xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0 , eSetValueWithOverwrite, &xHigherPriorityTaskWoken);
 8007036:	4a14      	ldr	r2, [pc, #80]	@ (8007088 <HAL_UARTEx_RxEventCallback+0x104>)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800703e:	f8d3 00b0 	ldr.w	r0, [r3, #176]	@ 0xb0
 8007042:	f107 0308 	add.w	r3, r7, #8
 8007046:	9300      	str	r3, [sp, #0]
 8007048:	2300      	movs	r3, #0
 800704a:	2203      	movs	r2, #3
 800704c:	2100      	movs	r1, #0
 800704e:	f002 fd15 	bl	8009a7c <xTaskGenericNotifyFromISR>
	    			}
	    		}

	    		break;
 8007052:	e009      	b.n	8007068 <HAL_UARTEx_RxEventCallback+0xe4>
	    for (i = 0; i < numberHandlers; i++ )
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	3301      	adds	r3, #1
 8007058:	60fb      	str	r3, [r7, #12]
 800705a:	4b0c      	ldr	r3, [pc, #48]	@ (800708c <HAL_UARTEx_RxEventCallback+0x108>)
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	461a      	mov	r2, r3
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	4293      	cmp	r3, r2
 8007064:	db99      	blt.n	8006f9a <HAL_UARTEx_RxEventCallback+0x16>
 8007066:	e000      	b.n	800706a <HAL_UARTEx_RxEventCallback+0xe6>
	    		break;
 8007068:	bf00      	nop
	    	}
	    }
	    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 800706a:	68bb      	ldr	r3, [r7, #8]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d007      	beq.n	8007080 <HAL_UARTEx_RxEventCallback+0xfc>
 8007070:	4b07      	ldr	r3, [pc, #28]	@ (8007090 <HAL_UARTEx_RxEventCallback+0x10c>)
 8007072:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007076:	601a      	str	r2, [r3, #0]
 8007078:	f3bf 8f4f 	dsb	sy
 800707c:	f3bf 8f6f 	isb	sy
}
 8007080:	bf00      	nop
 8007082:	3710      	adds	r7, #16
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}
 8007088:	20000cfc 	.word	0x20000cfc
 800708c:	20000d04 	.word	0x20000d04
 8007090:	e000ed04 	.word	0xe000ed04

08007094 <__NVIC_SetPriority>:
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
 800709a:	4603      	mov	r3, r0
 800709c:	6039      	str	r1, [r7, #0]
 800709e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80070a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	db0a      	blt.n	80070be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	b2da      	uxtb	r2, r3
 80070ac:	490c      	ldr	r1, [pc, #48]	@ (80070e0 <__NVIC_SetPriority+0x4c>)
 80070ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80070b2:	0112      	lsls	r2, r2, #4
 80070b4:	b2d2      	uxtb	r2, r2
 80070b6:	440b      	add	r3, r1
 80070b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80070bc:	e00a      	b.n	80070d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	b2da      	uxtb	r2, r3
 80070c2:	4908      	ldr	r1, [pc, #32]	@ (80070e4 <__NVIC_SetPriority+0x50>)
 80070c4:	79fb      	ldrb	r3, [r7, #7]
 80070c6:	f003 030f 	and.w	r3, r3, #15
 80070ca:	3b04      	subs	r3, #4
 80070cc:	0112      	lsls	r2, r2, #4
 80070ce:	b2d2      	uxtb	r2, r2
 80070d0:	440b      	add	r3, r1
 80070d2:	761a      	strb	r2, [r3, #24]
}
 80070d4:	bf00      	nop
 80070d6:	370c      	adds	r7, #12
 80070d8:	46bd      	mov	sp, r7
 80070da:	bc80      	pop	{r7}
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop
 80070e0:	e000e100 	.word	0xe000e100
 80070e4:	e000ed00 	.word	0xe000ed00

080070e8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80070e8:	b580      	push	{r7, lr}
 80070ea:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80070ec:	4b05      	ldr	r3, [pc, #20]	@ (8007104 <SysTick_Handler+0x1c>)
 80070ee:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80070f0:	f002 fa28 	bl	8009544 <xTaskGetSchedulerState>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d001      	beq.n	80070fe <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80070fa:	f003 fb1d 	bl	800a738 <xPortSysTickHandler>
  }
}
 80070fe:	bf00      	nop
 8007100:	bd80      	pop	{r7, pc}
 8007102:	bf00      	nop
 8007104:	e000e010 	.word	0xe000e010

08007108 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007108:	b580      	push	{r7, lr}
 800710a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800710c:	2100      	movs	r1, #0
 800710e:	f06f 0004 	mvn.w	r0, #4
 8007112:	f7ff ffbf 	bl	8007094 <__NVIC_SetPriority>
#endif
}
 8007116:	bf00      	nop
 8007118:	bd80      	pop	{r7, pc}
	...

0800711c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800711c:	b480      	push	{r7}
 800711e:	b083      	sub	sp, #12
 8007120:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007122:	f3ef 8305 	mrs	r3, IPSR
 8007126:	603b      	str	r3, [r7, #0]
  return(result);
 8007128:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800712e:	f06f 0305 	mvn.w	r3, #5
 8007132:	607b      	str	r3, [r7, #4]
 8007134:	e00c      	b.n	8007150 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007136:	4b09      	ldr	r3, [pc, #36]	@ (800715c <osKernelInitialize+0x40>)
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2b00      	cmp	r3, #0
 800713c:	d105      	bne.n	800714a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800713e:	4b07      	ldr	r3, [pc, #28]	@ (800715c <osKernelInitialize+0x40>)
 8007140:	2201      	movs	r2, #1
 8007142:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007144:	2300      	movs	r3, #0
 8007146:	607b      	str	r3, [r7, #4]
 8007148:	e002      	b.n	8007150 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800714a:	f04f 33ff 	mov.w	r3, #4294967295
 800714e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007150:	687b      	ldr	r3, [r7, #4]
}
 8007152:	4618      	mov	r0, r3
 8007154:	370c      	adds	r7, #12
 8007156:	46bd      	mov	sp, r7
 8007158:	bc80      	pop	{r7}
 800715a:	4770      	bx	lr
 800715c:	20000d08 	.word	0x20000d08

08007160 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007166:	f3ef 8305 	mrs	r3, IPSR
 800716a:	603b      	str	r3, [r7, #0]
  return(result);
 800716c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800716e:	2b00      	cmp	r3, #0
 8007170:	d003      	beq.n	800717a <osKernelStart+0x1a>
    stat = osErrorISR;
 8007172:	f06f 0305 	mvn.w	r3, #5
 8007176:	607b      	str	r3, [r7, #4]
 8007178:	e010      	b.n	800719c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800717a:	4b0b      	ldr	r3, [pc, #44]	@ (80071a8 <osKernelStart+0x48>)
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	2b01      	cmp	r3, #1
 8007180:	d109      	bne.n	8007196 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007182:	f7ff ffc1 	bl	8007108 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007186:	4b08      	ldr	r3, [pc, #32]	@ (80071a8 <osKernelStart+0x48>)
 8007188:	2202      	movs	r2, #2
 800718a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800718c:	f001 fd5a 	bl	8008c44 <vTaskStartScheduler>
      stat = osOK;
 8007190:	2300      	movs	r3, #0
 8007192:	607b      	str	r3, [r7, #4]
 8007194:	e002      	b.n	800719c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007196:	f04f 33ff 	mov.w	r3, #4294967295
 800719a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800719c:	687b      	ldr	r3, [r7, #4]
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20000d08 	.word	0x20000d08

080071ac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b08e      	sub	sp, #56	@ 0x38
 80071b0:	af04      	add	r7, sp, #16
 80071b2:	60f8      	str	r0, [r7, #12]
 80071b4:	60b9      	str	r1, [r7, #8]
 80071b6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80071b8:	2300      	movs	r3, #0
 80071ba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071bc:	f3ef 8305 	mrs	r3, IPSR
 80071c0:	617b      	str	r3, [r7, #20]
  return(result);
 80071c2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d17e      	bne.n	80072c6 <osThreadNew+0x11a>
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d07b      	beq.n	80072c6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80071ce:	2380      	movs	r3, #128	@ 0x80
 80071d0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80071d2:	2318      	movs	r3, #24
 80071d4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80071d6:	2300      	movs	r3, #0
 80071d8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80071da:	f04f 33ff 	mov.w	r3, #4294967295
 80071de:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d045      	beq.n	8007272 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <osThreadNew+0x48>
        name = attr->name;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	699b      	ldr	r3, [r3, #24]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d002      	beq.n	8007202 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	699b      	ldr	r3, [r3, #24]
 8007200:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007202:	69fb      	ldr	r3, [r7, #28]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d008      	beq.n	800721a <osThreadNew+0x6e>
 8007208:	69fb      	ldr	r3, [r7, #28]
 800720a:	2b38      	cmp	r3, #56	@ 0x38
 800720c:	d805      	bhi.n	800721a <osThreadNew+0x6e>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	685b      	ldr	r3, [r3, #4]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d001      	beq.n	800721e <osThreadNew+0x72>
        return (NULL);
 800721a:	2300      	movs	r3, #0
 800721c:	e054      	b.n	80072c8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	695b      	ldr	r3, [r3, #20]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d003      	beq.n	800722e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	695b      	ldr	r3, [r3, #20]
 800722a:	089b      	lsrs	r3, r3, #2
 800722c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	689b      	ldr	r3, [r3, #8]
 8007232:	2b00      	cmp	r3, #0
 8007234:	d00e      	beq.n	8007254 <osThreadNew+0xa8>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	68db      	ldr	r3, [r3, #12]
 800723a:	2ba7      	cmp	r3, #167	@ 0xa7
 800723c:	d90a      	bls.n	8007254 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007242:	2b00      	cmp	r3, #0
 8007244:	d006      	beq.n	8007254 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	695b      	ldr	r3, [r3, #20]
 800724a:	2b00      	cmp	r3, #0
 800724c:	d002      	beq.n	8007254 <osThreadNew+0xa8>
        mem = 1;
 800724e:	2301      	movs	r3, #1
 8007250:	61bb      	str	r3, [r7, #24]
 8007252:	e010      	b.n	8007276 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	689b      	ldr	r3, [r3, #8]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10c      	bne.n	8007276 <osThreadNew+0xca>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d108      	bne.n	8007276 <osThreadNew+0xca>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	691b      	ldr	r3, [r3, #16]
 8007268:	2b00      	cmp	r3, #0
 800726a:	d104      	bne.n	8007276 <osThreadNew+0xca>
          mem = 0;
 800726c:	2300      	movs	r3, #0
 800726e:	61bb      	str	r3, [r7, #24]
 8007270:	e001      	b.n	8007276 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007272:	2300      	movs	r3, #0
 8007274:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007276:	69bb      	ldr	r3, [r7, #24]
 8007278:	2b01      	cmp	r3, #1
 800727a:	d110      	bne.n	800729e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007280:	687a      	ldr	r2, [r7, #4]
 8007282:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007284:	9202      	str	r2, [sp, #8]
 8007286:	9301      	str	r3, [sp, #4]
 8007288:	69fb      	ldr	r3, [r7, #28]
 800728a:	9300      	str	r3, [sp, #0]
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	6a3a      	ldr	r2, [r7, #32]
 8007290:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f001 fae2 	bl	800885c <xTaskCreateStatic>
 8007298:	4603      	mov	r3, r0
 800729a:	613b      	str	r3, [r7, #16]
 800729c:	e013      	b.n	80072c6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d110      	bne.n	80072c6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	f107 0310 	add.w	r3, r7, #16
 80072ac:	9301      	str	r3, [sp, #4]
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	9300      	str	r3, [sp, #0]
 80072b2:	68bb      	ldr	r3, [r7, #8]
 80072b4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072b6:	68f8      	ldr	r0, [r7, #12]
 80072b8:	f001 fb30 	bl	800891c <xTaskCreate>
 80072bc:	4603      	mov	r3, r0
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d001      	beq.n	80072c6 <osThreadNew+0x11a>
            hTask = NULL;
 80072c2:	2300      	movs	r3, #0
 80072c4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80072c6:	693b      	ldr	r3, [r7, #16]
}
 80072c8:	4618      	mov	r0, r3
 80072ca:	3728      	adds	r7, #40	@ 0x28
 80072cc:	46bd      	mov	sp, r7
 80072ce:	bd80      	pop	{r7, pc}

080072d0 <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b082      	sub	sp, #8
 80072d4:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 80072d6:	f002 f927 	bl	8009528 <xTaskGetCurrentTaskHandle>
 80072da:	6078      	str	r0, [r7, #4]

  return (id);
 80072dc:	687b      	ldr	r3, [r7, #4]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3708      	adds	r7, #8
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}

080072e6 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80072e6:	b580      	push	{r7, lr}
 80072e8:	b084      	sub	sp, #16
 80072ea:	af00      	add	r7, sp, #0
 80072ec:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072ee:	f3ef 8305 	mrs	r3, IPSR
 80072f2:	60bb      	str	r3, [r7, #8]
  return(result);
 80072f4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d003      	beq.n	8007302 <osDelay+0x1c>
    stat = osErrorISR;
 80072fa:	f06f 0305 	mvn.w	r3, #5
 80072fe:	60fb      	str	r3, [r7, #12]
 8007300:	e007      	b.n	8007312 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007302:	2300      	movs	r3, #0
 8007304:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d002      	beq.n	8007312 <osDelay+0x2c>
      vTaskDelay(ticks);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f001 fc63 	bl	8008bd8 <vTaskDelay>
    }
  }

  return (stat);
 8007312:	68fb      	ldr	r3, [r7, #12]
}
 8007314:	4618      	mov	r0, r3
 8007316:	3710      	adds	r7, #16
 8007318:	46bd      	mov	sp, r7
 800731a:	bd80      	pop	{r7, pc}

0800731c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800731c:	b580      	push	{r7, lr}
 800731e:	b08a      	sub	sp, #40	@ 0x28
 8007320:	af02      	add	r7, sp, #8
 8007322:	60f8      	str	r0, [r7, #12]
 8007324:	60b9      	str	r1, [r7, #8]
 8007326:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007328:	2300      	movs	r3, #0
 800732a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800732c:	f3ef 8305 	mrs	r3, IPSR
 8007330:	613b      	str	r3, [r7, #16]
  return(result);
 8007332:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007334:	2b00      	cmp	r3, #0
 8007336:	d175      	bne.n	8007424 <osSemaphoreNew+0x108>
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d072      	beq.n	8007424 <osSemaphoreNew+0x108>
 800733e:	68ba      	ldr	r2, [r7, #8]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	429a      	cmp	r2, r3
 8007344:	d86e      	bhi.n	8007424 <osSemaphoreNew+0x108>
    mem = -1;
 8007346:	f04f 33ff 	mov.w	r3, #4294967295
 800734a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d015      	beq.n	800737e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	689b      	ldr	r3, [r3, #8]
 8007356:	2b00      	cmp	r3, #0
 8007358:	d006      	beq.n	8007368 <osSemaphoreNew+0x4c>
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	68db      	ldr	r3, [r3, #12]
 800735e:	2b4f      	cmp	r3, #79	@ 0x4f
 8007360:	d902      	bls.n	8007368 <osSemaphoreNew+0x4c>
        mem = 1;
 8007362:	2301      	movs	r3, #1
 8007364:	61bb      	str	r3, [r7, #24]
 8007366:	e00c      	b.n	8007382 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	689b      	ldr	r3, [r3, #8]
 800736c:	2b00      	cmp	r3, #0
 800736e:	d108      	bne.n	8007382 <osSemaphoreNew+0x66>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	68db      	ldr	r3, [r3, #12]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d104      	bne.n	8007382 <osSemaphoreNew+0x66>
          mem = 0;
 8007378:	2300      	movs	r3, #0
 800737a:	61bb      	str	r3, [r7, #24]
 800737c:	e001      	b.n	8007382 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800737e:	2300      	movs	r3, #0
 8007380:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007388:	d04c      	beq.n	8007424 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2b01      	cmp	r3, #1
 800738e:	d128      	bne.n	80073e2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007390:	69bb      	ldr	r3, [r7, #24]
 8007392:	2b01      	cmp	r3, #1
 8007394:	d10a      	bne.n	80073ac <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	2203      	movs	r2, #3
 800739c:	9200      	str	r2, [sp, #0]
 800739e:	2200      	movs	r2, #0
 80073a0:	2100      	movs	r1, #0
 80073a2:	2001      	movs	r0, #1
 80073a4:	f000 fa9a 	bl	80078dc <xQueueGenericCreateStatic>
 80073a8:	61f8      	str	r0, [r7, #28]
 80073aa:	e005      	b.n	80073b8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80073ac:	2203      	movs	r2, #3
 80073ae:	2100      	movs	r1, #0
 80073b0:	2001      	movs	r0, #1
 80073b2:	f000 fb10 	bl	80079d6 <xQueueGenericCreate>
 80073b6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d022      	beq.n	8007404 <osSemaphoreNew+0xe8>
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d01f      	beq.n	8007404 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80073c4:	2300      	movs	r3, #0
 80073c6:	2200      	movs	r2, #0
 80073c8:	2100      	movs	r1, #0
 80073ca:	69f8      	ldr	r0, [r7, #28]
 80073cc:	f000 fbd0 	bl	8007b70 <xQueueGenericSend>
 80073d0:	4603      	mov	r3, r0
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d016      	beq.n	8007404 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80073d6:	69f8      	ldr	r0, [r7, #28]
 80073d8:	f001 f86e 	bl	80084b8 <vQueueDelete>
            hSemaphore = NULL;
 80073dc:	2300      	movs	r3, #0
 80073de:	61fb      	str	r3, [r7, #28]
 80073e0:	e010      	b.n	8007404 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d108      	bne.n	80073fa <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	689b      	ldr	r3, [r3, #8]
 80073ec:	461a      	mov	r2, r3
 80073ee:	68b9      	ldr	r1, [r7, #8]
 80073f0:	68f8      	ldr	r0, [r7, #12]
 80073f2:	f000 fb4e 	bl	8007a92 <xQueueCreateCountingSemaphoreStatic>
 80073f6:	61f8      	str	r0, [r7, #28]
 80073f8:	e004      	b.n	8007404 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80073fa:	68b9      	ldr	r1, [r7, #8]
 80073fc:	68f8      	ldr	r0, [r7, #12]
 80073fe:	f000 fb81 	bl	8007b04 <xQueueCreateCountingSemaphore>
 8007402:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007404:	69fb      	ldr	r3, [r7, #28]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00c      	beq.n	8007424 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d003      	beq.n	8007418 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	617b      	str	r3, [r7, #20]
 8007416:	e001      	b.n	800741c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800741c:	6979      	ldr	r1, [r7, #20]
 800741e:	69f8      	ldr	r0, [r7, #28]
 8007420:	f001 f996 	bl	8008750 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007424:	69fb      	ldr	r3, [r7, #28]
}
 8007426:	4618      	mov	r0, r3
 8007428:	3720      	adds	r7, #32
 800742a:	46bd      	mov	sp, r7
 800742c:	bd80      	pop	{r7, pc}
	...

08007430 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007430:	b580      	push	{r7, lr}
 8007432:	b086      	sub	sp, #24
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]
 8007438:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800743e:	2300      	movs	r3, #0
 8007440:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d103      	bne.n	8007450 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007448:	f06f 0303 	mvn.w	r3, #3
 800744c:	617b      	str	r3, [r7, #20]
 800744e:	e039      	b.n	80074c4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007450:	f3ef 8305 	mrs	r3, IPSR
 8007454:	60fb      	str	r3, [r7, #12]
  return(result);
 8007456:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007458:	2b00      	cmp	r3, #0
 800745a:	d022      	beq.n	80074a2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d003      	beq.n	800746a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007462:	f06f 0303 	mvn.w	r3, #3
 8007466:	617b      	str	r3, [r7, #20]
 8007468:	e02c      	b.n	80074c4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800746a:	2300      	movs	r3, #0
 800746c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800746e:	f107 0308 	add.w	r3, r7, #8
 8007472:	461a      	mov	r2, r3
 8007474:	2100      	movs	r1, #0
 8007476:	6938      	ldr	r0, [r7, #16]
 8007478:	f000 ff9c 	bl	80083b4 <xQueueReceiveFromISR>
 800747c:	4603      	mov	r3, r0
 800747e:	2b01      	cmp	r3, #1
 8007480:	d003      	beq.n	800748a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007482:	f06f 0302 	mvn.w	r3, #2
 8007486:	617b      	str	r3, [r7, #20]
 8007488:	e01c      	b.n	80074c4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d019      	beq.n	80074c4 <osSemaphoreAcquire+0x94>
 8007490:	4b0f      	ldr	r3, [pc, #60]	@ (80074d0 <osSemaphoreAcquire+0xa0>)
 8007492:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007496:	601a      	str	r2, [r3, #0]
 8007498:	f3bf 8f4f 	dsb	sy
 800749c:	f3bf 8f6f 	isb	sy
 80074a0:	e010      	b.n	80074c4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80074a2:	6839      	ldr	r1, [r7, #0]
 80074a4:	6938      	ldr	r0, [r7, #16]
 80074a6:	f000 fe75 	bl	8008194 <xQueueSemaphoreTake>
 80074aa:	4603      	mov	r3, r0
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d009      	beq.n	80074c4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d003      	beq.n	80074be <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80074b6:	f06f 0301 	mvn.w	r3, #1
 80074ba:	617b      	str	r3, [r7, #20]
 80074bc:	e002      	b.n	80074c4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80074be:	f06f 0302 	mvn.w	r3, #2
 80074c2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80074c4:	697b      	ldr	r3, [r7, #20]
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	3718      	adds	r7, #24
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop
 80074d0:	e000ed04 	.word	0xe000ed04

080074d4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b086      	sub	sp, #24
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80074e4:	693b      	ldr	r3, [r7, #16]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d103      	bne.n	80074f2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80074ea:	f06f 0303 	mvn.w	r3, #3
 80074ee:	617b      	str	r3, [r7, #20]
 80074f0:	e02c      	b.n	800754c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80074f2:	f3ef 8305 	mrs	r3, IPSR
 80074f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80074f8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d01a      	beq.n	8007534 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80074fe:	2300      	movs	r3, #0
 8007500:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007502:	f107 0308 	add.w	r3, r7, #8
 8007506:	4619      	mov	r1, r3
 8007508:	6938      	ldr	r0, [r7, #16]
 800750a:	f000 fcd1 	bl	8007eb0 <xQueueGiveFromISR>
 800750e:	4603      	mov	r3, r0
 8007510:	2b01      	cmp	r3, #1
 8007512:	d003      	beq.n	800751c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007514:	f06f 0302 	mvn.w	r3, #2
 8007518:	617b      	str	r3, [r7, #20]
 800751a:	e017      	b.n	800754c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	2b00      	cmp	r3, #0
 8007520:	d014      	beq.n	800754c <osSemaphoreRelease+0x78>
 8007522:	4b0d      	ldr	r3, [pc, #52]	@ (8007558 <osSemaphoreRelease+0x84>)
 8007524:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007528:	601a      	str	r2, [r3, #0]
 800752a:	f3bf 8f4f 	dsb	sy
 800752e:	f3bf 8f6f 	isb	sy
 8007532:	e00b      	b.n	800754c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007534:	2300      	movs	r3, #0
 8007536:	2200      	movs	r2, #0
 8007538:	2100      	movs	r1, #0
 800753a:	6938      	ldr	r0, [r7, #16]
 800753c:	f000 fb18 	bl	8007b70 <xQueueGenericSend>
 8007540:	4603      	mov	r3, r0
 8007542:	2b01      	cmp	r3, #1
 8007544:	d002      	beq.n	800754c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007546:	f06f 0302 	mvn.w	r3, #2
 800754a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800754c:	697b      	ldr	r3, [r7, #20]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3718      	adds	r7, #24
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
 8007556:	bf00      	nop
 8007558:	e000ed04 	.word	0xe000ed04

0800755c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	@ 0x28
 8007560:	af02      	add	r7, sp, #8
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007568:	2300      	movs	r3, #0
 800756a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800756c:	f3ef 8305 	mrs	r3, IPSR
 8007570:	613b      	str	r3, [r7, #16]
  return(result);
 8007572:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007574:	2b00      	cmp	r3, #0
 8007576:	d15f      	bne.n	8007638 <osMessageQueueNew+0xdc>
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d05c      	beq.n	8007638 <osMessageQueueNew+0xdc>
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d059      	beq.n	8007638 <osMessageQueueNew+0xdc>
    mem = -1;
 8007584:	f04f 33ff 	mov.w	r3, #4294967295
 8007588:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d029      	beq.n	80075e4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	689b      	ldr	r3, [r3, #8]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d012      	beq.n	80075be <osMessageQueueNew+0x62>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	2b4f      	cmp	r3, #79	@ 0x4f
 800759e:	d90e      	bls.n	80075be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d00a      	beq.n	80075be <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	695a      	ldr	r2, [r3, #20]
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	68b9      	ldr	r1, [r7, #8]
 80075b0:	fb01 f303 	mul.w	r3, r1, r3
 80075b4:	429a      	cmp	r2, r3
 80075b6:	d302      	bcc.n	80075be <osMessageQueueNew+0x62>
        mem = 1;
 80075b8:	2301      	movs	r3, #1
 80075ba:	61bb      	str	r3, [r7, #24]
 80075bc:	e014      	b.n	80075e8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	689b      	ldr	r3, [r3, #8]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d110      	bne.n	80075e8 <osMessageQueueNew+0x8c>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	68db      	ldr	r3, [r3, #12]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d10c      	bne.n	80075e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d108      	bne.n	80075e8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	695b      	ldr	r3, [r3, #20]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d104      	bne.n	80075e8 <osMessageQueueNew+0x8c>
          mem = 0;
 80075de:	2300      	movs	r3, #0
 80075e0:	61bb      	str	r3, [r7, #24]
 80075e2:	e001      	b.n	80075e8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80075e4:	2300      	movs	r3, #0
 80075e6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80075e8:	69bb      	ldr	r3, [r7, #24]
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d10b      	bne.n	8007606 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	691a      	ldr	r2, [r3, #16]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	689b      	ldr	r3, [r3, #8]
 80075f6:	2100      	movs	r1, #0
 80075f8:	9100      	str	r1, [sp, #0]
 80075fa:	68b9      	ldr	r1, [r7, #8]
 80075fc:	68f8      	ldr	r0, [r7, #12]
 80075fe:	f000 f96d 	bl	80078dc <xQueueGenericCreateStatic>
 8007602:	61f8      	str	r0, [r7, #28]
 8007604:	e008      	b.n	8007618 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007606:	69bb      	ldr	r3, [r7, #24]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d105      	bne.n	8007618 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800760c:	2200      	movs	r2, #0
 800760e:	68b9      	ldr	r1, [r7, #8]
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	f000 f9e0 	bl	80079d6 <xQueueGenericCreate>
 8007616:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007618:	69fb      	ldr	r3, [r7, #28]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00c      	beq.n	8007638 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d003      	beq.n	800762c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	617b      	str	r3, [r7, #20]
 800762a:	e001      	b.n	8007630 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800762c:	2300      	movs	r3, #0
 800762e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007630:	6979      	ldr	r1, [r7, #20]
 8007632:	69f8      	ldr	r0, [r7, #28]
 8007634:	f001 f88c 	bl	8008750 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007638:	69fb      	ldr	r3, [r7, #28]
}
 800763a:	4618      	mov	r0, r3
 800763c:	3720      	adds	r7, #32
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
	...

08007644 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	60f8      	str	r0, [r7, #12]
 800764c:	60b9      	str	r1, [r7, #8]
 800764e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	4a06      	ldr	r2, [pc, #24]	@ (800766c <vApplicationGetIdleTaskMemory+0x28>)
 8007654:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	4a05      	ldr	r2, [pc, #20]	@ (8007670 <vApplicationGetIdleTaskMemory+0x2c>)
 800765a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2280      	movs	r2, #128	@ 0x80
 8007660:	601a      	str	r2, [r3, #0]
}
 8007662:	bf00      	nop
 8007664:	3714      	adds	r7, #20
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr
 800766c:	20000d0c 	.word	0x20000d0c
 8007670:	20000db4 	.word	0x20000db4

08007674 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007674:	b480      	push	{r7}
 8007676:	b085      	sub	sp, #20
 8007678:	af00      	add	r7, sp, #0
 800767a:	60f8      	str	r0, [r7, #12]
 800767c:	60b9      	str	r1, [r7, #8]
 800767e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	4a07      	ldr	r2, [pc, #28]	@ (80076a0 <vApplicationGetTimerTaskMemory+0x2c>)
 8007684:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	4a06      	ldr	r2, [pc, #24]	@ (80076a4 <vApplicationGetTimerTaskMemory+0x30>)
 800768a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007692:	601a      	str	r2, [r3, #0]
}
 8007694:	bf00      	nop
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	bc80      	pop	{r7}
 800769c:	4770      	bx	lr
 800769e:	bf00      	nop
 80076a0:	20000fb4 	.word	0x20000fb4
 80076a4:	2000105c 	.word	0x2000105c

080076a8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80076a8:	b480      	push	{r7}
 80076aa:	b083      	sub	sp, #12
 80076ac:	af00      	add	r7, sp, #0
 80076ae:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	f103 0208 	add.w	r2, r3, #8
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	f04f 32ff 	mov.w	r2, #4294967295
 80076c0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f103 0208 	add.w	r2, r3, #8
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	f103 0208 	add.w	r2, r3, #8
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80076dc:	bf00      	nop
 80076de:	370c      	adds	r7, #12
 80076e0:	46bd      	mov	sp, r7
 80076e2:	bc80      	pop	{r7}
 80076e4:	4770      	bx	lr

080076e6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80076e6:	b480      	push	{r7}
 80076e8:	b083      	sub	sp, #12
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80076f4:	bf00      	nop
 80076f6:	370c      	adds	r7, #12
 80076f8:	46bd      	mov	sp, r7
 80076fa:	bc80      	pop	{r7}
 80076fc:	4770      	bx	lr

080076fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80076fe:	b480      	push	{r7}
 8007700:	b085      	sub	sp, #20
 8007702:	af00      	add	r7, sp, #0
 8007704:	6078      	str	r0, [r7, #4]
 8007706:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	68fa      	ldr	r2, [r7, #12]
 8007712:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	689a      	ldr	r2, [r3, #8]
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	683a      	ldr	r2, [r7, #0]
 8007722:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	687a      	ldr	r2, [r7, #4]
 800772e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	601a      	str	r2, [r3, #0]
}
 800773a:	bf00      	nop
 800773c:	3714      	adds	r7, #20
 800773e:	46bd      	mov	sp, r7
 8007740:	bc80      	pop	{r7}
 8007742:	4770      	bx	lr

08007744 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007744:	b480      	push	{r7}
 8007746:	b085      	sub	sp, #20
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]
 800774c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f1b3 3fff 	cmp.w	r3, #4294967295
 800775a:	d103      	bne.n	8007764 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	60fb      	str	r3, [r7, #12]
 8007762:	e00c      	b.n	800777e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	3308      	adds	r3, #8
 8007768:	60fb      	str	r3, [r7, #12]
 800776a:	e002      	b.n	8007772 <vListInsert+0x2e>
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	60fb      	str	r3, [r7, #12]
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	685b      	ldr	r3, [r3, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	68ba      	ldr	r2, [r7, #8]
 800777a:	429a      	cmp	r2, r3
 800777c:	d2f6      	bcs.n	800776c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	685a      	ldr	r2, [r3, #4]
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007786:	683b      	ldr	r3, [r7, #0]
 8007788:	685b      	ldr	r3, [r3, #4]
 800778a:	683a      	ldr	r2, [r7, #0]
 800778c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	68fa      	ldr	r2, [r7, #12]
 8007792:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	683a      	ldr	r2, [r7, #0]
 8007798:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	687a      	ldr	r2, [r7, #4]
 800779e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	1c5a      	adds	r2, r3, #1
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	601a      	str	r2, [r3, #0]
}
 80077aa:	bf00      	nop
 80077ac:	3714      	adds	r7, #20
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bc80      	pop	{r7}
 80077b2:	4770      	bx	lr

080077b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80077b4:	b480      	push	{r7}
 80077b6:	b085      	sub	sp, #20
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	691b      	ldr	r3, [r3, #16]
 80077c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	687a      	ldr	r2, [r7, #4]
 80077c8:	6892      	ldr	r2, [r2, #8]
 80077ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689b      	ldr	r3, [r3, #8]
 80077d0:	687a      	ldr	r2, [r7, #4]
 80077d2:	6852      	ldr	r2, [r2, #4]
 80077d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	685b      	ldr	r3, [r3, #4]
 80077da:	687a      	ldr	r2, [r7, #4]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d103      	bne.n	80077e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	689a      	ldr	r2, [r3, #8]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2200      	movs	r2, #0
 80077ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	1e5a      	subs	r2, r3, #1
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	3714      	adds	r7, #20
 8007800:	46bd      	mov	sp, r7
 8007802:	bc80      	pop	{r7}
 8007804:	4770      	bx	lr
	...

08007808 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007808:	b580      	push	{r7, lr}
 800780a:	b084      	sub	sp, #16
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d10b      	bne.n	8007834 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800781c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007820:	f383 8811 	msr	BASEPRI, r3
 8007824:	f3bf 8f6f 	isb	sy
 8007828:	f3bf 8f4f 	dsb	sy
 800782c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800782e:	bf00      	nop
 8007830:	bf00      	nop
 8007832:	e7fd      	b.n	8007830 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007834:	f002 ff02 	bl	800a63c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681a      	ldr	r2, [r3, #0]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007840:	68f9      	ldr	r1, [r7, #12]
 8007842:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007844:	fb01 f303 	mul.w	r3, r1, r3
 8007848:	441a      	add	r2, r3
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	2200      	movs	r2, #0
 8007852:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	681a      	ldr	r2, [r3, #0]
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007864:	3b01      	subs	r3, #1
 8007866:	68f9      	ldr	r1, [r7, #12]
 8007868:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800786a:	fb01 f303 	mul.w	r3, r1, r3
 800786e:	441a      	add	r2, r3
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	22ff      	movs	r2, #255	@ 0xff
 8007878:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	22ff      	movs	r2, #255	@ 0xff
 8007880:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d114      	bne.n	80078b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d01a      	beq.n	80078c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	3310      	adds	r3, #16
 8007896:	4618      	mov	r0, r3
 8007898:	f001 fc80 	bl	800919c <xTaskRemoveFromEventList>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d012      	beq.n	80078c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80078a2:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <xQueueGenericReset+0xd0>)
 80078a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078a8:	601a      	str	r2, [r3, #0]
 80078aa:	f3bf 8f4f 	dsb	sy
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	e009      	b.n	80078c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3310      	adds	r3, #16
 80078b8:	4618      	mov	r0, r3
 80078ba:	f7ff fef5 	bl	80076a8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	3324      	adds	r3, #36	@ 0x24
 80078c2:	4618      	mov	r0, r3
 80078c4:	f7ff fef0 	bl	80076a8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80078c8:	f002 fee8 	bl	800a69c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80078cc:	2301      	movs	r3, #1
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3710      	adds	r7, #16
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	e000ed04 	.word	0xe000ed04

080078dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b08e      	sub	sp, #56	@ 0x38
 80078e0:	af02      	add	r7, sp, #8
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	60b9      	str	r1, [r7, #8]
 80078e6:	607a      	str	r2, [r7, #4]
 80078e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	d10b      	bne.n	8007908 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80078f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078f4:	f383 8811 	msr	BASEPRI, r3
 80078f8:	f3bf 8f6f 	isb	sy
 80078fc:	f3bf 8f4f 	dsb	sy
 8007900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007902:	bf00      	nop
 8007904:	bf00      	nop
 8007906:	e7fd      	b.n	8007904 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d10b      	bne.n	8007926 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800790e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007912:	f383 8811 	msr	BASEPRI, r3
 8007916:	f3bf 8f6f 	isb	sy
 800791a:	f3bf 8f4f 	dsb	sy
 800791e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007920:	bf00      	nop
 8007922:	bf00      	nop
 8007924:	e7fd      	b.n	8007922 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d002      	beq.n	8007932 <xQueueGenericCreateStatic+0x56>
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d001      	beq.n	8007936 <xQueueGenericCreateStatic+0x5a>
 8007932:	2301      	movs	r3, #1
 8007934:	e000      	b.n	8007938 <xQueueGenericCreateStatic+0x5c>
 8007936:	2300      	movs	r3, #0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d10b      	bne.n	8007954 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800793c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007940:	f383 8811 	msr	BASEPRI, r3
 8007944:	f3bf 8f6f 	isb	sy
 8007948:	f3bf 8f4f 	dsb	sy
 800794c:	623b      	str	r3, [r7, #32]
}
 800794e:	bf00      	nop
 8007950:	bf00      	nop
 8007952:	e7fd      	b.n	8007950 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d102      	bne.n	8007960 <xQueueGenericCreateStatic+0x84>
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d101      	bne.n	8007964 <xQueueGenericCreateStatic+0x88>
 8007960:	2301      	movs	r3, #1
 8007962:	e000      	b.n	8007966 <xQueueGenericCreateStatic+0x8a>
 8007964:	2300      	movs	r3, #0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d10b      	bne.n	8007982 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800796a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796e:	f383 8811 	msr	BASEPRI, r3
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	61fb      	str	r3, [r7, #28]
}
 800797c:	bf00      	nop
 800797e:	bf00      	nop
 8007980:	e7fd      	b.n	800797e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007982:	2350      	movs	r3, #80	@ 0x50
 8007984:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007986:	697b      	ldr	r3, [r7, #20]
 8007988:	2b50      	cmp	r3, #80	@ 0x50
 800798a:	d00b      	beq.n	80079a4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800798c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007990:	f383 8811 	msr	BASEPRI, r3
 8007994:	f3bf 8f6f 	isb	sy
 8007998:	f3bf 8f4f 	dsb	sy
 800799c:	61bb      	str	r3, [r7, #24]
}
 800799e:	bf00      	nop
 80079a0:	bf00      	nop
 80079a2:	e7fd      	b.n	80079a0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80079a4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80079aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d00d      	beq.n	80079cc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80079b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80079b8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80079bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079be:	9300      	str	r3, [sp, #0]
 80079c0:	4613      	mov	r3, r2
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	68b9      	ldr	r1, [r7, #8]
 80079c6:	68f8      	ldr	r0, [r7, #12]
 80079c8:	f000 f840 	bl	8007a4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80079cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3730      	adds	r7, #48	@ 0x30
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b08a      	sub	sp, #40	@ 0x28
 80079da:	af02      	add	r7, sp, #8
 80079dc:	60f8      	str	r0, [r7, #12]
 80079de:	60b9      	str	r1, [r7, #8]
 80079e0:	4613      	mov	r3, r2
 80079e2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	2b00      	cmp	r3, #0
 80079e8:	d10b      	bne.n	8007a02 <xQueueGenericCreate+0x2c>
	__asm volatile
 80079ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079ee:	f383 8811 	msr	BASEPRI, r3
 80079f2:	f3bf 8f6f 	isb	sy
 80079f6:	f3bf 8f4f 	dsb	sy
 80079fa:	613b      	str	r3, [r7, #16]
}
 80079fc:	bf00      	nop
 80079fe:	bf00      	nop
 8007a00:	e7fd      	b.n	80079fe <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	68ba      	ldr	r2, [r7, #8]
 8007a06:	fb02 f303 	mul.w	r3, r2, r3
 8007a0a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a0c:	69fb      	ldr	r3, [r7, #28]
 8007a0e:	3350      	adds	r3, #80	@ 0x50
 8007a10:	4618      	mov	r0, r3
 8007a12:	f002 ff15 	bl	800a840 <pvPortMalloc>
 8007a16:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d011      	beq.n	8007a42 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007a1e:	69bb      	ldr	r3, [r7, #24]
 8007a20:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	3350      	adds	r3, #80	@ 0x50
 8007a26:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007a28:	69bb      	ldr	r3, [r7, #24]
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a30:	79fa      	ldrb	r2, [r7, #7]
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	9300      	str	r3, [sp, #0]
 8007a36:	4613      	mov	r3, r2
 8007a38:	697a      	ldr	r2, [r7, #20]
 8007a3a:	68b9      	ldr	r1, [r7, #8]
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 f805 	bl	8007a4c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a42:	69bb      	ldr	r3, [r7, #24]
	}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3720      	adds	r7, #32
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	bd80      	pop	{r7, pc}

08007a4c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	60f8      	str	r0, [r7, #12]
 8007a54:	60b9      	str	r1, [r7, #8]
 8007a56:	607a      	str	r2, [r7, #4]
 8007a58:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007a5a:	68bb      	ldr	r3, [r7, #8]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d103      	bne.n	8007a68 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	e002      	b.n	8007a6e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	687a      	ldr	r2, [r7, #4]
 8007a6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007a6e:	69bb      	ldr	r3, [r7, #24]
 8007a70:	68fa      	ldr	r2, [r7, #12]
 8007a72:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	68ba      	ldr	r2, [r7, #8]
 8007a78:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007a7a:	2101      	movs	r1, #1
 8007a7c:	69b8      	ldr	r0, [r7, #24]
 8007a7e:	f7ff fec3 	bl	8007808 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007a82:	69bb      	ldr	r3, [r7, #24]
 8007a84:	78fa      	ldrb	r2, [r7, #3]
 8007a86:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007a8a:	bf00      	nop
 8007a8c:	3710      	adds	r7, #16
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007a92:	b580      	push	{r7, lr}
 8007a94:	b08a      	sub	sp, #40	@ 0x28
 8007a96:	af02      	add	r7, sp, #8
 8007a98:	60f8      	str	r0, [r7, #12]
 8007a9a:	60b9      	str	r1, [r7, #8]
 8007a9c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d10b      	bne.n	8007abc <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007aa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aa8:	f383 8811 	msr	BASEPRI, r3
 8007aac:	f3bf 8f6f 	isb	sy
 8007ab0:	f3bf 8f4f 	dsb	sy
 8007ab4:	61bb      	str	r3, [r7, #24]
}
 8007ab6:	bf00      	nop
 8007ab8:	bf00      	nop
 8007aba:	e7fd      	b.n	8007ab8 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007abc:	68ba      	ldr	r2, [r7, #8]
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	429a      	cmp	r2, r3
 8007ac2:	d90b      	bls.n	8007adc <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007ac4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ac8:	f383 8811 	msr	BASEPRI, r3
 8007acc:	f3bf 8f6f 	isb	sy
 8007ad0:	f3bf 8f4f 	dsb	sy
 8007ad4:	617b      	str	r3, [r7, #20]
}
 8007ad6:	bf00      	nop
 8007ad8:	bf00      	nop
 8007ada:	e7fd      	b.n	8007ad8 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007adc:	2302      	movs	r3, #2
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	2100      	movs	r1, #0
 8007ae6:	68f8      	ldr	r0, [r7, #12]
 8007ae8:	f7ff fef8 	bl	80078dc <xQueueGenericCreateStatic>
 8007aec:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007aee:	69fb      	ldr	r3, [r7, #28]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d002      	beq.n	8007afa <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007af4:	69fb      	ldr	r3, [r7, #28]
 8007af6:	68ba      	ldr	r2, [r7, #8]
 8007af8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007afa:	69fb      	ldr	r3, [r7, #28]
	}
 8007afc:	4618      	mov	r0, r3
 8007afe:	3720      	adds	r7, #32
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d10b      	bne.n	8007b2c <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b18:	f383 8811 	msr	BASEPRI, r3
 8007b1c:	f3bf 8f6f 	isb	sy
 8007b20:	f3bf 8f4f 	dsb	sy
 8007b24:	613b      	str	r3, [r7, #16]
}
 8007b26:	bf00      	nop
 8007b28:	bf00      	nop
 8007b2a:	e7fd      	b.n	8007b28 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007b2c:	683a      	ldr	r2, [r7, #0]
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	429a      	cmp	r2, r3
 8007b32:	d90b      	bls.n	8007b4c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007b34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b38:	f383 8811 	msr	BASEPRI, r3
 8007b3c:	f3bf 8f6f 	isb	sy
 8007b40:	f3bf 8f4f 	dsb	sy
 8007b44:	60fb      	str	r3, [r7, #12]
}
 8007b46:	bf00      	nop
 8007b48:	bf00      	nop
 8007b4a:	e7fd      	b.n	8007b48 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007b4c:	2202      	movs	r2, #2
 8007b4e:	2100      	movs	r1, #0
 8007b50:	6878      	ldr	r0, [r7, #4]
 8007b52:	f7ff ff40 	bl	80079d6 <xQueueGenericCreate>
 8007b56:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007b58:	697b      	ldr	r3, [r7, #20]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d002      	beq.n	8007b64 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007b5e:	697b      	ldr	r3, [r7, #20]
 8007b60:	683a      	ldr	r2, [r7, #0]
 8007b62:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007b64:	697b      	ldr	r3, [r7, #20]
	}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
	...

08007b70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007b70:	b580      	push	{r7, lr}
 8007b72:	b08e      	sub	sp, #56	@ 0x38
 8007b74:	af00      	add	r7, sp, #0
 8007b76:	60f8      	str	r0, [r7, #12]
 8007b78:	60b9      	str	r1, [r7, #8]
 8007b7a:	607a      	str	r2, [r7, #4]
 8007b7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007b7e:	2300      	movs	r3, #0
 8007b80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d10b      	bne.n	8007ba4 <xQueueGenericSend+0x34>
	__asm volatile
 8007b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b90:	f383 8811 	msr	BASEPRI, r3
 8007b94:	f3bf 8f6f 	isb	sy
 8007b98:	f3bf 8f4f 	dsb	sy
 8007b9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007b9e:	bf00      	nop
 8007ba0:	bf00      	nop
 8007ba2:	e7fd      	b.n	8007ba0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d103      	bne.n	8007bb2 <xQueueGenericSend+0x42>
 8007baa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d101      	bne.n	8007bb6 <xQueueGenericSend+0x46>
 8007bb2:	2301      	movs	r3, #1
 8007bb4:	e000      	b.n	8007bb8 <xQueueGenericSend+0x48>
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d10b      	bne.n	8007bd4 <xQueueGenericSend+0x64>
	__asm volatile
 8007bbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bc0:	f383 8811 	msr	BASEPRI, r3
 8007bc4:	f3bf 8f6f 	isb	sy
 8007bc8:	f3bf 8f4f 	dsb	sy
 8007bcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007bce:	bf00      	nop
 8007bd0:	bf00      	nop
 8007bd2:	e7fd      	b.n	8007bd0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	2b02      	cmp	r3, #2
 8007bd8:	d103      	bne.n	8007be2 <xQueueGenericSend+0x72>
 8007bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007bde:	2b01      	cmp	r3, #1
 8007be0:	d101      	bne.n	8007be6 <xQueueGenericSend+0x76>
 8007be2:	2301      	movs	r3, #1
 8007be4:	e000      	b.n	8007be8 <xQueueGenericSend+0x78>
 8007be6:	2300      	movs	r3, #0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d10b      	bne.n	8007c04 <xQueueGenericSend+0x94>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	623b      	str	r3, [r7, #32]
}
 8007bfe:	bf00      	nop
 8007c00:	bf00      	nop
 8007c02:	e7fd      	b.n	8007c00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c04:	f001 fc9e 	bl	8009544 <xTaskGetSchedulerState>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d102      	bne.n	8007c14 <xQueueGenericSend+0xa4>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d101      	bne.n	8007c18 <xQueueGenericSend+0xa8>
 8007c14:	2301      	movs	r3, #1
 8007c16:	e000      	b.n	8007c1a <xQueueGenericSend+0xaa>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d10b      	bne.n	8007c36 <xQueueGenericSend+0xc6>
	__asm volatile
 8007c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c22:	f383 8811 	msr	BASEPRI, r3
 8007c26:	f3bf 8f6f 	isb	sy
 8007c2a:	f3bf 8f4f 	dsb	sy
 8007c2e:	61fb      	str	r3, [r7, #28]
}
 8007c30:	bf00      	nop
 8007c32:	bf00      	nop
 8007c34:	e7fd      	b.n	8007c32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007c36:	f002 fd01 	bl	800a63c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007c3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d302      	bcc.n	8007c4c <xQueueGenericSend+0xdc>
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	2b02      	cmp	r3, #2
 8007c4a:	d129      	bne.n	8007ca0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007c4c:	683a      	ldr	r2, [r7, #0]
 8007c4e:	68b9      	ldr	r1, [r7, #8]
 8007c50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007c52:	f000 fc6c 	bl	800852e <prvCopyDataToQueue>
 8007c56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d010      	beq.n	8007c82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c62:	3324      	adds	r3, #36	@ 0x24
 8007c64:	4618      	mov	r0, r3
 8007c66:	f001 fa99 	bl	800919c <xTaskRemoveFromEventList>
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d013      	beq.n	8007c98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007c70:	4b3f      	ldr	r3, [pc, #252]	@ (8007d70 <xQueueGenericSend+0x200>)
 8007c72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c76:	601a      	str	r2, [r3, #0]
 8007c78:	f3bf 8f4f 	dsb	sy
 8007c7c:	f3bf 8f6f 	isb	sy
 8007c80:	e00a      	b.n	8007c98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007c82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d007      	beq.n	8007c98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007c88:	4b39      	ldr	r3, [pc, #228]	@ (8007d70 <xQueueGenericSend+0x200>)
 8007c8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c8e:	601a      	str	r2, [r3, #0]
 8007c90:	f3bf 8f4f 	dsb	sy
 8007c94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007c98:	f002 fd00 	bl	800a69c <vPortExitCritical>
				return pdPASS;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	e063      	b.n	8007d68 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d103      	bne.n	8007cae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007ca6:	f002 fcf9 	bl	800a69c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007caa:	2300      	movs	r3, #0
 8007cac:	e05c      	b.n	8007d68 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d106      	bne.n	8007cc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007cb4:	f107 0314 	add.w	r3, r7, #20
 8007cb8:	4618      	mov	r0, r3
 8007cba:	f001 fad3 	bl	8009264 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007cc2:	f002 fceb 	bl	800a69c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007cc6:	f001 f82d 	bl	8008d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007cca:	f002 fcb7 	bl	800a63c <vPortEnterCritical>
 8007cce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007cd4:	b25b      	sxtb	r3, r3
 8007cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cda:	d103      	bne.n	8007ce4 <xQueueGenericSend+0x174>
 8007cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cde:	2200      	movs	r2, #0
 8007ce0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ce6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007cea:	b25b      	sxtb	r3, r3
 8007cec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf0:	d103      	bne.n	8007cfa <xQueueGenericSend+0x18a>
 8007cf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007cfa:	f002 fccf 	bl	800a69c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007cfe:	1d3a      	adds	r2, r7, #4
 8007d00:	f107 0314 	add.w	r3, r7, #20
 8007d04:	4611      	mov	r1, r2
 8007d06:	4618      	mov	r0, r3
 8007d08:	f001 fac2 	bl	8009290 <xTaskCheckForTimeOut>
 8007d0c:	4603      	mov	r3, r0
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	d124      	bne.n	8007d5c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007d12:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d14:	f000 fd03 	bl	800871e <prvIsQueueFull>
 8007d18:	4603      	mov	r3, r0
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d018      	beq.n	8007d50 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d20:	3310      	adds	r3, #16
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	4611      	mov	r1, r2
 8007d26:	4618      	mov	r0, r3
 8007d28:	f001 f9e6 	bl	80090f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007d2c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d2e:	f000 fc8e 	bl	800864e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007d32:	f001 f805 	bl	8008d40 <xTaskResumeAll>
 8007d36:	4603      	mov	r3, r0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	f47f af7c 	bne.w	8007c36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007d3e:	4b0c      	ldr	r3, [pc, #48]	@ (8007d70 <xQueueGenericSend+0x200>)
 8007d40:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d44:	601a      	str	r2, [r3, #0]
 8007d46:	f3bf 8f4f 	dsb	sy
 8007d4a:	f3bf 8f6f 	isb	sy
 8007d4e:	e772      	b.n	8007c36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007d50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d52:	f000 fc7c 	bl	800864e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007d56:	f000 fff3 	bl	8008d40 <xTaskResumeAll>
 8007d5a:	e76c      	b.n	8007c36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007d5c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007d5e:	f000 fc76 	bl	800864e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007d62:	f000 ffed 	bl	8008d40 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007d66:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3738      	adds	r7, #56	@ 0x38
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	e000ed04 	.word	0xe000ed04

08007d74 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b090      	sub	sp, #64	@ 0x40
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	60f8      	str	r0, [r7, #12]
 8007d7c:	60b9      	str	r1, [r7, #8]
 8007d7e:	607a      	str	r2, [r7, #4]
 8007d80:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d10b      	bne.n	8007da4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d90:	f383 8811 	msr	BASEPRI, r3
 8007d94:	f3bf 8f6f 	isb	sy
 8007d98:	f3bf 8f4f 	dsb	sy
 8007d9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007d9e:	bf00      	nop
 8007da0:	bf00      	nop
 8007da2:	e7fd      	b.n	8007da0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d103      	bne.n	8007db2 <xQueueGenericSendFromISR+0x3e>
 8007daa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d101      	bne.n	8007db6 <xQueueGenericSendFromISR+0x42>
 8007db2:	2301      	movs	r3, #1
 8007db4:	e000      	b.n	8007db8 <xQueueGenericSendFromISR+0x44>
 8007db6:	2300      	movs	r3, #0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d10b      	bne.n	8007dd4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc0:	f383 8811 	msr	BASEPRI, r3
 8007dc4:	f3bf 8f6f 	isb	sy
 8007dc8:	f3bf 8f4f 	dsb	sy
 8007dcc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007dce:	bf00      	nop
 8007dd0:	bf00      	nop
 8007dd2:	e7fd      	b.n	8007dd0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	2b02      	cmp	r3, #2
 8007dd8:	d103      	bne.n	8007de2 <xQueueGenericSendFromISR+0x6e>
 8007dda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dde:	2b01      	cmp	r3, #1
 8007de0:	d101      	bne.n	8007de6 <xQueueGenericSendFromISR+0x72>
 8007de2:	2301      	movs	r3, #1
 8007de4:	e000      	b.n	8007de8 <xQueueGenericSendFromISR+0x74>
 8007de6:	2300      	movs	r3, #0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d10b      	bne.n	8007e04 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df0:	f383 8811 	msr	BASEPRI, r3
 8007df4:	f3bf 8f6f 	isb	sy
 8007df8:	f3bf 8f4f 	dsb	sy
 8007dfc:	623b      	str	r3, [r7, #32]
}
 8007dfe:	bf00      	nop
 8007e00:	bf00      	nop
 8007e02:	e7fd      	b.n	8007e00 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007e04:	f002 fcdc 	bl	800a7c0 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007e08:	f3ef 8211 	mrs	r2, BASEPRI
 8007e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e10:	f383 8811 	msr	BASEPRI, r3
 8007e14:	f3bf 8f6f 	isb	sy
 8007e18:	f3bf 8f4f 	dsb	sy
 8007e1c:	61fa      	str	r2, [r7, #28]
 8007e1e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007e20:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007e22:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d302      	bcc.n	8007e36 <xQueueGenericSendFromISR+0xc2>
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	2b02      	cmp	r3, #2
 8007e34:	d12f      	bne.n	8007e96 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007e3c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007e40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e46:	683a      	ldr	r2, [r7, #0]
 8007e48:	68b9      	ldr	r1, [r7, #8]
 8007e4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8007e4c:	f000 fb6f 	bl	800852e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007e50:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e58:	d112      	bne.n	8007e80 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d016      	beq.n	8007e90 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e64:	3324      	adds	r3, #36	@ 0x24
 8007e66:	4618      	mov	r0, r3
 8007e68:	f001 f998 	bl	800919c <xTaskRemoveFromEventList>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d00e      	beq.n	8007e90 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00b      	beq.n	8007e90 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	601a      	str	r2, [r3, #0]
 8007e7e:	e007      	b.n	8007e90 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007e80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007e84:	3301      	adds	r3, #1
 8007e86:	b2db      	uxtb	r3, r3
 8007e88:	b25a      	sxtb	r2, r3
 8007e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007e90:	2301      	movs	r3, #1
 8007e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007e94:	e001      	b.n	8007e9a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007e96:	2300      	movs	r3, #0
 8007e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e9c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007ea4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007ea6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3740      	adds	r7, #64	@ 0x40
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007eb0:	b580      	push	{r7, lr}
 8007eb2:	b08e      	sub	sp, #56	@ 0x38
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007ebe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d10b      	bne.n	8007edc <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007ec4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ec8:	f383 8811 	msr	BASEPRI, r3
 8007ecc:	f3bf 8f6f 	isb	sy
 8007ed0:	f3bf 8f4f 	dsb	sy
 8007ed4:	623b      	str	r3, [r7, #32]
}
 8007ed6:	bf00      	nop
 8007ed8:	bf00      	nop
 8007eda:	e7fd      	b.n	8007ed8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00b      	beq.n	8007efc <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007ee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ee8:	f383 8811 	msr	BASEPRI, r3
 8007eec:	f3bf 8f6f 	isb	sy
 8007ef0:	f3bf 8f4f 	dsb	sy
 8007ef4:	61fb      	str	r3, [r7, #28]
}
 8007ef6:	bf00      	nop
 8007ef8:	bf00      	nop
 8007efa:	e7fd      	b.n	8007ef8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8007efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d103      	bne.n	8007f0c <xQueueGiveFromISR+0x5c>
 8007f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d101      	bne.n	8007f10 <xQueueGiveFromISR+0x60>
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	e000      	b.n	8007f12 <xQueueGiveFromISR+0x62>
 8007f10:	2300      	movs	r3, #0
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d10b      	bne.n	8007f2e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8007f16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f1a:	f383 8811 	msr	BASEPRI, r3
 8007f1e:	f3bf 8f6f 	isb	sy
 8007f22:	f3bf 8f4f 	dsb	sy
 8007f26:	61bb      	str	r3, [r7, #24]
}
 8007f28:	bf00      	nop
 8007f2a:	bf00      	nop
 8007f2c:	e7fd      	b.n	8007f2a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007f2e:	f002 fc47 	bl	800a7c0 <vPortValidateInterruptPriority>
	__asm volatile
 8007f32:	f3ef 8211 	mrs	r2, BASEPRI
 8007f36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f3a:	f383 8811 	msr	BASEPRI, r3
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	f3bf 8f4f 	dsb	sy
 8007f46:	617a      	str	r2, [r7, #20]
 8007f48:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8007f4a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f52:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007f58:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d22b      	bcs.n	8007fb6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007f64:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007f68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f6a:	1c5a      	adds	r2, r3, #1
 8007f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f6e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007f70:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f78:	d112      	bne.n	8007fa0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d016      	beq.n	8007fb0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f84:	3324      	adds	r3, #36	@ 0x24
 8007f86:	4618      	mov	r0, r3
 8007f88:	f001 f908 	bl	800919c <xTaskRemoveFromEventList>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d00e      	beq.n	8007fb0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d00b      	beq.n	8007fb0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2201      	movs	r2, #1
 8007f9c:	601a      	str	r2, [r3, #0]
 8007f9e:	e007      	b.n	8007fb0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007fa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	b2db      	uxtb	r3, r3
 8007fa8:	b25a      	sxtb	r2, r3
 8007faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007fb0:	2301      	movs	r3, #1
 8007fb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fb4:	e001      	b.n	8007fba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007fbc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	f383 8811 	msr	BASEPRI, r3
}
 8007fc4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007fc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3738      	adds	r7, #56	@ 0x38
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}

08007fd0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b08c      	sub	sp, #48	@ 0x30
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007fdc:	2300      	movs	r3, #0
 8007fde:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d10b      	bne.n	8008002 <xQueueReceive+0x32>
	__asm volatile
 8007fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fee:	f383 8811 	msr	BASEPRI, r3
 8007ff2:	f3bf 8f6f 	isb	sy
 8007ff6:	f3bf 8f4f 	dsb	sy
 8007ffa:	623b      	str	r3, [r7, #32]
}
 8007ffc:	bf00      	nop
 8007ffe:	bf00      	nop
 8008000:	e7fd      	b.n	8007ffe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008002:	68bb      	ldr	r3, [r7, #8]
 8008004:	2b00      	cmp	r3, #0
 8008006:	d103      	bne.n	8008010 <xQueueReceive+0x40>
 8008008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800800a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800800c:	2b00      	cmp	r3, #0
 800800e:	d101      	bne.n	8008014 <xQueueReceive+0x44>
 8008010:	2301      	movs	r3, #1
 8008012:	e000      	b.n	8008016 <xQueueReceive+0x46>
 8008014:	2300      	movs	r3, #0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <xQueueReceive+0x62>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	61fb      	str	r3, [r7, #28]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008032:	f001 fa87 	bl	8009544 <xTaskGetSchedulerState>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d102      	bne.n	8008042 <xQueueReceive+0x72>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d101      	bne.n	8008046 <xQueueReceive+0x76>
 8008042:	2301      	movs	r3, #1
 8008044:	e000      	b.n	8008048 <xQueueReceive+0x78>
 8008046:	2300      	movs	r3, #0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d10b      	bne.n	8008064 <xQueueReceive+0x94>
	__asm volatile
 800804c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008050:	f383 8811 	msr	BASEPRI, r3
 8008054:	f3bf 8f6f 	isb	sy
 8008058:	f3bf 8f4f 	dsb	sy
 800805c:	61bb      	str	r3, [r7, #24]
}
 800805e:	bf00      	nop
 8008060:	bf00      	nop
 8008062:	e7fd      	b.n	8008060 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008064:	f002 faea 	bl	800a63c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800806a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800806e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008070:	2b00      	cmp	r3, #0
 8008072:	d01f      	beq.n	80080b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008078:	f000 fac3 	bl	8008602 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800807c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800807e:	1e5a      	subs	r2, r3, #1
 8008080:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008082:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008086:	691b      	ldr	r3, [r3, #16]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00f      	beq.n	80080ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800808c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800808e:	3310      	adds	r3, #16
 8008090:	4618      	mov	r0, r3
 8008092:	f001 f883 	bl	800919c <xTaskRemoveFromEventList>
 8008096:	4603      	mov	r3, r0
 8008098:	2b00      	cmp	r3, #0
 800809a:	d007      	beq.n	80080ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800809c:	4b3c      	ldr	r3, [pc, #240]	@ (8008190 <xQueueReceive+0x1c0>)
 800809e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080a2:	601a      	str	r2, [r3, #0]
 80080a4:	f3bf 8f4f 	dsb	sy
 80080a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80080ac:	f002 faf6 	bl	800a69c <vPortExitCritical>
				return pdPASS;
 80080b0:	2301      	movs	r3, #1
 80080b2:	e069      	b.n	8008188 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d103      	bne.n	80080c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80080ba:	f002 faef 	bl	800a69c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80080be:	2300      	movs	r3, #0
 80080c0:	e062      	b.n	8008188 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80080c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d106      	bne.n	80080d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80080c8:	f107 0310 	add.w	r3, r7, #16
 80080cc:	4618      	mov	r0, r3
 80080ce:	f001 f8c9 	bl	8009264 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80080d2:	2301      	movs	r3, #1
 80080d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80080d6:	f002 fae1 	bl	800a69c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80080da:	f000 fe23 	bl	8008d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80080de:	f002 faad 	bl	800a63c <vPortEnterCritical>
 80080e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80080e8:	b25b      	sxtb	r3, r3
 80080ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ee:	d103      	bne.n	80080f8 <xQueueReceive+0x128>
 80080f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080f2:	2200      	movs	r2, #0
 80080f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80080f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80080fe:	b25b      	sxtb	r3, r3
 8008100:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008104:	d103      	bne.n	800810e <xQueueReceive+0x13e>
 8008106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008108:	2200      	movs	r2, #0
 800810a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800810e:	f002 fac5 	bl	800a69c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008112:	1d3a      	adds	r2, r7, #4
 8008114:	f107 0310 	add.w	r3, r7, #16
 8008118:	4611      	mov	r1, r2
 800811a:	4618      	mov	r0, r3
 800811c:	f001 f8b8 	bl	8009290 <xTaskCheckForTimeOut>
 8008120:	4603      	mov	r3, r0
 8008122:	2b00      	cmp	r3, #0
 8008124:	d123      	bne.n	800816e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008126:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008128:	f000 fae3 	bl	80086f2 <prvIsQueueEmpty>
 800812c:	4603      	mov	r3, r0
 800812e:	2b00      	cmp	r3, #0
 8008130:	d017      	beq.n	8008162 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008134:	3324      	adds	r3, #36	@ 0x24
 8008136:	687a      	ldr	r2, [r7, #4]
 8008138:	4611      	mov	r1, r2
 800813a:	4618      	mov	r0, r3
 800813c:	f000 ffdc 	bl	80090f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008140:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008142:	f000 fa84 	bl	800864e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008146:	f000 fdfb 	bl	8008d40 <xTaskResumeAll>
 800814a:	4603      	mov	r3, r0
 800814c:	2b00      	cmp	r3, #0
 800814e:	d189      	bne.n	8008064 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008150:	4b0f      	ldr	r3, [pc, #60]	@ (8008190 <xQueueReceive+0x1c0>)
 8008152:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008156:	601a      	str	r2, [r3, #0]
 8008158:	f3bf 8f4f 	dsb	sy
 800815c:	f3bf 8f6f 	isb	sy
 8008160:	e780      	b.n	8008064 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008164:	f000 fa73 	bl	800864e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008168:	f000 fdea 	bl	8008d40 <xTaskResumeAll>
 800816c:	e77a      	b.n	8008064 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800816e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008170:	f000 fa6d 	bl	800864e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008174:	f000 fde4 	bl	8008d40 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800817a:	f000 faba 	bl	80086f2 <prvIsQueueEmpty>
 800817e:	4603      	mov	r3, r0
 8008180:	2b00      	cmp	r3, #0
 8008182:	f43f af6f 	beq.w	8008064 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008186:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008188:	4618      	mov	r0, r3
 800818a:	3730      	adds	r7, #48	@ 0x30
 800818c:	46bd      	mov	sp, r7
 800818e:	bd80      	pop	{r7, pc}
 8008190:	e000ed04 	.word	0xe000ed04

08008194 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008194:	b580      	push	{r7, lr}
 8008196:	b08e      	sub	sp, #56	@ 0x38
 8008198:	af00      	add	r7, sp, #0
 800819a:	6078      	str	r0, [r7, #4]
 800819c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800819e:	2300      	movs	r3, #0
 80081a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80081a6:	2300      	movs	r3, #0
 80081a8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80081aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d10b      	bne.n	80081c8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80081b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081b4:	f383 8811 	msr	BASEPRI, r3
 80081b8:	f3bf 8f6f 	isb	sy
 80081bc:	f3bf 8f4f 	dsb	sy
 80081c0:	623b      	str	r3, [r7, #32]
}
 80081c2:	bf00      	nop
 80081c4:	bf00      	nop
 80081c6:	e7fd      	b.n	80081c4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80081c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d00b      	beq.n	80081e8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80081d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d4:	f383 8811 	msr	BASEPRI, r3
 80081d8:	f3bf 8f6f 	isb	sy
 80081dc:	f3bf 8f4f 	dsb	sy
 80081e0:	61fb      	str	r3, [r7, #28]
}
 80081e2:	bf00      	nop
 80081e4:	bf00      	nop
 80081e6:	e7fd      	b.n	80081e4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80081e8:	f001 f9ac 	bl	8009544 <xTaskGetSchedulerState>
 80081ec:	4603      	mov	r3, r0
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d102      	bne.n	80081f8 <xQueueSemaphoreTake+0x64>
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <xQueueSemaphoreTake+0x68>
 80081f8:	2301      	movs	r3, #1
 80081fa:	e000      	b.n	80081fe <xQueueSemaphoreTake+0x6a>
 80081fc:	2300      	movs	r3, #0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10b      	bne.n	800821a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008206:	f383 8811 	msr	BASEPRI, r3
 800820a:	f3bf 8f6f 	isb	sy
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	61bb      	str	r3, [r7, #24]
}
 8008214:	bf00      	nop
 8008216:	bf00      	nop
 8008218:	e7fd      	b.n	8008216 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800821a:	f002 fa0f 	bl	800a63c <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800821e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008222:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008226:	2b00      	cmp	r3, #0
 8008228:	d024      	beq.n	8008274 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800822a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800822c:	1e5a      	subs	r2, r3, #1
 800822e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008230:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008232:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d104      	bne.n	8008244 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800823a:	f001 fafd 	bl	8009838 <pvTaskIncrementMutexHeldCount>
 800823e:	4602      	mov	r2, r0
 8008240:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008242:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008246:	691b      	ldr	r3, [r3, #16]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d00f      	beq.n	800826c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800824c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800824e:	3310      	adds	r3, #16
 8008250:	4618      	mov	r0, r3
 8008252:	f000 ffa3 	bl	800919c <xTaskRemoveFromEventList>
 8008256:	4603      	mov	r3, r0
 8008258:	2b00      	cmp	r3, #0
 800825a:	d007      	beq.n	800826c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800825c:	4b54      	ldr	r3, [pc, #336]	@ (80083b0 <xQueueSemaphoreTake+0x21c>)
 800825e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008262:	601a      	str	r2, [r3, #0]
 8008264:	f3bf 8f4f 	dsb	sy
 8008268:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800826c:	f002 fa16 	bl	800a69c <vPortExitCritical>
				return pdPASS;
 8008270:	2301      	movs	r3, #1
 8008272:	e098      	b.n	80083a6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d112      	bne.n	80082a0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800827a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008284:	f383 8811 	msr	BASEPRI, r3
 8008288:	f3bf 8f6f 	isb	sy
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	617b      	str	r3, [r7, #20]
}
 8008292:	bf00      	nop
 8008294:	bf00      	nop
 8008296:	e7fd      	b.n	8008294 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008298:	f002 fa00 	bl	800a69c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800829c:	2300      	movs	r3, #0
 800829e:	e082      	b.n	80083a6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d106      	bne.n	80082b4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082a6:	f107 030c 	add.w	r3, r7, #12
 80082aa:	4618      	mov	r0, r3
 80082ac:	f000 ffda 	bl	8009264 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082b0:	2301      	movs	r3, #1
 80082b2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082b4:	f002 f9f2 	bl	800a69c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082b8:	f000 fd34 	bl	8008d24 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80082bc:	f002 f9be 	bl	800a63c <vPortEnterCritical>
 80082c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082c6:	b25b      	sxtb	r3, r3
 80082c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082cc:	d103      	bne.n	80082d6 <xQueueSemaphoreTake+0x142>
 80082ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082d8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082dc:	b25b      	sxtb	r3, r3
 80082de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082e2:	d103      	bne.n	80082ec <xQueueSemaphoreTake+0x158>
 80082e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082e6:	2200      	movs	r2, #0
 80082e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082ec:	f002 f9d6 	bl	800a69c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082f0:	463a      	mov	r2, r7
 80082f2:	f107 030c 	add.w	r3, r7, #12
 80082f6:	4611      	mov	r1, r2
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 ffc9 	bl	8009290 <xTaskCheckForTimeOut>
 80082fe:	4603      	mov	r3, r0
 8008300:	2b00      	cmp	r3, #0
 8008302:	d132      	bne.n	800836a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008304:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008306:	f000 f9f4 	bl	80086f2 <prvIsQueueEmpty>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d026      	beq.n	800835e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	2b00      	cmp	r3, #0
 8008316:	d109      	bne.n	800832c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008318:	f002 f990 	bl	800a63c <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800831c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	4618      	mov	r0, r3
 8008322:	f001 f92d 	bl	8009580 <xTaskPriorityInherit>
 8008326:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008328:	f002 f9b8 	bl	800a69c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800832c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800832e:	3324      	adds	r3, #36	@ 0x24
 8008330:	683a      	ldr	r2, [r7, #0]
 8008332:	4611      	mov	r1, r2
 8008334:	4618      	mov	r0, r3
 8008336:	f000 fedf 	bl	80090f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800833a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800833c:	f000 f987 	bl	800864e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008340:	f000 fcfe 	bl	8008d40 <xTaskResumeAll>
 8008344:	4603      	mov	r3, r0
 8008346:	2b00      	cmp	r3, #0
 8008348:	f47f af67 	bne.w	800821a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800834c:	4b18      	ldr	r3, [pc, #96]	@ (80083b0 <xQueueSemaphoreTake+0x21c>)
 800834e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008352:	601a      	str	r2, [r3, #0]
 8008354:	f3bf 8f4f 	dsb	sy
 8008358:	f3bf 8f6f 	isb	sy
 800835c:	e75d      	b.n	800821a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800835e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008360:	f000 f975 	bl	800864e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008364:	f000 fcec 	bl	8008d40 <xTaskResumeAll>
 8008368:	e757      	b.n	800821a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800836a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800836c:	f000 f96f 	bl	800864e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008370:	f000 fce6 	bl	8008d40 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008374:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008376:	f000 f9bc 	bl	80086f2 <prvIsQueueEmpty>
 800837a:	4603      	mov	r3, r0
 800837c:	2b00      	cmp	r3, #0
 800837e:	f43f af4c 	beq.w	800821a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008384:	2b00      	cmp	r3, #0
 8008386:	d00d      	beq.n	80083a4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008388:	f002 f958 	bl	800a63c <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800838c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800838e:	f000 f8b7 	bl	8008500 <prvGetDisinheritPriorityAfterTimeout>
 8008392:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800839a:	4618      	mov	r0, r3
 800839c:	f001 f9c8 	bl	8009730 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80083a0:	f002 f97c 	bl	800a69c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80083a4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3738      	adds	r7, #56	@ 0x38
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}
 80083ae:	bf00      	nop
 80083b0:	e000ed04 	.word	0xe000ed04

080083b4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b08e      	sub	sp, #56	@ 0x38
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	60f8      	str	r0, [r7, #12]
 80083bc:	60b9      	str	r1, [r7, #8]
 80083be:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80083c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d10b      	bne.n	80083e2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80083ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ce:	f383 8811 	msr	BASEPRI, r3
 80083d2:	f3bf 8f6f 	isb	sy
 80083d6:	f3bf 8f4f 	dsb	sy
 80083da:	623b      	str	r3, [r7, #32]
}
 80083dc:	bf00      	nop
 80083de:	bf00      	nop
 80083e0:	e7fd      	b.n	80083de <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083e2:	68bb      	ldr	r3, [r7, #8]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d103      	bne.n	80083f0 <xQueueReceiveFromISR+0x3c>
 80083e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d101      	bne.n	80083f4 <xQueueReceiveFromISR+0x40>
 80083f0:	2301      	movs	r3, #1
 80083f2:	e000      	b.n	80083f6 <xQueueReceiveFromISR+0x42>
 80083f4:	2300      	movs	r3, #0
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d10b      	bne.n	8008412 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80083fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083fe:	f383 8811 	msr	BASEPRI, r3
 8008402:	f3bf 8f6f 	isb	sy
 8008406:	f3bf 8f4f 	dsb	sy
 800840a:	61fb      	str	r3, [r7, #28]
}
 800840c:	bf00      	nop
 800840e:	bf00      	nop
 8008410:	e7fd      	b.n	800840e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008412:	f002 f9d5 	bl	800a7c0 <vPortValidateInterruptPriority>
	__asm volatile
 8008416:	f3ef 8211 	mrs	r2, BASEPRI
 800841a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800841e:	f383 8811 	msr	BASEPRI, r3
 8008422:	f3bf 8f6f 	isb	sy
 8008426:	f3bf 8f4f 	dsb	sy
 800842a:	61ba      	str	r2, [r7, #24]
 800842c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800842e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008430:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008434:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008436:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800843a:	2b00      	cmp	r3, #0
 800843c:	d02f      	beq.n	800849e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008444:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008448:	68b9      	ldr	r1, [r7, #8]
 800844a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800844c:	f000 f8d9 	bl	8008602 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008450:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008452:	1e5a      	subs	r2, r3, #1
 8008454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008456:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008458:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800845c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008460:	d112      	bne.n	8008488 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d016      	beq.n	8008498 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800846a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800846c:	3310      	adds	r3, #16
 800846e:	4618      	mov	r0, r3
 8008470:	f000 fe94 	bl	800919c <xTaskRemoveFromEventList>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00e      	beq.n	8008498 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d00b      	beq.n	8008498 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	601a      	str	r2, [r3, #0]
 8008486:	e007      	b.n	8008498 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008488:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800848c:	3301      	adds	r3, #1
 800848e:	b2db      	uxtb	r3, r3
 8008490:	b25a      	sxtb	r2, r3
 8008492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008494:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008498:	2301      	movs	r3, #1
 800849a:	637b      	str	r3, [r7, #52]	@ 0x34
 800849c:	e001      	b.n	80084a2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800849e:	2300      	movs	r3, #0
 80084a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80084a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084a4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80084a6:	693b      	ldr	r3, [r7, #16]
 80084a8:	f383 8811 	msr	BASEPRI, r3
}
 80084ac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80084ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3738      	adds	r7, #56	@ 0x38
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b084      	sub	sp, #16
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d10b      	bne.n	80084e2 <vQueueDelete+0x2a>
	__asm volatile
 80084ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084ce:	f383 8811 	msr	BASEPRI, r3
 80084d2:	f3bf 8f6f 	isb	sy
 80084d6:	f3bf 8f4f 	dsb	sy
 80084da:	60bb      	str	r3, [r7, #8]
}
 80084dc:	bf00      	nop
 80084de:	bf00      	nop
 80084e0:	e7fd      	b.n	80084de <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80084e2:	68f8      	ldr	r0, [r7, #12]
 80084e4:	f000 f95c 	bl	80087a0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80084e8:	68fb      	ldr	r3, [r7, #12]
 80084ea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d102      	bne.n	80084f8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80084f2:	68f8      	ldr	r0, [r7, #12]
 80084f4:	f002 fa72 	bl	800a9dc <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80084f8:	bf00      	nop
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008500:	b480      	push	{r7}
 8008502:	b085      	sub	sp, #20
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800850c:	2b00      	cmp	r3, #0
 800850e:	d006      	beq.n	800851e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800851a:	60fb      	str	r3, [r7, #12]
 800851c:	e001      	b.n	8008522 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800851e:	2300      	movs	r3, #0
 8008520:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008522:	68fb      	ldr	r3, [r7, #12]
	}
 8008524:	4618      	mov	r0, r3
 8008526:	3714      	adds	r7, #20
 8008528:	46bd      	mov	sp, r7
 800852a:	bc80      	pop	{r7}
 800852c:	4770      	bx	lr

0800852e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800852e:	b580      	push	{r7, lr}
 8008530:	b086      	sub	sp, #24
 8008532:	af00      	add	r7, sp, #0
 8008534:	60f8      	str	r0, [r7, #12]
 8008536:	60b9      	str	r1, [r7, #8]
 8008538:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008542:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008548:	2b00      	cmp	r3, #0
 800854a:	d10d      	bne.n	8008568 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d14d      	bne.n	80085f0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	689b      	ldr	r3, [r3, #8]
 8008558:	4618      	mov	r0, r3
 800855a:	f001 f879 	bl	8009650 <xTaskPriorityDisinherit>
 800855e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2200      	movs	r2, #0
 8008564:	609a      	str	r2, [r3, #8]
 8008566:	e043      	b.n	80085f0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d119      	bne.n	80085a2 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	6858      	ldr	r0, [r3, #4]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008576:	461a      	mov	r2, r3
 8008578:	68b9      	ldr	r1, [r7, #8]
 800857a:	f002 fbd9 	bl	800ad30 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	685a      	ldr	r2, [r3, #4]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008586:	441a      	add	r2, r3
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	685a      	ldr	r2, [r3, #4]
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	429a      	cmp	r2, r3
 8008596:	d32b      	bcc.n	80085f0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	681a      	ldr	r2, [r3, #0]
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	605a      	str	r2, [r3, #4]
 80085a0:	e026      	b.n	80085f0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	68d8      	ldr	r0, [r3, #12]
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085aa:	461a      	mov	r2, r3
 80085ac:	68b9      	ldr	r1, [r7, #8]
 80085ae:	f002 fbbf 	bl	800ad30 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68da      	ldr	r2, [r3, #12]
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ba:	425b      	negs	r3, r3
 80085bc:	441a      	add	r2, r3
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80085c2:	68fb      	ldr	r3, [r7, #12]
 80085c4:	68da      	ldr	r2, [r3, #12]
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	429a      	cmp	r2, r3
 80085cc:	d207      	bcs.n	80085de <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	689a      	ldr	r2, [r3, #8]
 80085d2:	68fb      	ldr	r3, [r7, #12]
 80085d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d6:	425b      	negs	r3, r3
 80085d8:	441a      	add	r2, r3
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2b02      	cmp	r3, #2
 80085e2:	d105      	bne.n	80085f0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	d002      	beq.n	80085f0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	3b01      	subs	r3, #1
 80085ee:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80085f0:	693b      	ldr	r3, [r7, #16]
 80085f2:	1c5a      	adds	r2, r3, #1
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80085f8:	697b      	ldr	r3, [r7, #20]
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3718      	adds	r7, #24
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}

08008602 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b082      	sub	sp, #8
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
 800860a:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008610:	2b00      	cmp	r3, #0
 8008612:	d018      	beq.n	8008646 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	68da      	ldr	r2, [r3, #12]
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800861c:	441a      	add	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	68da      	ldr	r2, [r3, #12]
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	689b      	ldr	r3, [r3, #8]
 800862a:	429a      	cmp	r2, r3
 800862c:	d303      	bcc.n	8008636 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681a      	ldr	r2, [r3, #0]
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	68d9      	ldr	r1, [r3, #12]
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800863e:	461a      	mov	r2, r3
 8008640:	6838      	ldr	r0, [r7, #0]
 8008642:	f002 fb75 	bl	800ad30 <memcpy>
	}
}
 8008646:	bf00      	nop
 8008648:	3708      	adds	r7, #8
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800864e:	b580      	push	{r7, lr}
 8008650:	b084      	sub	sp, #16
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008656:	f001 fff1 	bl	800a63c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008660:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008662:	e011      	b.n	8008688 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008668:	2b00      	cmp	r3, #0
 800866a:	d012      	beq.n	8008692 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	3324      	adds	r3, #36	@ 0x24
 8008670:	4618      	mov	r0, r3
 8008672:	f000 fd93 	bl	800919c <xTaskRemoveFromEventList>
 8008676:	4603      	mov	r3, r0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d001      	beq.n	8008680 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800867c:	f000 fe6c 	bl	8009358 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008680:	7bfb      	ldrb	r3, [r7, #15]
 8008682:	3b01      	subs	r3, #1
 8008684:	b2db      	uxtb	r3, r3
 8008686:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008688:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800868c:	2b00      	cmp	r3, #0
 800868e:	dce9      	bgt.n	8008664 <prvUnlockQueue+0x16>
 8008690:	e000      	b.n	8008694 <prvUnlockQueue+0x46>
					break;
 8008692:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	22ff      	movs	r2, #255	@ 0xff
 8008698:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800869c:	f001 fffe 	bl	800a69c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80086a0:	f001 ffcc 	bl	800a63c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80086aa:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086ac:	e011      	b.n	80086d2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d012      	beq.n	80086dc <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	3310      	adds	r3, #16
 80086ba:	4618      	mov	r0, r3
 80086bc:	f000 fd6e 	bl	800919c <xTaskRemoveFromEventList>
 80086c0:	4603      	mov	r3, r0
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d001      	beq.n	80086ca <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80086c6:	f000 fe47 	bl	8009358 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80086ca:	7bbb      	ldrb	r3, [r7, #14]
 80086cc:	3b01      	subs	r3, #1
 80086ce:	b2db      	uxtb	r3, r3
 80086d0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80086d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	dce9      	bgt.n	80086ae <prvUnlockQueue+0x60>
 80086da:	e000      	b.n	80086de <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80086dc:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	22ff      	movs	r2, #255	@ 0xff
 80086e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80086e6:	f001 ffd9 	bl	800a69c <vPortExitCritical>
}
 80086ea:	bf00      	nop
 80086ec:	3710      	adds	r7, #16
 80086ee:	46bd      	mov	sp, r7
 80086f0:	bd80      	pop	{r7, pc}

080086f2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80086f2:	b580      	push	{r7, lr}
 80086f4:	b084      	sub	sp, #16
 80086f6:	af00      	add	r7, sp, #0
 80086f8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80086fa:	f001 ff9f 	bl	800a63c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008702:	2b00      	cmp	r3, #0
 8008704:	d102      	bne.n	800870c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008706:	2301      	movs	r3, #1
 8008708:	60fb      	str	r3, [r7, #12]
 800870a:	e001      	b.n	8008710 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800870c:	2300      	movs	r3, #0
 800870e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008710:	f001 ffc4 	bl	800a69c <vPortExitCritical>

	return xReturn;
 8008714:	68fb      	ldr	r3, [r7, #12]
}
 8008716:	4618      	mov	r0, r3
 8008718:	3710      	adds	r7, #16
 800871a:	46bd      	mov	sp, r7
 800871c:	bd80      	pop	{r7, pc}

0800871e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800871e:	b580      	push	{r7, lr}
 8008720:	b084      	sub	sp, #16
 8008722:	af00      	add	r7, sp, #0
 8008724:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008726:	f001 ff89 	bl	800a63c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008732:	429a      	cmp	r2, r3
 8008734:	d102      	bne.n	800873c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008736:	2301      	movs	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]
 800873a:	e001      	b.n	8008740 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800873c:	2300      	movs	r3, #0
 800873e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008740:	f001 ffac 	bl	800a69c <vPortExitCritical>

	return xReturn;
 8008744:	68fb      	ldr	r3, [r7, #12]
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
	...

08008750 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008750:	b480      	push	{r7}
 8008752:	b085      	sub	sp, #20
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800875a:	2300      	movs	r3, #0
 800875c:	60fb      	str	r3, [r7, #12]
 800875e:	e014      	b.n	800878a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008760:	4a0e      	ldr	r2, [pc, #56]	@ (800879c <vQueueAddToRegistry+0x4c>)
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d10b      	bne.n	8008784 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800876c:	490b      	ldr	r1, [pc, #44]	@ (800879c <vQueueAddToRegistry+0x4c>)
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	683a      	ldr	r2, [r7, #0]
 8008772:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008776:	4a09      	ldr	r2, [pc, #36]	@ (800879c <vQueueAddToRegistry+0x4c>)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	00db      	lsls	r3, r3, #3
 800877c:	4413      	add	r3, r2
 800877e:	687a      	ldr	r2, [r7, #4]
 8008780:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008782:	e006      	b.n	8008792 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	3301      	adds	r3, #1
 8008788:	60fb      	str	r3, [r7, #12]
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	2b07      	cmp	r3, #7
 800878e:	d9e7      	bls.n	8008760 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008790:	bf00      	nop
 8008792:	bf00      	nop
 8008794:	3714      	adds	r7, #20
 8008796:	46bd      	mov	sp, r7
 8008798:	bc80      	pop	{r7}
 800879a:	4770      	bx	lr
 800879c:	2000145c 	.word	0x2000145c

080087a0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80087a0:	b480      	push	{r7}
 80087a2:	b085      	sub	sp, #20
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087a8:	2300      	movs	r3, #0
 80087aa:	60fb      	str	r3, [r7, #12]
 80087ac:	e016      	b.n	80087dc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 80087ae:	4a10      	ldr	r2, [pc, #64]	@ (80087f0 <vQueueUnregisterQueue+0x50>)
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	00db      	lsls	r3, r3, #3
 80087b4:	4413      	add	r3, r2
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	429a      	cmp	r2, r3
 80087bc:	d10b      	bne.n	80087d6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80087be:	4a0c      	ldr	r2, [pc, #48]	@ (80087f0 <vQueueUnregisterQueue+0x50>)
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	2100      	movs	r1, #0
 80087c4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80087c8:	4a09      	ldr	r2, [pc, #36]	@ (80087f0 <vQueueUnregisterQueue+0x50>)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	00db      	lsls	r3, r3, #3
 80087ce:	4413      	add	r3, r2
 80087d0:	2200      	movs	r2, #0
 80087d2:	605a      	str	r2, [r3, #4]
				break;
 80087d4:	e006      	b.n	80087e4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	3301      	adds	r3, #1
 80087da:	60fb      	str	r3, [r7, #12]
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	2b07      	cmp	r3, #7
 80087e0:	d9e5      	bls.n	80087ae <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80087e2:	bf00      	nop
 80087e4:	bf00      	nop
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bc80      	pop	{r7}
 80087ec:	4770      	bx	lr
 80087ee:	bf00      	nop
 80087f0:	2000145c 	.word	0x2000145c

080087f4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b086      	sub	sp, #24
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	60f8      	str	r0, [r7, #12]
 80087fc:	60b9      	str	r1, [r7, #8]
 80087fe:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008804:	f001 ff1a 	bl	800a63c <vPortEnterCritical>
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800880e:	b25b      	sxtb	r3, r3
 8008810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008814:	d103      	bne.n	800881e <vQueueWaitForMessageRestricted+0x2a>
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008824:	b25b      	sxtb	r3, r3
 8008826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800882a:	d103      	bne.n	8008834 <vQueueWaitForMessageRestricted+0x40>
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008834:	f001 ff32 	bl	800a69c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008838:	697b      	ldr	r3, [r7, #20]
 800883a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883c:	2b00      	cmp	r3, #0
 800883e:	d106      	bne.n	800884e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008840:	697b      	ldr	r3, [r7, #20]
 8008842:	3324      	adds	r3, #36	@ 0x24
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	68b9      	ldr	r1, [r7, #8]
 8008848:	4618      	mov	r0, r3
 800884a:	f000 fc7b 	bl	8009144 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800884e:	6978      	ldr	r0, [r7, #20]
 8008850:	f7ff fefd 	bl	800864e <prvUnlockQueue>
	}
 8008854:	bf00      	nop
 8008856:	3718      	adds	r7, #24
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800885c:	b580      	push	{r7, lr}
 800885e:	b08e      	sub	sp, #56	@ 0x38
 8008860:	af04      	add	r7, sp, #16
 8008862:	60f8      	str	r0, [r7, #12]
 8008864:	60b9      	str	r1, [r7, #8]
 8008866:	607a      	str	r2, [r7, #4]
 8008868:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800886a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800886c:	2b00      	cmp	r3, #0
 800886e:	d10b      	bne.n	8008888 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008874:	f383 8811 	msr	BASEPRI, r3
 8008878:	f3bf 8f6f 	isb	sy
 800887c:	f3bf 8f4f 	dsb	sy
 8008880:	623b      	str	r3, [r7, #32]
}
 8008882:	bf00      	nop
 8008884:	bf00      	nop
 8008886:	e7fd      	b.n	8008884 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008888:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800888a:	2b00      	cmp	r3, #0
 800888c:	d10b      	bne.n	80088a6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800888e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008892:	f383 8811 	msr	BASEPRI, r3
 8008896:	f3bf 8f6f 	isb	sy
 800889a:	f3bf 8f4f 	dsb	sy
 800889e:	61fb      	str	r3, [r7, #28]
}
 80088a0:	bf00      	nop
 80088a2:	bf00      	nop
 80088a4:	e7fd      	b.n	80088a2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80088a6:	23a8      	movs	r3, #168	@ 0xa8
 80088a8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80088aa:	693b      	ldr	r3, [r7, #16]
 80088ac:	2ba8      	cmp	r3, #168	@ 0xa8
 80088ae:	d00b      	beq.n	80088c8 <xTaskCreateStatic+0x6c>
	__asm volatile
 80088b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088b4:	f383 8811 	msr	BASEPRI, r3
 80088b8:	f3bf 8f6f 	isb	sy
 80088bc:	f3bf 8f4f 	dsb	sy
 80088c0:	61bb      	str	r3, [r7, #24]
}
 80088c2:	bf00      	nop
 80088c4:	bf00      	nop
 80088c6:	e7fd      	b.n	80088c4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80088c8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80088ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d01e      	beq.n	800890e <xTaskCreateStatic+0xb2>
 80088d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d01b      	beq.n	800890e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80088d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088d8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80088da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088dc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088de:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80088e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088e2:	2202      	movs	r2, #2
 80088e4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80088e8:	2300      	movs	r3, #0
 80088ea:	9303      	str	r3, [sp, #12]
 80088ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088ee:	9302      	str	r3, [sp, #8]
 80088f0:	f107 0314 	add.w	r3, r7, #20
 80088f4:	9301      	str	r3, [sp, #4]
 80088f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	687a      	ldr	r2, [r7, #4]
 80088fe:	68b9      	ldr	r1, [r7, #8]
 8008900:	68f8      	ldr	r0, [r7, #12]
 8008902:	f000 f851 	bl	80089a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008906:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008908:	f000 f8f6 	bl	8008af8 <prvAddNewTaskToReadyList>
 800890c:	e001      	b.n	8008912 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800890e:	2300      	movs	r3, #0
 8008910:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008912:	697b      	ldr	r3, [r7, #20]
	}
 8008914:	4618      	mov	r0, r3
 8008916:	3728      	adds	r7, #40	@ 0x28
 8008918:	46bd      	mov	sp, r7
 800891a:	bd80      	pop	{r7, pc}

0800891c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800891c:	b580      	push	{r7, lr}
 800891e:	b08c      	sub	sp, #48	@ 0x30
 8008920:	af04      	add	r7, sp, #16
 8008922:	60f8      	str	r0, [r7, #12]
 8008924:	60b9      	str	r1, [r7, #8]
 8008926:	603b      	str	r3, [r7, #0]
 8008928:	4613      	mov	r3, r2
 800892a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800892c:	88fb      	ldrh	r3, [r7, #6]
 800892e:	009b      	lsls	r3, r3, #2
 8008930:	4618      	mov	r0, r3
 8008932:	f001 ff85 	bl	800a840 <pvPortMalloc>
 8008936:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d00e      	beq.n	800895c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800893e:	20a8      	movs	r0, #168	@ 0xa8
 8008940:	f001 ff7e 	bl	800a840 <pvPortMalloc>
 8008944:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d003      	beq.n	8008954 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800894c:	69fb      	ldr	r3, [r7, #28]
 800894e:	697a      	ldr	r2, [r7, #20]
 8008950:	631a      	str	r2, [r3, #48]	@ 0x30
 8008952:	e005      	b.n	8008960 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008954:	6978      	ldr	r0, [r7, #20]
 8008956:	f002 f841 	bl	800a9dc <vPortFree>
 800895a:	e001      	b.n	8008960 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800895c:	2300      	movs	r3, #0
 800895e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008960:	69fb      	ldr	r3, [r7, #28]
 8008962:	2b00      	cmp	r3, #0
 8008964:	d017      	beq.n	8008996 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800896e:	88fa      	ldrh	r2, [r7, #6]
 8008970:	2300      	movs	r3, #0
 8008972:	9303      	str	r3, [sp, #12]
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	9302      	str	r3, [sp, #8]
 8008978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800897a:	9301      	str	r3, [sp, #4]
 800897c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	68b9      	ldr	r1, [r7, #8]
 8008984:	68f8      	ldr	r0, [r7, #12]
 8008986:	f000 f80f 	bl	80089a8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800898a:	69f8      	ldr	r0, [r7, #28]
 800898c:	f000 f8b4 	bl	8008af8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008990:	2301      	movs	r3, #1
 8008992:	61bb      	str	r3, [r7, #24]
 8008994:	e002      	b.n	800899c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008996:	f04f 33ff 	mov.w	r3, #4294967295
 800899a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800899c:	69bb      	ldr	r3, [r7, #24]
	}
 800899e:	4618      	mov	r0, r3
 80089a0:	3720      	adds	r7, #32
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
	...

080089a8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b088      	sub	sp, #32
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	607a      	str	r2, [r7, #4]
 80089b4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80089b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	009b      	lsls	r3, r3, #2
 80089be:	461a      	mov	r2, r3
 80089c0:	21a5      	movs	r1, #165	@ 0xa5
 80089c2:	f002 f929 	bl	800ac18 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80089c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80089d0:	3b01      	subs	r3, #1
 80089d2:	009b      	lsls	r3, r3, #2
 80089d4:	4413      	add	r3, r2
 80089d6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	f023 0307 	bic.w	r3, r3, #7
 80089de:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80089e0:	69bb      	ldr	r3, [r7, #24]
 80089e2:	f003 0307 	and.w	r3, r3, #7
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d00b      	beq.n	8008a02 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80089ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ee:	f383 8811 	msr	BASEPRI, r3
 80089f2:	f3bf 8f6f 	isb	sy
 80089f6:	f3bf 8f4f 	dsb	sy
 80089fa:	617b      	str	r3, [r7, #20]
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d01f      	beq.n	8008a48 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a08:	2300      	movs	r3, #0
 8008a0a:	61fb      	str	r3, [r7, #28]
 8008a0c:	e012      	b.n	8008a34 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008a0e:	68ba      	ldr	r2, [r7, #8]
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	4413      	add	r3, r2
 8008a14:	7819      	ldrb	r1, [r3, #0]
 8008a16:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a18:	69fb      	ldr	r3, [r7, #28]
 8008a1a:	4413      	add	r3, r2
 8008a1c:	3334      	adds	r3, #52	@ 0x34
 8008a1e:	460a      	mov	r2, r1
 8008a20:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008a22:	68ba      	ldr	r2, [r7, #8]
 8008a24:	69fb      	ldr	r3, [r7, #28]
 8008a26:	4413      	add	r3, r2
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d006      	beq.n	8008a3c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008a2e:	69fb      	ldr	r3, [r7, #28]
 8008a30:	3301      	adds	r3, #1
 8008a32:	61fb      	str	r3, [r7, #28]
 8008a34:	69fb      	ldr	r3, [r7, #28]
 8008a36:	2b0f      	cmp	r3, #15
 8008a38:	d9e9      	bls.n	8008a0e <prvInitialiseNewTask+0x66>
 8008a3a:	e000      	b.n	8008a3e <prvInitialiseNewTask+0x96>
			{
				break;
 8008a3c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008a3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a40:	2200      	movs	r2, #0
 8008a42:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008a46:	e003      	b.n	8008a50 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a52:	2b37      	cmp	r3, #55	@ 0x37
 8008a54:	d901      	bls.n	8008a5a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008a56:	2337      	movs	r3, #55	@ 0x37
 8008a58:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008a5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a5e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008a64:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008a66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a68:	2200      	movs	r2, #0
 8008a6a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	3304      	adds	r3, #4
 8008a70:	4618      	mov	r0, r3
 8008a72:	f7fe fe38 	bl	80076e6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008a76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a78:	3318      	adds	r3, #24
 8008a7a:	4618      	mov	r0, r3
 8008a7c:	f7fe fe33 	bl	80076e6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008a80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a84:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a88:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008a8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a8e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008a90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a92:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008a94:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008a96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a98:	2200      	movs	r2, #0
 8008a9a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aa8:	3354      	adds	r3, #84	@ 0x54
 8008aaa:	224c      	movs	r2, #76	@ 0x4c
 8008aac:	2100      	movs	r1, #0
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f002 f8b2 	bl	800ac18 <memset>
 8008ab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab6:	4a0d      	ldr	r2, [pc, #52]	@ (8008aec <prvInitialiseNewTask+0x144>)
 8008ab8:	659a      	str	r2, [r3, #88]	@ 0x58
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	4a0c      	ldr	r2, [pc, #48]	@ (8008af0 <prvInitialiseNewTask+0x148>)
 8008abe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8008af4 <prvInitialiseNewTask+0x14c>)
 8008ac4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008ac6:	683a      	ldr	r2, [r7, #0]
 8008ac8:	68f9      	ldr	r1, [r7, #12]
 8008aca:	69b8      	ldr	r0, [r7, #24]
 8008acc:	f001 fcc6 	bl	800a45c <pxPortInitialiseStack>
 8008ad0:	4602      	mov	r2, r0
 8008ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d002      	beq.n	8008ae2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008adc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ade:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ae0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008ae2:	bf00      	nop
 8008ae4:	3720      	adds	r7, #32
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}
 8008aea:	bf00      	nop
 8008aec:	200032f0 	.word	0x200032f0
 8008af0:	20003358 	.word	0x20003358
 8008af4:	200033c0 	.word	0x200033c0

08008af8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b082      	sub	sp, #8
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008b00:	f001 fd9c 	bl	800a63c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008b04:	4b2d      	ldr	r3, [pc, #180]	@ (8008bbc <prvAddNewTaskToReadyList+0xc4>)
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	3301      	adds	r3, #1
 8008b0a:	4a2c      	ldr	r2, [pc, #176]	@ (8008bbc <prvAddNewTaskToReadyList+0xc4>)
 8008b0c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008b0e:	4b2c      	ldr	r3, [pc, #176]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc8>)
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d109      	bne.n	8008b2a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008b16:	4a2a      	ldr	r2, [pc, #168]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc8>)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008b1c:	4b27      	ldr	r3, [pc, #156]	@ (8008bbc <prvAddNewTaskToReadyList+0xc4>)
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d110      	bne.n	8008b46 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008b24:	f000 fc3c 	bl	80093a0 <prvInitialiseTaskLists>
 8008b28:	e00d      	b.n	8008b46 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008b2a:	4b26      	ldr	r3, [pc, #152]	@ (8008bc4 <prvAddNewTaskToReadyList+0xcc>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d109      	bne.n	8008b46 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008b32:	4b23      	ldr	r3, [pc, #140]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc8>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d802      	bhi.n	8008b46 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008b40:	4a1f      	ldr	r2, [pc, #124]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc8>)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008b46:	4b20      	ldr	r3, [pc, #128]	@ (8008bc8 <prvAddNewTaskToReadyList+0xd0>)
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	3301      	adds	r3, #1
 8008b4c:	4a1e      	ldr	r2, [pc, #120]	@ (8008bc8 <prvAddNewTaskToReadyList+0xd0>)
 8008b4e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008b50:	4b1d      	ldr	r3, [pc, #116]	@ (8008bc8 <prvAddNewTaskToReadyList+0xd0>)
 8008b52:	681a      	ldr	r2, [r3, #0]
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b5c:	4b1b      	ldr	r3, [pc, #108]	@ (8008bcc <prvAddNewTaskToReadyList+0xd4>)
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	429a      	cmp	r2, r3
 8008b62:	d903      	bls.n	8008b6c <prvAddNewTaskToReadyList+0x74>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b68:	4a18      	ldr	r2, [pc, #96]	@ (8008bcc <prvAddNewTaskToReadyList+0xd4>)
 8008b6a:	6013      	str	r3, [r2, #0]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b70:	4613      	mov	r3, r2
 8008b72:	009b      	lsls	r3, r3, #2
 8008b74:	4413      	add	r3, r2
 8008b76:	009b      	lsls	r3, r3, #2
 8008b78:	4a15      	ldr	r2, [pc, #84]	@ (8008bd0 <prvAddNewTaskToReadyList+0xd8>)
 8008b7a:	441a      	add	r2, r3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3304      	adds	r3, #4
 8008b80:	4619      	mov	r1, r3
 8008b82:	4610      	mov	r0, r2
 8008b84:	f7fe fdbb 	bl	80076fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008b88:	f001 fd88 	bl	800a69c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008b8c:	4b0d      	ldr	r3, [pc, #52]	@ (8008bc4 <prvAddNewTaskToReadyList+0xcc>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d00e      	beq.n	8008bb2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008b94:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc0 <prvAddNewTaskToReadyList+0xc8>)
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b9e:	429a      	cmp	r2, r3
 8008ba0:	d207      	bcs.n	8008bb2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd4 <prvAddNewTaskToReadyList+0xdc>)
 8008ba4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ba8:	601a      	str	r2, [r3, #0]
 8008baa:	f3bf 8f4f 	dsb	sy
 8008bae:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008bb2:	bf00      	nop
 8008bb4:	3708      	adds	r7, #8
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	bd80      	pop	{r7, pc}
 8008bba:	bf00      	nop
 8008bbc:	20001970 	.word	0x20001970
 8008bc0:	2000149c 	.word	0x2000149c
 8008bc4:	2000197c 	.word	0x2000197c
 8008bc8:	2000198c 	.word	0x2000198c
 8008bcc:	20001978 	.word	0x20001978
 8008bd0:	200014a0 	.word	0x200014a0
 8008bd4:	e000ed04 	.word	0xe000ed04

08008bd8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	b084      	sub	sp, #16
 8008bdc:	af00      	add	r7, sp, #0
 8008bde:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008be0:	2300      	movs	r3, #0
 8008be2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d018      	beq.n	8008c1c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008bea:	4b14      	ldr	r3, [pc, #80]	@ (8008c3c <vTaskDelay+0x64>)
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d00b      	beq.n	8008c0a <vTaskDelay+0x32>
	__asm volatile
 8008bf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf6:	f383 8811 	msr	BASEPRI, r3
 8008bfa:	f3bf 8f6f 	isb	sy
 8008bfe:	f3bf 8f4f 	dsb	sy
 8008c02:	60bb      	str	r3, [r7, #8]
}
 8008c04:	bf00      	nop
 8008c06:	bf00      	nop
 8008c08:	e7fd      	b.n	8008c06 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008c0a:	f000 f88b 	bl	8008d24 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008c0e:	2100      	movs	r1, #0
 8008c10:	6878      	ldr	r0, [r7, #4]
 8008c12:	f001 f819 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008c16:	f000 f893 	bl	8008d40 <xTaskResumeAll>
 8008c1a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d107      	bne.n	8008c32 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008c22:	4b07      	ldr	r3, [pc, #28]	@ (8008c40 <vTaskDelay+0x68>)
 8008c24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c28:	601a      	str	r2, [r3, #0]
 8008c2a:	f3bf 8f4f 	dsb	sy
 8008c2e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008c32:	bf00      	nop
 8008c34:	3710      	adds	r7, #16
 8008c36:	46bd      	mov	sp, r7
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	20001998 	.word	0x20001998
 8008c40:	e000ed04 	.word	0xe000ed04

08008c44 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	b08a      	sub	sp, #40	@ 0x28
 8008c48:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008c4e:	2300      	movs	r3, #0
 8008c50:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008c52:	463a      	mov	r2, r7
 8008c54:	1d39      	adds	r1, r7, #4
 8008c56:	f107 0308 	add.w	r3, r7, #8
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fe fcf2 	bl	8007644 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008c60:	6839      	ldr	r1, [r7, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	68ba      	ldr	r2, [r7, #8]
 8008c66:	9202      	str	r2, [sp, #8]
 8008c68:	9301      	str	r3, [sp, #4]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	2300      	movs	r3, #0
 8008c70:	460a      	mov	r2, r1
 8008c72:	4924      	ldr	r1, [pc, #144]	@ (8008d04 <vTaskStartScheduler+0xc0>)
 8008c74:	4824      	ldr	r0, [pc, #144]	@ (8008d08 <vTaskStartScheduler+0xc4>)
 8008c76:	f7ff fdf1 	bl	800885c <xTaskCreateStatic>
 8008c7a:	4603      	mov	r3, r0
 8008c7c:	4a23      	ldr	r2, [pc, #140]	@ (8008d0c <vTaskStartScheduler+0xc8>)
 8008c7e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008c80:	4b22      	ldr	r3, [pc, #136]	@ (8008d0c <vTaskStartScheduler+0xc8>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008c88:	2301      	movs	r3, #1
 8008c8a:	617b      	str	r3, [r7, #20]
 8008c8c:	e001      	b.n	8008c92 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008c8e:	2300      	movs	r3, #0
 8008c90:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	2b01      	cmp	r3, #1
 8008c96:	d102      	bne.n	8008c9e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008c98:	f001 f82a 	bl	8009cf0 <xTimerCreateTimerTask>
 8008c9c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008c9e:	697b      	ldr	r3, [r7, #20]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d11b      	bne.n	8008cdc <vTaskStartScheduler+0x98>
	__asm volatile
 8008ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca8:	f383 8811 	msr	BASEPRI, r3
 8008cac:	f3bf 8f6f 	isb	sy
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	613b      	str	r3, [r7, #16]
}
 8008cb6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008cb8:	4b15      	ldr	r3, [pc, #84]	@ (8008d10 <vTaskStartScheduler+0xcc>)
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	3354      	adds	r3, #84	@ 0x54
 8008cbe:	4a15      	ldr	r2, [pc, #84]	@ (8008d14 <vTaskStartScheduler+0xd0>)
 8008cc0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008cc2:	4b15      	ldr	r3, [pc, #84]	@ (8008d18 <vTaskStartScheduler+0xd4>)
 8008cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008cca:	4b14      	ldr	r3, [pc, #80]	@ (8008d1c <vTaskStartScheduler+0xd8>)
 8008ccc:	2201      	movs	r2, #1
 8008cce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008cd0:	4b13      	ldr	r3, [pc, #76]	@ (8008d20 <vTaskStartScheduler+0xdc>)
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008cd6:	f001 fc3f 	bl	800a558 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008cda:	e00f      	b.n	8008cfc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce2:	d10b      	bne.n	8008cfc <vTaskStartScheduler+0xb8>
	__asm volatile
 8008ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce8:	f383 8811 	msr	BASEPRI, r3
 8008cec:	f3bf 8f6f 	isb	sy
 8008cf0:	f3bf 8f4f 	dsb	sy
 8008cf4:	60fb      	str	r3, [r7, #12]
}
 8008cf6:	bf00      	nop
 8008cf8:	bf00      	nop
 8008cfa:	e7fd      	b.n	8008cf8 <vTaskStartScheduler+0xb4>
}
 8008cfc:	bf00      	nop
 8008cfe:	3718      	adds	r7, #24
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	0800af34 	.word	0x0800af34
 8008d08:	08009371 	.word	0x08009371
 8008d0c:	20001994 	.word	0x20001994
 8008d10:	2000149c 	.word	0x2000149c
 8008d14:	20000028 	.word	0x20000028
 8008d18:	20001990 	.word	0x20001990
 8008d1c:	2000197c 	.word	0x2000197c
 8008d20:	20001974 	.word	0x20001974

08008d24 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008d24:	b480      	push	{r7}
 8008d26:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008d28:	4b04      	ldr	r3, [pc, #16]	@ (8008d3c <vTaskSuspendAll+0x18>)
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	3301      	adds	r3, #1
 8008d2e:	4a03      	ldr	r2, [pc, #12]	@ (8008d3c <vTaskSuspendAll+0x18>)
 8008d30:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008d32:	bf00      	nop
 8008d34:	46bd      	mov	sp, r7
 8008d36:	bc80      	pop	{r7}
 8008d38:	4770      	bx	lr
 8008d3a:	bf00      	nop
 8008d3c:	20001998 	.word	0x20001998

08008d40 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008d40:	b580      	push	{r7, lr}
 8008d42:	b084      	sub	sp, #16
 8008d44:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008d46:	2300      	movs	r3, #0
 8008d48:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008d4e:	4b42      	ldr	r3, [pc, #264]	@ (8008e58 <xTaskResumeAll+0x118>)
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d10b      	bne.n	8008d6e <xTaskResumeAll+0x2e>
	__asm volatile
 8008d56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d5a:	f383 8811 	msr	BASEPRI, r3
 8008d5e:	f3bf 8f6f 	isb	sy
 8008d62:	f3bf 8f4f 	dsb	sy
 8008d66:	603b      	str	r3, [r7, #0]
}
 8008d68:	bf00      	nop
 8008d6a:	bf00      	nop
 8008d6c:	e7fd      	b.n	8008d6a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008d6e:	f001 fc65 	bl	800a63c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008d72:	4b39      	ldr	r3, [pc, #228]	@ (8008e58 <xTaskResumeAll+0x118>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	3b01      	subs	r3, #1
 8008d78:	4a37      	ldr	r2, [pc, #220]	@ (8008e58 <xTaskResumeAll+0x118>)
 8008d7a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008d7c:	4b36      	ldr	r3, [pc, #216]	@ (8008e58 <xTaskResumeAll+0x118>)
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d162      	bne.n	8008e4a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008d84:	4b35      	ldr	r3, [pc, #212]	@ (8008e5c <xTaskResumeAll+0x11c>)
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d05e      	beq.n	8008e4a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008d8c:	e02f      	b.n	8008dee <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008d8e:	4b34      	ldr	r3, [pc, #208]	@ (8008e60 <xTaskResumeAll+0x120>)
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	3318      	adds	r3, #24
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f7fe fd0a 	bl	80077b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	3304      	adds	r3, #4
 8008da4:	4618      	mov	r0, r3
 8008da6:	f7fe fd05 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008daa:	68fb      	ldr	r3, [r7, #12]
 8008dac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dae:	4b2d      	ldr	r3, [pc, #180]	@ (8008e64 <xTaskResumeAll+0x124>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	429a      	cmp	r2, r3
 8008db4:	d903      	bls.n	8008dbe <xTaskResumeAll+0x7e>
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dba:	4a2a      	ldr	r2, [pc, #168]	@ (8008e64 <xTaskResumeAll+0x124>)
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dc2:	4613      	mov	r3, r2
 8008dc4:	009b      	lsls	r3, r3, #2
 8008dc6:	4413      	add	r3, r2
 8008dc8:	009b      	lsls	r3, r3, #2
 8008dca:	4a27      	ldr	r2, [pc, #156]	@ (8008e68 <xTaskResumeAll+0x128>)
 8008dcc:	441a      	add	r2, r3
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	3304      	adds	r3, #4
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	f7fe fc92 	bl	80076fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008dde:	4b23      	ldr	r3, [pc, #140]	@ (8008e6c <xTaskResumeAll+0x12c>)
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008de4:	429a      	cmp	r2, r3
 8008de6:	d302      	bcc.n	8008dee <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008de8:	4b21      	ldr	r3, [pc, #132]	@ (8008e70 <xTaskResumeAll+0x130>)
 8008dea:	2201      	movs	r2, #1
 8008dec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008dee:	4b1c      	ldr	r3, [pc, #112]	@ (8008e60 <xTaskResumeAll+0x120>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1cb      	bne.n	8008d8e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d001      	beq.n	8008e00 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008dfc:	f000 fb74 	bl	80094e8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008e00:	4b1c      	ldr	r3, [pc, #112]	@ (8008e74 <xTaskResumeAll+0x134>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d010      	beq.n	8008e2e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008e0c:	f000 f856 	bl	8008ebc <xTaskIncrementTick>
 8008e10:	4603      	mov	r3, r0
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d002      	beq.n	8008e1c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008e16:	4b16      	ldr	r3, [pc, #88]	@ (8008e70 <xTaskResumeAll+0x130>)
 8008e18:	2201      	movs	r2, #1
 8008e1a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	3b01      	subs	r3, #1
 8008e20:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d1f1      	bne.n	8008e0c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008e28:	4b12      	ldr	r3, [pc, #72]	@ (8008e74 <xTaskResumeAll+0x134>)
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008e2e:	4b10      	ldr	r3, [pc, #64]	@ (8008e70 <xTaskResumeAll+0x130>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d009      	beq.n	8008e4a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008e36:	2301      	movs	r3, #1
 8008e38:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008e3a:	4b0f      	ldr	r3, [pc, #60]	@ (8008e78 <xTaskResumeAll+0x138>)
 8008e3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e40:	601a      	str	r2, [r3, #0]
 8008e42:	f3bf 8f4f 	dsb	sy
 8008e46:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008e4a:	f001 fc27 	bl	800a69c <vPortExitCritical>

	return xAlreadyYielded;
 8008e4e:	68bb      	ldr	r3, [r7, #8]
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}
 8008e58:	20001998 	.word	0x20001998
 8008e5c:	20001970 	.word	0x20001970
 8008e60:	20001930 	.word	0x20001930
 8008e64:	20001978 	.word	0x20001978
 8008e68:	200014a0 	.word	0x200014a0
 8008e6c:	2000149c 	.word	0x2000149c
 8008e70:	20001984 	.word	0x20001984
 8008e74:	20001980 	.word	0x20001980
 8008e78:	e000ed04 	.word	0xe000ed04

08008e7c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008e82:	4b04      	ldr	r3, [pc, #16]	@ (8008e94 <xTaskGetTickCount+0x18>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008e88:	687b      	ldr	r3, [r7, #4]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	370c      	adds	r7, #12
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bc80      	pop	{r7}
 8008e92:	4770      	bx	lr
 8008e94:	20001974 	.word	0x20001974

08008e98 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b082      	sub	sp, #8
 8008e9c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008e9e:	f001 fc8f 	bl	800a7c0 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8008ea6:	4b04      	ldr	r3, [pc, #16]	@ (8008eb8 <xTaskGetTickCountFromISR+0x20>)
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008eac:	683b      	ldr	r3, [r7, #0]
}
 8008eae:	4618      	mov	r0, r3
 8008eb0:	3708      	adds	r7, #8
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	20001974 	.word	0x20001974

08008ebc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008ec6:	4b4f      	ldr	r3, [pc, #316]	@ (8009004 <xTaskIncrementTick+0x148>)
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f040 8090 	bne.w	8008ff0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008ed0:	4b4d      	ldr	r3, [pc, #308]	@ (8009008 <xTaskIncrementTick+0x14c>)
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	3301      	adds	r3, #1
 8008ed6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008ed8:	4a4b      	ldr	r2, [pc, #300]	@ (8009008 <xTaskIncrementTick+0x14c>)
 8008eda:	693b      	ldr	r3, [r7, #16]
 8008edc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008ede:	693b      	ldr	r3, [r7, #16]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d121      	bne.n	8008f28 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008ee4:	4b49      	ldr	r3, [pc, #292]	@ (800900c <xTaskIncrementTick+0x150>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d00b      	beq.n	8008f06 <xTaskIncrementTick+0x4a>
	__asm volatile
 8008eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	603b      	str	r3, [r7, #0]
}
 8008f00:	bf00      	nop
 8008f02:	bf00      	nop
 8008f04:	e7fd      	b.n	8008f02 <xTaskIncrementTick+0x46>
 8008f06:	4b41      	ldr	r3, [pc, #260]	@ (800900c <xTaskIncrementTick+0x150>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	4b40      	ldr	r3, [pc, #256]	@ (8009010 <xTaskIncrementTick+0x154>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	4a3e      	ldr	r2, [pc, #248]	@ (800900c <xTaskIncrementTick+0x150>)
 8008f12:	6013      	str	r3, [r2, #0]
 8008f14:	4a3e      	ldr	r2, [pc, #248]	@ (8009010 <xTaskIncrementTick+0x154>)
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	6013      	str	r3, [r2, #0]
 8008f1a:	4b3e      	ldr	r3, [pc, #248]	@ (8009014 <xTaskIncrementTick+0x158>)
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	3301      	adds	r3, #1
 8008f20:	4a3c      	ldr	r2, [pc, #240]	@ (8009014 <xTaskIncrementTick+0x158>)
 8008f22:	6013      	str	r3, [r2, #0]
 8008f24:	f000 fae0 	bl	80094e8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008f28:	4b3b      	ldr	r3, [pc, #236]	@ (8009018 <xTaskIncrementTick+0x15c>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	693a      	ldr	r2, [r7, #16]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d349      	bcc.n	8008fc6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f32:	4b36      	ldr	r3, [pc, #216]	@ (800900c <xTaskIncrementTick+0x150>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d104      	bne.n	8008f46 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008f3c:	4b36      	ldr	r3, [pc, #216]	@ (8009018 <xTaskIncrementTick+0x15c>)
 8008f3e:	f04f 32ff 	mov.w	r2, #4294967295
 8008f42:	601a      	str	r2, [r3, #0]
					break;
 8008f44:	e03f      	b.n	8008fc6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f46:	4b31      	ldr	r3, [pc, #196]	@ (800900c <xTaskIncrementTick+0x150>)
 8008f48:	681b      	ldr	r3, [r3, #0]
 8008f4a:	68db      	ldr	r3, [r3, #12]
 8008f4c:	68db      	ldr	r3, [r3, #12]
 8008f4e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	685b      	ldr	r3, [r3, #4]
 8008f54:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8008f56:	693a      	ldr	r2, [r7, #16]
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d203      	bcs.n	8008f66 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008f5e:	4a2e      	ldr	r2, [pc, #184]	@ (8009018 <xTaskIncrementTick+0x15c>)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008f64:	e02f      	b.n	8008fc6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	3304      	adds	r3, #4
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe fc22 	bl	80077b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d004      	beq.n	8008f82 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	3318      	adds	r3, #24
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7fe fc19 	bl	80077b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f86:	4b25      	ldr	r3, [pc, #148]	@ (800901c <xTaskIncrementTick+0x160>)
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	429a      	cmp	r2, r3
 8008f8c:	d903      	bls.n	8008f96 <xTaskIncrementTick+0xda>
 8008f8e:	68bb      	ldr	r3, [r7, #8]
 8008f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f92:	4a22      	ldr	r2, [pc, #136]	@ (800901c <xTaskIncrementTick+0x160>)
 8008f94:	6013      	str	r3, [r2, #0]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4413      	add	r3, r2
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4a1f      	ldr	r2, [pc, #124]	@ (8009020 <xTaskIncrementTick+0x164>)
 8008fa4:	441a      	add	r2, r3
 8008fa6:	68bb      	ldr	r3, [r7, #8]
 8008fa8:	3304      	adds	r3, #4
 8008faa:	4619      	mov	r1, r3
 8008fac:	4610      	mov	r0, r2
 8008fae:	f7fe fba6 	bl	80076fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008fb2:	68bb      	ldr	r3, [r7, #8]
 8008fb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8009024 <xTaskIncrementTick+0x168>)
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbc:	429a      	cmp	r2, r3
 8008fbe:	d3b8      	bcc.n	8008f32 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008fc4:	e7b5      	b.n	8008f32 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008fc6:	4b17      	ldr	r3, [pc, #92]	@ (8009024 <xTaskIncrementTick+0x168>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fcc:	4914      	ldr	r1, [pc, #80]	@ (8009020 <xTaskIncrementTick+0x164>)
 8008fce:	4613      	mov	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	440b      	add	r3, r1
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2b01      	cmp	r3, #1
 8008fdc:	d901      	bls.n	8008fe2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008fde:	2301      	movs	r3, #1
 8008fe0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008fe2:	4b11      	ldr	r3, [pc, #68]	@ (8009028 <xTaskIncrementTick+0x16c>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d007      	beq.n	8008ffa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008fea:	2301      	movs	r3, #1
 8008fec:	617b      	str	r3, [r7, #20]
 8008fee:	e004      	b.n	8008ffa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008ff0:	4b0e      	ldr	r3, [pc, #56]	@ (800902c <xTaskIncrementTick+0x170>)
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	3301      	adds	r3, #1
 8008ff6:	4a0d      	ldr	r2, [pc, #52]	@ (800902c <xTaskIncrementTick+0x170>)
 8008ff8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008ffa:	697b      	ldr	r3, [r7, #20]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3718      	adds	r7, #24
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}
 8009004:	20001998 	.word	0x20001998
 8009008:	20001974 	.word	0x20001974
 800900c:	20001928 	.word	0x20001928
 8009010:	2000192c 	.word	0x2000192c
 8009014:	20001988 	.word	0x20001988
 8009018:	20001990 	.word	0x20001990
 800901c:	20001978 	.word	0x20001978
 8009020:	200014a0 	.word	0x200014a0
 8009024:	2000149c 	.word	0x2000149c
 8009028:	20001984 	.word	0x20001984
 800902c:	20001980 	.word	0x20001980

08009030 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009030:	b480      	push	{r7}
 8009032:	b085      	sub	sp, #20
 8009034:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009036:	4b2a      	ldr	r3, [pc, #168]	@ (80090e0 <vTaskSwitchContext+0xb0>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d003      	beq.n	8009046 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800903e:	4b29      	ldr	r3, [pc, #164]	@ (80090e4 <vTaskSwitchContext+0xb4>)
 8009040:	2201      	movs	r2, #1
 8009042:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009044:	e047      	b.n	80090d6 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009046:	4b27      	ldr	r3, [pc, #156]	@ (80090e4 <vTaskSwitchContext+0xb4>)
 8009048:	2200      	movs	r2, #0
 800904a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800904c:	4b26      	ldr	r3, [pc, #152]	@ (80090e8 <vTaskSwitchContext+0xb8>)
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	60fb      	str	r3, [r7, #12]
 8009052:	e011      	b.n	8009078 <vTaskSwitchContext+0x48>
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	2b00      	cmp	r3, #0
 8009058:	d10b      	bne.n	8009072 <vTaskSwitchContext+0x42>
	__asm volatile
 800905a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800905e:	f383 8811 	msr	BASEPRI, r3
 8009062:	f3bf 8f6f 	isb	sy
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	607b      	str	r3, [r7, #4]
}
 800906c:	bf00      	nop
 800906e:	bf00      	nop
 8009070:	e7fd      	b.n	800906e <vTaskSwitchContext+0x3e>
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	3b01      	subs	r3, #1
 8009076:	60fb      	str	r3, [r7, #12]
 8009078:	491c      	ldr	r1, [pc, #112]	@ (80090ec <vTaskSwitchContext+0xbc>)
 800907a:	68fa      	ldr	r2, [r7, #12]
 800907c:	4613      	mov	r3, r2
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	4413      	add	r3, r2
 8009082:	009b      	lsls	r3, r3, #2
 8009084:	440b      	add	r3, r1
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2b00      	cmp	r3, #0
 800908a:	d0e3      	beq.n	8009054 <vTaskSwitchContext+0x24>
 800908c:	68fa      	ldr	r2, [r7, #12]
 800908e:	4613      	mov	r3, r2
 8009090:	009b      	lsls	r3, r3, #2
 8009092:	4413      	add	r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	4a15      	ldr	r2, [pc, #84]	@ (80090ec <vTaskSwitchContext+0xbc>)
 8009098:	4413      	add	r3, r2
 800909a:	60bb      	str	r3, [r7, #8]
 800909c:	68bb      	ldr	r3, [r7, #8]
 800909e:	685b      	ldr	r3, [r3, #4]
 80090a0:	685a      	ldr	r2, [r3, #4]
 80090a2:	68bb      	ldr	r3, [r7, #8]
 80090a4:	605a      	str	r2, [r3, #4]
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	685a      	ldr	r2, [r3, #4]
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	3308      	adds	r3, #8
 80090ae:	429a      	cmp	r2, r3
 80090b0:	d104      	bne.n	80090bc <vTaskSwitchContext+0x8c>
 80090b2:	68bb      	ldr	r3, [r7, #8]
 80090b4:	685b      	ldr	r3, [r3, #4]
 80090b6:	685a      	ldr	r2, [r3, #4]
 80090b8:	68bb      	ldr	r3, [r7, #8]
 80090ba:	605a      	str	r2, [r3, #4]
 80090bc:	68bb      	ldr	r3, [r7, #8]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	68db      	ldr	r3, [r3, #12]
 80090c2:	4a0b      	ldr	r2, [pc, #44]	@ (80090f0 <vTaskSwitchContext+0xc0>)
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	4a08      	ldr	r2, [pc, #32]	@ (80090e8 <vTaskSwitchContext+0xb8>)
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80090cc:	4b08      	ldr	r3, [pc, #32]	@ (80090f0 <vTaskSwitchContext+0xc0>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	3354      	adds	r3, #84	@ 0x54
 80090d2:	4a08      	ldr	r2, [pc, #32]	@ (80090f4 <vTaskSwitchContext+0xc4>)
 80090d4:	6013      	str	r3, [r2, #0]
}
 80090d6:	bf00      	nop
 80090d8:	3714      	adds	r7, #20
 80090da:	46bd      	mov	sp, r7
 80090dc:	bc80      	pop	{r7}
 80090de:	4770      	bx	lr
 80090e0:	20001998 	.word	0x20001998
 80090e4:	20001984 	.word	0x20001984
 80090e8:	20001978 	.word	0x20001978
 80090ec:	200014a0 	.word	0x200014a0
 80090f0:	2000149c 	.word	0x2000149c
 80090f4:	20000028 	.word	0x20000028

080090f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b084      	sub	sp, #16
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	6078      	str	r0, [r7, #4]
 8009100:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2b00      	cmp	r3, #0
 8009106:	d10b      	bne.n	8009120 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800910c:	f383 8811 	msr	BASEPRI, r3
 8009110:	f3bf 8f6f 	isb	sy
 8009114:	f3bf 8f4f 	dsb	sy
 8009118:	60fb      	str	r3, [r7, #12]
}
 800911a:	bf00      	nop
 800911c:	bf00      	nop
 800911e:	e7fd      	b.n	800911c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009120:	4b07      	ldr	r3, [pc, #28]	@ (8009140 <vTaskPlaceOnEventList+0x48>)
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	3318      	adds	r3, #24
 8009126:	4619      	mov	r1, r3
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f7fe fb0b 	bl	8007744 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800912e:	2101      	movs	r1, #1
 8009130:	6838      	ldr	r0, [r7, #0]
 8009132:	f000 fd89 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
}
 8009136:	bf00      	nop
 8009138:	3710      	adds	r7, #16
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}
 800913e:	bf00      	nop
 8009140:	2000149c 	.word	0x2000149c

08009144 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009144:	b580      	push	{r7, lr}
 8009146:	b086      	sub	sp, #24
 8009148:	af00      	add	r7, sp, #0
 800914a:	60f8      	str	r0, [r7, #12]
 800914c:	60b9      	str	r1, [r7, #8]
 800914e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d10b      	bne.n	800916e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009156:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800915a:	f383 8811 	msr	BASEPRI, r3
 800915e:	f3bf 8f6f 	isb	sy
 8009162:	f3bf 8f4f 	dsb	sy
 8009166:	617b      	str	r3, [r7, #20]
}
 8009168:	bf00      	nop
 800916a:	bf00      	nop
 800916c:	e7fd      	b.n	800916a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800916e:	4b0a      	ldr	r3, [pc, #40]	@ (8009198 <vTaskPlaceOnEventListRestricted+0x54>)
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	3318      	adds	r3, #24
 8009174:	4619      	mov	r1, r3
 8009176:	68f8      	ldr	r0, [r7, #12]
 8009178:	f7fe fac1 	bl	80076fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d002      	beq.n	8009188 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009182:	f04f 33ff 	mov.w	r3, #4294967295
 8009186:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009188:	6879      	ldr	r1, [r7, #4]
 800918a:	68b8      	ldr	r0, [r7, #8]
 800918c:	f000 fd5c 	bl	8009c48 <prvAddCurrentTaskToDelayedList>
	}
 8009190:	bf00      	nop
 8009192:	3718      	adds	r7, #24
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	2000149c 	.word	0x2000149c

0800919c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b086      	sub	sp, #24
 80091a0:	af00      	add	r7, sp, #0
 80091a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	68db      	ldr	r3, [r3, #12]
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80091ac:	693b      	ldr	r3, [r7, #16]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d10b      	bne.n	80091ca <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80091b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b6:	f383 8811 	msr	BASEPRI, r3
 80091ba:	f3bf 8f6f 	isb	sy
 80091be:	f3bf 8f4f 	dsb	sy
 80091c2:	60fb      	str	r3, [r7, #12]
}
 80091c4:	bf00      	nop
 80091c6:	bf00      	nop
 80091c8:	e7fd      	b.n	80091c6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80091ca:	693b      	ldr	r3, [r7, #16]
 80091cc:	3318      	adds	r3, #24
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7fe faf0 	bl	80077b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80091d4:	4b1d      	ldr	r3, [pc, #116]	@ (800924c <xTaskRemoveFromEventList+0xb0>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d11d      	bne.n	8009218 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80091dc:	693b      	ldr	r3, [r7, #16]
 80091de:	3304      	adds	r3, #4
 80091e0:	4618      	mov	r0, r3
 80091e2:	f7fe fae7 	bl	80077b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80091e6:	693b      	ldr	r3, [r7, #16]
 80091e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091ea:	4b19      	ldr	r3, [pc, #100]	@ (8009250 <xTaskRemoveFromEventList+0xb4>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	429a      	cmp	r2, r3
 80091f0:	d903      	bls.n	80091fa <xTaskRemoveFromEventList+0x5e>
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091f6:	4a16      	ldr	r2, [pc, #88]	@ (8009250 <xTaskRemoveFromEventList+0xb4>)
 80091f8:	6013      	str	r3, [r2, #0]
 80091fa:	693b      	ldr	r3, [r7, #16]
 80091fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091fe:	4613      	mov	r3, r2
 8009200:	009b      	lsls	r3, r3, #2
 8009202:	4413      	add	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	4a13      	ldr	r2, [pc, #76]	@ (8009254 <xTaskRemoveFromEventList+0xb8>)
 8009208:	441a      	add	r2, r3
 800920a:	693b      	ldr	r3, [r7, #16]
 800920c:	3304      	adds	r3, #4
 800920e:	4619      	mov	r1, r3
 8009210:	4610      	mov	r0, r2
 8009212:	f7fe fa74 	bl	80076fe <vListInsertEnd>
 8009216:	e005      	b.n	8009224 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009218:	693b      	ldr	r3, [r7, #16]
 800921a:	3318      	adds	r3, #24
 800921c:	4619      	mov	r1, r3
 800921e:	480e      	ldr	r0, [pc, #56]	@ (8009258 <xTaskRemoveFromEventList+0xbc>)
 8009220:	f7fe fa6d 	bl	80076fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009228:	4b0c      	ldr	r3, [pc, #48]	@ (800925c <xTaskRemoveFromEventList+0xc0>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800922e:	429a      	cmp	r2, r3
 8009230:	d905      	bls.n	800923e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009232:	2301      	movs	r3, #1
 8009234:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009236:	4b0a      	ldr	r3, [pc, #40]	@ (8009260 <xTaskRemoveFromEventList+0xc4>)
 8009238:	2201      	movs	r2, #1
 800923a:	601a      	str	r2, [r3, #0]
 800923c:	e001      	b.n	8009242 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800923e:	2300      	movs	r3, #0
 8009240:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009242:	697b      	ldr	r3, [r7, #20]
}
 8009244:	4618      	mov	r0, r3
 8009246:	3718      	adds	r7, #24
 8009248:	46bd      	mov	sp, r7
 800924a:	bd80      	pop	{r7, pc}
 800924c:	20001998 	.word	0x20001998
 8009250:	20001978 	.word	0x20001978
 8009254:	200014a0 	.word	0x200014a0
 8009258:	20001930 	.word	0x20001930
 800925c:	2000149c 	.word	0x2000149c
 8009260:	20001984 	.word	0x20001984

08009264 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009264:	b480      	push	{r7}
 8009266:	b083      	sub	sp, #12
 8009268:	af00      	add	r7, sp, #0
 800926a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800926c:	4b06      	ldr	r3, [pc, #24]	@ (8009288 <vTaskInternalSetTimeOutState+0x24>)
 800926e:	681a      	ldr	r2, [r3, #0]
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009274:	4b05      	ldr	r3, [pc, #20]	@ (800928c <vTaskInternalSetTimeOutState+0x28>)
 8009276:	681a      	ldr	r2, [r3, #0]
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	605a      	str	r2, [r3, #4]
}
 800927c:	bf00      	nop
 800927e:	370c      	adds	r7, #12
 8009280:	46bd      	mov	sp, r7
 8009282:	bc80      	pop	{r7}
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop
 8009288:	20001988 	.word	0x20001988
 800928c:	20001974 	.word	0x20001974

08009290 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b088      	sub	sp, #32
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
 8009298:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d10b      	bne.n	80092b8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80092a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a4:	f383 8811 	msr	BASEPRI, r3
 80092a8:	f3bf 8f6f 	isb	sy
 80092ac:	f3bf 8f4f 	dsb	sy
 80092b0:	613b      	str	r3, [r7, #16]
}
 80092b2:	bf00      	nop
 80092b4:	bf00      	nop
 80092b6:	e7fd      	b.n	80092b4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d10b      	bne.n	80092d6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80092be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092c2:	f383 8811 	msr	BASEPRI, r3
 80092c6:	f3bf 8f6f 	isb	sy
 80092ca:	f3bf 8f4f 	dsb	sy
 80092ce:	60fb      	str	r3, [r7, #12]
}
 80092d0:	bf00      	nop
 80092d2:	bf00      	nop
 80092d4:	e7fd      	b.n	80092d2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80092d6:	f001 f9b1 	bl	800a63c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80092da:	4b1d      	ldr	r3, [pc, #116]	@ (8009350 <xTaskCheckForTimeOut+0xc0>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	69ba      	ldr	r2, [r7, #24]
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092f2:	d102      	bne.n	80092fa <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80092f4:	2300      	movs	r3, #0
 80092f6:	61fb      	str	r3, [r7, #28]
 80092f8:	e023      	b.n	8009342 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681a      	ldr	r2, [r3, #0]
 80092fe:	4b15      	ldr	r3, [pc, #84]	@ (8009354 <xTaskCheckForTimeOut+0xc4>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	429a      	cmp	r2, r3
 8009304:	d007      	beq.n	8009316 <xTaskCheckForTimeOut+0x86>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	685b      	ldr	r3, [r3, #4]
 800930a:	69ba      	ldr	r2, [r7, #24]
 800930c:	429a      	cmp	r2, r3
 800930e:	d302      	bcc.n	8009316 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009310:	2301      	movs	r3, #1
 8009312:	61fb      	str	r3, [r7, #28]
 8009314:	e015      	b.n	8009342 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	697a      	ldr	r2, [r7, #20]
 800931c:	429a      	cmp	r2, r3
 800931e:	d20b      	bcs.n	8009338 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009320:	683b      	ldr	r3, [r7, #0]
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	697b      	ldr	r3, [r7, #20]
 8009326:	1ad2      	subs	r2, r2, r3
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f7ff ff99 	bl	8009264 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009332:	2300      	movs	r3, #0
 8009334:	61fb      	str	r3, [r7, #28]
 8009336:	e004      	b.n	8009342 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	2200      	movs	r2, #0
 800933c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800933e:	2301      	movs	r3, #1
 8009340:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009342:	f001 f9ab 	bl	800a69c <vPortExitCritical>

	return xReturn;
 8009346:	69fb      	ldr	r3, [r7, #28]
}
 8009348:	4618      	mov	r0, r3
 800934a:	3720      	adds	r7, #32
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	20001974 	.word	0x20001974
 8009354:	20001988 	.word	0x20001988

08009358 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009358:	b480      	push	{r7}
 800935a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800935c:	4b03      	ldr	r3, [pc, #12]	@ (800936c <vTaskMissedYield+0x14>)
 800935e:	2201      	movs	r2, #1
 8009360:	601a      	str	r2, [r3, #0]
}
 8009362:	bf00      	nop
 8009364:	46bd      	mov	sp, r7
 8009366:	bc80      	pop	{r7}
 8009368:	4770      	bx	lr
 800936a:	bf00      	nop
 800936c:	20001984 	.word	0x20001984

08009370 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b082      	sub	sp, #8
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009378:	f000 f852 	bl	8009420 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800937c:	4b06      	ldr	r3, [pc, #24]	@ (8009398 <prvIdleTask+0x28>)
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	2b01      	cmp	r3, #1
 8009382:	d9f9      	bls.n	8009378 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009384:	4b05      	ldr	r3, [pc, #20]	@ (800939c <prvIdleTask+0x2c>)
 8009386:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	f3bf 8f4f 	dsb	sy
 8009390:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009394:	e7f0      	b.n	8009378 <prvIdleTask+0x8>
 8009396:	bf00      	nop
 8009398:	200014a0 	.word	0x200014a0
 800939c:	e000ed04 	.word	0xe000ed04

080093a0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b082      	sub	sp, #8
 80093a4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093a6:	2300      	movs	r3, #0
 80093a8:	607b      	str	r3, [r7, #4]
 80093aa:	e00c      	b.n	80093c6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80093ac:	687a      	ldr	r2, [r7, #4]
 80093ae:	4613      	mov	r3, r2
 80093b0:	009b      	lsls	r3, r3, #2
 80093b2:	4413      	add	r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	4a12      	ldr	r2, [pc, #72]	@ (8009400 <prvInitialiseTaskLists+0x60>)
 80093b8:	4413      	add	r3, r2
 80093ba:	4618      	mov	r0, r3
 80093bc:	f7fe f974 	bl	80076a8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	3301      	adds	r3, #1
 80093c4:	607b      	str	r3, [r7, #4]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	2b37      	cmp	r3, #55	@ 0x37
 80093ca:	d9ef      	bls.n	80093ac <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80093cc:	480d      	ldr	r0, [pc, #52]	@ (8009404 <prvInitialiseTaskLists+0x64>)
 80093ce:	f7fe f96b 	bl	80076a8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80093d2:	480d      	ldr	r0, [pc, #52]	@ (8009408 <prvInitialiseTaskLists+0x68>)
 80093d4:	f7fe f968 	bl	80076a8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80093d8:	480c      	ldr	r0, [pc, #48]	@ (800940c <prvInitialiseTaskLists+0x6c>)
 80093da:	f7fe f965 	bl	80076a8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80093de:	480c      	ldr	r0, [pc, #48]	@ (8009410 <prvInitialiseTaskLists+0x70>)
 80093e0:	f7fe f962 	bl	80076a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80093e4:	480b      	ldr	r0, [pc, #44]	@ (8009414 <prvInitialiseTaskLists+0x74>)
 80093e6:	f7fe f95f 	bl	80076a8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80093ea:	4b0b      	ldr	r3, [pc, #44]	@ (8009418 <prvInitialiseTaskLists+0x78>)
 80093ec:	4a05      	ldr	r2, [pc, #20]	@ (8009404 <prvInitialiseTaskLists+0x64>)
 80093ee:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80093f0:	4b0a      	ldr	r3, [pc, #40]	@ (800941c <prvInitialiseTaskLists+0x7c>)
 80093f2:	4a05      	ldr	r2, [pc, #20]	@ (8009408 <prvInitialiseTaskLists+0x68>)
 80093f4:	601a      	str	r2, [r3, #0]
}
 80093f6:	bf00      	nop
 80093f8:	3708      	adds	r7, #8
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
 80093fe:	bf00      	nop
 8009400:	200014a0 	.word	0x200014a0
 8009404:	20001900 	.word	0x20001900
 8009408:	20001914 	.word	0x20001914
 800940c:	20001930 	.word	0x20001930
 8009410:	20001944 	.word	0x20001944
 8009414:	2000195c 	.word	0x2000195c
 8009418:	20001928 	.word	0x20001928
 800941c:	2000192c 	.word	0x2000192c

08009420 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009420:	b580      	push	{r7, lr}
 8009422:	b082      	sub	sp, #8
 8009424:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009426:	e019      	b.n	800945c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009428:	f001 f908 	bl	800a63c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800942c:	4b10      	ldr	r3, [pc, #64]	@ (8009470 <prvCheckTasksWaitingTermination+0x50>)
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	68db      	ldr	r3, [r3, #12]
 8009432:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	3304      	adds	r3, #4
 8009438:	4618      	mov	r0, r3
 800943a:	f7fe f9bb 	bl	80077b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800943e:	4b0d      	ldr	r3, [pc, #52]	@ (8009474 <prvCheckTasksWaitingTermination+0x54>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	3b01      	subs	r3, #1
 8009444:	4a0b      	ldr	r2, [pc, #44]	@ (8009474 <prvCheckTasksWaitingTermination+0x54>)
 8009446:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009448:	4b0b      	ldr	r3, [pc, #44]	@ (8009478 <prvCheckTasksWaitingTermination+0x58>)
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	3b01      	subs	r3, #1
 800944e:	4a0a      	ldr	r2, [pc, #40]	@ (8009478 <prvCheckTasksWaitingTermination+0x58>)
 8009450:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009452:	f001 f923 	bl	800a69c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009456:	6878      	ldr	r0, [r7, #4]
 8009458:	f000 f810 	bl	800947c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800945c:	4b06      	ldr	r3, [pc, #24]	@ (8009478 <prvCheckTasksWaitingTermination+0x58>)
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	2b00      	cmp	r3, #0
 8009462:	d1e1      	bne.n	8009428 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009464:	bf00      	nop
 8009466:	bf00      	nop
 8009468:	3708      	adds	r7, #8
 800946a:	46bd      	mov	sp, r7
 800946c:	bd80      	pop	{r7, pc}
 800946e:	bf00      	nop
 8009470:	20001944 	.word	0x20001944
 8009474:	20001970 	.word	0x20001970
 8009478:	20001958 	.word	0x20001958

0800947c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800947c:	b580      	push	{r7, lr}
 800947e:	b084      	sub	sp, #16
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	3354      	adds	r3, #84	@ 0x54
 8009488:	4618      	mov	r0, r3
 800948a:	f001 fbcd 	bl	800ac28 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009494:	2b00      	cmp	r3, #0
 8009496:	d108      	bne.n	80094aa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800949c:	4618      	mov	r0, r3
 800949e:	f001 fa9d 	bl	800a9dc <vPortFree>
				vPortFree( pxTCB );
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f001 fa9a 	bl	800a9dc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80094a8:	e019      	b.n	80094de <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d103      	bne.n	80094bc <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f001 fa91 	bl	800a9dc <vPortFree>
	}
 80094ba:	e010      	b.n	80094de <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d00b      	beq.n	80094de <prvDeleteTCB+0x62>
	__asm volatile
 80094c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ca:	f383 8811 	msr	BASEPRI, r3
 80094ce:	f3bf 8f6f 	isb	sy
 80094d2:	f3bf 8f4f 	dsb	sy
 80094d6:	60fb      	str	r3, [r7, #12]
}
 80094d8:	bf00      	nop
 80094da:	bf00      	nop
 80094dc:	e7fd      	b.n	80094da <prvDeleteTCB+0x5e>
	}
 80094de:	bf00      	nop
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
	...

080094e8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80094e8:	b480      	push	{r7}
 80094ea:	b083      	sub	sp, #12
 80094ec:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094ee:	4b0c      	ldr	r3, [pc, #48]	@ (8009520 <prvResetNextTaskUnblockTime+0x38>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d104      	bne.n	8009502 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80094f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009524 <prvResetNextTaskUnblockTime+0x3c>)
 80094fa:	f04f 32ff 	mov.w	r2, #4294967295
 80094fe:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009500:	e008      	b.n	8009514 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009502:	4b07      	ldr	r3, [pc, #28]	@ (8009520 <prvResetNextTaskUnblockTime+0x38>)
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	68db      	ldr	r3, [r3, #12]
 8009508:	68db      	ldr	r3, [r3, #12]
 800950a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	4a04      	ldr	r2, [pc, #16]	@ (8009524 <prvResetNextTaskUnblockTime+0x3c>)
 8009512:	6013      	str	r3, [r2, #0]
}
 8009514:	bf00      	nop
 8009516:	370c      	adds	r7, #12
 8009518:	46bd      	mov	sp, r7
 800951a:	bc80      	pop	{r7}
 800951c:	4770      	bx	lr
 800951e:	bf00      	nop
 8009520:	20001928 	.word	0x20001928
 8009524:	20001990 	.word	0x20001990

08009528 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009528:	b480      	push	{r7}
 800952a:	b083      	sub	sp, #12
 800952c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800952e:	4b04      	ldr	r3, [pc, #16]	@ (8009540 <xTaskGetCurrentTaskHandle+0x18>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009534:	687b      	ldr	r3, [r7, #4]
	}
 8009536:	4618      	mov	r0, r3
 8009538:	370c      	adds	r7, #12
 800953a:	46bd      	mov	sp, r7
 800953c:	bc80      	pop	{r7}
 800953e:	4770      	bx	lr
 8009540:	2000149c 	.word	0x2000149c

08009544 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800954a:	4b0b      	ldr	r3, [pc, #44]	@ (8009578 <xTaskGetSchedulerState+0x34>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d102      	bne.n	8009558 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009552:	2301      	movs	r3, #1
 8009554:	607b      	str	r3, [r7, #4]
 8009556:	e008      	b.n	800956a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009558:	4b08      	ldr	r3, [pc, #32]	@ (800957c <xTaskGetSchedulerState+0x38>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d102      	bne.n	8009566 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009560:	2302      	movs	r3, #2
 8009562:	607b      	str	r3, [r7, #4]
 8009564:	e001      	b.n	800956a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009566:	2300      	movs	r3, #0
 8009568:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800956a:	687b      	ldr	r3, [r7, #4]
	}
 800956c:	4618      	mov	r0, r3
 800956e:	370c      	adds	r7, #12
 8009570:	46bd      	mov	sp, r7
 8009572:	bc80      	pop	{r7}
 8009574:	4770      	bx	lr
 8009576:	bf00      	nop
 8009578:	2000197c 	.word	0x2000197c
 800957c:	20001998 	.word	0x20001998

08009580 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009580:	b580      	push	{r7, lr}
 8009582:	b084      	sub	sp, #16
 8009584:	af00      	add	r7, sp, #0
 8009586:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800958c:	2300      	movs	r3, #0
 800958e:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d051      	beq.n	800963a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009596:	68bb      	ldr	r3, [r7, #8]
 8009598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959a:	4b2a      	ldr	r3, [pc, #168]	@ (8009644 <xTaskPriorityInherit+0xc4>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d241      	bcs.n	8009628 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	699b      	ldr	r3, [r3, #24]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	db06      	blt.n	80095ba <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095ac:	4b25      	ldr	r3, [pc, #148]	@ (8009644 <xTaskPriorityInherit+0xc4>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095b6:	68bb      	ldr	r3, [r7, #8]
 80095b8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80095ba:	68bb      	ldr	r3, [r7, #8]
 80095bc:	6959      	ldr	r1, [r3, #20]
 80095be:	68bb      	ldr	r3, [r7, #8]
 80095c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c2:	4613      	mov	r3, r2
 80095c4:	009b      	lsls	r3, r3, #2
 80095c6:	4413      	add	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4a1f      	ldr	r2, [pc, #124]	@ (8009648 <xTaskPriorityInherit+0xc8>)
 80095cc:	4413      	add	r3, r2
 80095ce:	4299      	cmp	r1, r3
 80095d0:	d122      	bne.n	8009618 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80095d2:	68bb      	ldr	r3, [r7, #8]
 80095d4:	3304      	adds	r3, #4
 80095d6:	4618      	mov	r0, r3
 80095d8:	f7fe f8ec 	bl	80077b4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80095dc:	4b19      	ldr	r3, [pc, #100]	@ (8009644 <xTaskPriorityInherit+0xc4>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e2:	68bb      	ldr	r3, [r7, #8]
 80095e4:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80095e6:	68bb      	ldr	r3, [r7, #8]
 80095e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ea:	4b18      	ldr	r3, [pc, #96]	@ (800964c <xTaskPriorityInherit+0xcc>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	429a      	cmp	r2, r3
 80095f0:	d903      	bls.n	80095fa <xTaskPriorityInherit+0x7a>
 80095f2:	68bb      	ldr	r3, [r7, #8]
 80095f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095f6:	4a15      	ldr	r2, [pc, #84]	@ (800964c <xTaskPriorityInherit+0xcc>)
 80095f8:	6013      	str	r3, [r2, #0]
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	4a10      	ldr	r2, [pc, #64]	@ (8009648 <xTaskPriorityInherit+0xc8>)
 8009608:	441a      	add	r2, r3
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	3304      	adds	r3, #4
 800960e:	4619      	mov	r1, r3
 8009610:	4610      	mov	r0, r2
 8009612:	f7fe f874 	bl	80076fe <vListInsertEnd>
 8009616:	e004      	b.n	8009622 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009618:	4b0a      	ldr	r3, [pc, #40]	@ (8009644 <xTaskPriorityInherit+0xc4>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800961e:	68bb      	ldr	r3, [r7, #8]
 8009620:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009622:	2301      	movs	r3, #1
 8009624:	60fb      	str	r3, [r7, #12]
 8009626:	e008      	b.n	800963a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009628:	68bb      	ldr	r3, [r7, #8]
 800962a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800962c:	4b05      	ldr	r3, [pc, #20]	@ (8009644 <xTaskPriorityInherit+0xc4>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009632:	429a      	cmp	r2, r3
 8009634:	d201      	bcs.n	800963a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009636:	2301      	movs	r3, #1
 8009638:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800963a:	68fb      	ldr	r3, [r7, #12]
	}
 800963c:	4618      	mov	r0, r3
 800963e:	3710      	adds	r7, #16
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}
 8009644:	2000149c 	.word	0x2000149c
 8009648:	200014a0 	.word	0x200014a0
 800964c:	20001978 	.word	0x20001978

08009650 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009650:	b580      	push	{r7, lr}
 8009652:	b086      	sub	sp, #24
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800965c:	2300      	movs	r3, #0
 800965e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	2b00      	cmp	r3, #0
 8009664:	d058      	beq.n	8009718 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009666:	4b2f      	ldr	r3, [pc, #188]	@ (8009724 <xTaskPriorityDisinherit+0xd4>)
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	693a      	ldr	r2, [r7, #16]
 800966c:	429a      	cmp	r2, r3
 800966e:	d00b      	beq.n	8009688 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009674:	f383 8811 	msr	BASEPRI, r3
 8009678:	f3bf 8f6f 	isb	sy
 800967c:	f3bf 8f4f 	dsb	sy
 8009680:	60fb      	str	r3, [r7, #12]
}
 8009682:	bf00      	nop
 8009684:	bf00      	nop
 8009686:	e7fd      	b.n	8009684 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800968c:	2b00      	cmp	r3, #0
 800968e:	d10b      	bne.n	80096a8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009694:	f383 8811 	msr	BASEPRI, r3
 8009698:	f3bf 8f6f 	isb	sy
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	60bb      	str	r3, [r7, #8]
}
 80096a2:	bf00      	nop
 80096a4:	bf00      	nop
 80096a6:	e7fd      	b.n	80096a4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80096a8:	693b      	ldr	r3, [r7, #16]
 80096aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096ac:	1e5a      	subs	r2, r3, #1
 80096ae:	693b      	ldr	r3, [r7, #16]
 80096b0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096b6:	693b      	ldr	r3, [r7, #16]
 80096b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d02c      	beq.n	8009718 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d128      	bne.n	8009718 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	3304      	adds	r3, #4
 80096ca:	4618      	mov	r0, r3
 80096cc:	f7fe f872 	bl	80077b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80096d0:	693b      	ldr	r3, [r7, #16]
 80096d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096dc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80096e0:	693b      	ldr	r3, [r7, #16]
 80096e2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80096e4:	693b      	ldr	r3, [r7, #16]
 80096e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e8:	4b0f      	ldr	r3, [pc, #60]	@ (8009728 <xTaskPriorityDisinherit+0xd8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	429a      	cmp	r2, r3
 80096ee:	d903      	bls.n	80096f8 <xTaskPriorityDisinherit+0xa8>
 80096f0:	693b      	ldr	r3, [r7, #16]
 80096f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096f4:	4a0c      	ldr	r2, [pc, #48]	@ (8009728 <xTaskPriorityDisinherit+0xd8>)
 80096f6:	6013      	str	r3, [r2, #0]
 80096f8:	693b      	ldr	r3, [r7, #16]
 80096fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fc:	4613      	mov	r3, r2
 80096fe:	009b      	lsls	r3, r3, #2
 8009700:	4413      	add	r3, r2
 8009702:	009b      	lsls	r3, r3, #2
 8009704:	4a09      	ldr	r2, [pc, #36]	@ (800972c <xTaskPriorityDisinherit+0xdc>)
 8009706:	441a      	add	r2, r3
 8009708:	693b      	ldr	r3, [r7, #16]
 800970a:	3304      	adds	r3, #4
 800970c:	4619      	mov	r1, r3
 800970e:	4610      	mov	r0, r2
 8009710:	f7fd fff5 	bl	80076fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009714:	2301      	movs	r3, #1
 8009716:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009718:	697b      	ldr	r3, [r7, #20]
	}
 800971a:	4618      	mov	r0, r3
 800971c:	3718      	adds	r7, #24
 800971e:	46bd      	mov	sp, r7
 8009720:	bd80      	pop	{r7, pc}
 8009722:	bf00      	nop
 8009724:	2000149c 	.word	0x2000149c
 8009728:	20001978 	.word	0x20001978
 800972c:	200014a0 	.word	0x200014a0

08009730 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8009730:	b580      	push	{r7, lr}
 8009732:	b088      	sub	sp, #32
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800973e:	2301      	movs	r3, #1
 8009740:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	2b00      	cmp	r3, #0
 8009746:	d06c      	beq.n	8009822 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009748:	69bb      	ldr	r3, [r7, #24]
 800974a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800974c:	2b00      	cmp	r3, #0
 800974e:	d10b      	bne.n	8009768 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8009750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009754:	f383 8811 	msr	BASEPRI, r3
 8009758:	f3bf 8f6f 	isb	sy
 800975c:	f3bf 8f4f 	dsb	sy
 8009760:	60fb      	str	r3, [r7, #12]
}
 8009762:	bf00      	nop
 8009764:	bf00      	nop
 8009766:	e7fd      	b.n	8009764 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009768:	69bb      	ldr	r3, [r7, #24]
 800976a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800976c:	683a      	ldr	r2, [r7, #0]
 800976e:	429a      	cmp	r2, r3
 8009770:	d902      	bls.n	8009778 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8009772:	683b      	ldr	r3, [r7, #0]
 8009774:	61fb      	str	r3, [r7, #28]
 8009776:	e002      	b.n	800977e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800977c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009782:	69fa      	ldr	r2, [r7, #28]
 8009784:	429a      	cmp	r2, r3
 8009786:	d04c      	beq.n	8009822 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009788:	69bb      	ldr	r3, [r7, #24]
 800978a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800978c:	697a      	ldr	r2, [r7, #20]
 800978e:	429a      	cmp	r2, r3
 8009790:	d147      	bne.n	8009822 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8009792:	4b26      	ldr	r3, [pc, #152]	@ (800982c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	69ba      	ldr	r2, [r7, #24]
 8009798:	429a      	cmp	r2, r3
 800979a:	d10b      	bne.n	80097b4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800979c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097a0:	f383 8811 	msr	BASEPRI, r3
 80097a4:	f3bf 8f6f 	isb	sy
 80097a8:	f3bf 8f4f 	dsb	sy
 80097ac:	60bb      	str	r3, [r7, #8]
}
 80097ae:	bf00      	nop
 80097b0:	bf00      	nop
 80097b2:	e7fd      	b.n	80097b0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097b8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80097ba:	69bb      	ldr	r3, [r7, #24]
 80097bc:	69fa      	ldr	r2, [r7, #28]
 80097be:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80097c0:	69bb      	ldr	r3, [r7, #24]
 80097c2:	699b      	ldr	r3, [r3, #24]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	db04      	blt.n	80097d2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097c8:	69fb      	ldr	r3, [r7, #28]
 80097ca:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80097ce:	69bb      	ldr	r3, [r7, #24]
 80097d0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	6959      	ldr	r1, [r3, #20]
 80097d6:	693a      	ldr	r2, [r7, #16]
 80097d8:	4613      	mov	r3, r2
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	4413      	add	r3, r2
 80097de:	009b      	lsls	r3, r3, #2
 80097e0:	4a13      	ldr	r2, [pc, #76]	@ (8009830 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80097e2:	4413      	add	r3, r2
 80097e4:	4299      	cmp	r1, r3
 80097e6:	d11c      	bne.n	8009822 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80097e8:	69bb      	ldr	r3, [r7, #24]
 80097ea:	3304      	adds	r3, #4
 80097ec:	4618      	mov	r0, r3
 80097ee:	f7fd ffe1 	bl	80077b4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009834 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	429a      	cmp	r2, r3
 80097fc:	d903      	bls.n	8009806 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80097fe:	69bb      	ldr	r3, [r7, #24]
 8009800:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009802:	4a0c      	ldr	r2, [pc, #48]	@ (8009834 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	69bb      	ldr	r3, [r7, #24]
 8009808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800980a:	4613      	mov	r3, r2
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	009b      	lsls	r3, r3, #2
 8009812:	4a07      	ldr	r2, [pc, #28]	@ (8009830 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009814:	441a      	add	r2, r3
 8009816:	69bb      	ldr	r3, [r7, #24]
 8009818:	3304      	adds	r3, #4
 800981a:	4619      	mov	r1, r3
 800981c:	4610      	mov	r0, r2
 800981e:	f7fd ff6e 	bl	80076fe <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009822:	bf00      	nop
 8009824:	3720      	adds	r7, #32
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	2000149c 	.word	0x2000149c
 8009830:	200014a0 	.word	0x200014a0
 8009834:	20001978 	.word	0x20001978

08009838 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009838:	b480      	push	{r7}
 800983a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800983c:	4b07      	ldr	r3, [pc, #28]	@ (800985c <pvTaskIncrementMutexHeldCount+0x24>)
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d004      	beq.n	800984e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009844:	4b05      	ldr	r3, [pc, #20]	@ (800985c <pvTaskIncrementMutexHeldCount+0x24>)
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800984a:	3201      	adds	r2, #1
 800984c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800984e:	4b03      	ldr	r3, [pc, #12]	@ (800985c <pvTaskIncrementMutexHeldCount+0x24>)
 8009850:	681b      	ldr	r3, [r3, #0]
	}
 8009852:	4618      	mov	r0, r3
 8009854:	46bd      	mov	sp, r7
 8009856:	bc80      	pop	{r7}
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	2000149c 	.word	0x2000149c

08009860 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8009860:	b580      	push	{r7, lr}
 8009862:	b084      	sub	sp, #16
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
 8009868:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 800986a:	f000 fee7 	bl	800a63c <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800986e:	4b20      	ldr	r3, [pc, #128]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d113      	bne.n	80098a2 <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800987a:	4b1d      	ldr	r3, [pc, #116]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 800987c:	681b      	ldr	r3, [r3, #0]
 800987e:	2201      	movs	r2, #1
 8009880:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d00b      	beq.n	80098a2 <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800988a:	2101      	movs	r1, #1
 800988c:	6838      	ldr	r0, [r7, #0]
 800988e:	f000 f9db 	bl	8009c48 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8009892:	4b18      	ldr	r3, [pc, #96]	@ (80098f4 <ulTaskNotifyTake+0x94>)
 8009894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009898:	601a      	str	r2, [r3, #0]
 800989a:	f3bf 8f4f 	dsb	sy
 800989e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 80098a2:	f000 fefb 	bl	800a69c <vPortExitCritical>

		taskENTER_CRITICAL();
 80098a6:	f000 fec9 	bl	800a63c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80098aa:	4b11      	ldr	r3, [pc, #68]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80098b2:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d00e      	beq.n	80098d8 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d005      	beq.n	80098cc <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80098c0:	4b0b      	ldr	r3, [pc, #44]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	2200      	movs	r2, #0
 80098c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 80098ca:	e005      	b.n	80098d8 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80098cc:	4b08      	ldr	r3, [pc, #32]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	68fa      	ldr	r2, [r7, #12]
 80098d2:	3a01      	subs	r2, #1
 80098d4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80098d8:	4b05      	ldr	r3, [pc, #20]	@ (80098f0 <ulTaskNotifyTake+0x90>)
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	2200      	movs	r2, #0
 80098de:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 80098e2:	f000 fedb 	bl	800a69c <vPortExitCritical>

		return ulReturn;
 80098e6:	68fb      	ldr	r3, [r7, #12]
	}
 80098e8:	4618      	mov	r0, r3
 80098ea:	3710      	adds	r7, #16
 80098ec:	46bd      	mov	sp, r7
 80098ee:	bd80      	pop	{r7, pc}
 80098f0:	2000149c 	.word	0x2000149c
 80098f4:	e000ed04 	.word	0xe000ed04

080098f8 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b08a      	sub	sp, #40	@ 0x28
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	603b      	str	r3, [r7, #0]
 8009904:	4613      	mov	r3, r2
 8009906:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8009908:	2301      	movs	r3, #1
 800990a:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2b00      	cmp	r3, #0
 8009910:	d10b      	bne.n	800992a <xTaskGenericNotify+0x32>
	__asm volatile
 8009912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009916:	f383 8811 	msr	BASEPRI, r3
 800991a:	f3bf 8f6f 	isb	sy
 800991e:	f3bf 8f4f 	dsb	sy
 8009922:	61bb      	str	r3, [r7, #24]
}
 8009924:	bf00      	nop
 8009926:	bf00      	nop
 8009928:	e7fd      	b.n	8009926 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800992e:	f000 fe85 	bl	800a63c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	2b00      	cmp	r3, #0
 8009936:	d004      	beq.n	8009942 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009938:	6a3b      	ldr	r3, [r7, #32]
 800993a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800993e:	683b      	ldr	r3, [r7, #0]
 8009940:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009942:	6a3b      	ldr	r3, [r7, #32]
 8009944:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009948:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800994a:	6a3b      	ldr	r3, [r7, #32]
 800994c:	2202      	movs	r2, #2
 800994e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009952:	79fb      	ldrb	r3, [r7, #7]
 8009954:	2b04      	cmp	r3, #4
 8009956:	d82e      	bhi.n	80099b6 <xTaskGenericNotify+0xbe>
 8009958:	a201      	add	r2, pc, #4	@ (adr r2, 8009960 <xTaskGenericNotify+0x68>)
 800995a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800995e:	bf00      	nop
 8009960:	080099db 	.word	0x080099db
 8009964:	08009975 	.word	0x08009975
 8009968:	08009987 	.word	0x08009987
 800996c:	08009997 	.word	0x08009997
 8009970:	080099a1 	.word	0x080099a1
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009974:	6a3b      	ldr	r3, [r7, #32]
 8009976:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800997a:	68bb      	ldr	r3, [r7, #8]
 800997c:	431a      	orrs	r2, r3
 800997e:	6a3b      	ldr	r3, [r7, #32]
 8009980:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009984:	e02c      	b.n	80099e0 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009986:	6a3b      	ldr	r3, [r7, #32]
 8009988:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800998c:	1c5a      	adds	r2, r3, #1
 800998e:	6a3b      	ldr	r3, [r7, #32]
 8009990:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009994:	e024      	b.n	80099e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009996:	6a3b      	ldr	r3, [r7, #32]
 8009998:	68ba      	ldr	r2, [r7, #8]
 800999a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800999e:	e01f      	b.n	80099e0 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 80099a0:	7ffb      	ldrb	r3, [r7, #31]
 80099a2:	2b02      	cmp	r3, #2
 80099a4:	d004      	beq.n	80099b0 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 80099a6:	6a3b      	ldr	r3, [r7, #32]
 80099a8:	68ba      	ldr	r2, [r7, #8]
 80099aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 80099ae:	e017      	b.n	80099e0 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 80099b0:	2300      	movs	r3, #0
 80099b2:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 80099b4:	e014      	b.n	80099e0 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 80099b6:	6a3b      	ldr	r3, [r7, #32]
 80099b8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80099bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099c0:	d00d      	beq.n	80099de <xTaskGenericNotify+0xe6>
	__asm volatile
 80099c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c6:	f383 8811 	msr	BASEPRI, r3
 80099ca:	f3bf 8f6f 	isb	sy
 80099ce:	f3bf 8f4f 	dsb	sy
 80099d2:	617b      	str	r3, [r7, #20]
}
 80099d4:	bf00      	nop
 80099d6:	bf00      	nop
 80099d8:	e7fd      	b.n	80099d6 <xTaskGenericNotify+0xde>
					break;
 80099da:	bf00      	nop
 80099dc:	e000      	b.n	80099e0 <xTaskGenericNotify+0xe8>

					break;
 80099de:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 80099e0:	7ffb      	ldrb	r3, [r7, #31]
 80099e2:	2b01      	cmp	r3, #1
 80099e4:	d13b      	bne.n	8009a5e <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099e6:	6a3b      	ldr	r3, [r7, #32]
 80099e8:	3304      	adds	r3, #4
 80099ea:	4618      	mov	r0, r3
 80099ec:	f7fd fee2 	bl	80077b4 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 80099f0:	6a3b      	ldr	r3, [r7, #32]
 80099f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099f4:	4b1d      	ldr	r3, [pc, #116]	@ (8009a6c <xTaskGenericNotify+0x174>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	429a      	cmp	r2, r3
 80099fa:	d903      	bls.n	8009a04 <xTaskGenericNotify+0x10c>
 80099fc:	6a3b      	ldr	r3, [r7, #32]
 80099fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a00:	4a1a      	ldr	r2, [pc, #104]	@ (8009a6c <xTaskGenericNotify+0x174>)
 8009a02:	6013      	str	r3, [r2, #0]
 8009a04:	6a3b      	ldr	r3, [r7, #32]
 8009a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a08:	4613      	mov	r3, r2
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	4413      	add	r3, r2
 8009a0e:	009b      	lsls	r3, r3, #2
 8009a10:	4a17      	ldr	r2, [pc, #92]	@ (8009a70 <xTaskGenericNotify+0x178>)
 8009a12:	441a      	add	r2, r3
 8009a14:	6a3b      	ldr	r3, [r7, #32]
 8009a16:	3304      	adds	r3, #4
 8009a18:	4619      	mov	r1, r3
 8009a1a:	4610      	mov	r0, r2
 8009a1c:	f7fd fe6f 	bl	80076fe <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009a20:	6a3b      	ldr	r3, [r7, #32]
 8009a22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00b      	beq.n	8009a40 <xTaskGenericNotify+0x148>
	__asm volatile
 8009a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a2c:	f383 8811 	msr	BASEPRI, r3
 8009a30:	f3bf 8f6f 	isb	sy
 8009a34:	f3bf 8f4f 	dsb	sy
 8009a38:	613b      	str	r3, [r7, #16]
}
 8009a3a:	bf00      	nop
 8009a3c:	bf00      	nop
 8009a3e:	e7fd      	b.n	8009a3c <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a40:	6a3b      	ldr	r3, [r7, #32]
 8009a42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a44:	4b0b      	ldr	r3, [pc, #44]	@ (8009a74 <xTaskGenericNotify+0x17c>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d907      	bls.n	8009a5e <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8009a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8009a78 <xTaskGenericNotify+0x180>)
 8009a50:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a54:	601a      	str	r2, [r3, #0]
 8009a56:	f3bf 8f4f 	dsb	sy
 8009a5a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8009a5e:	f000 fe1d 	bl	800a69c <vPortExitCritical>

		return xReturn;
 8009a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3728      	adds	r7, #40	@ 0x28
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}
 8009a6c:	20001978 	.word	0x20001978
 8009a70:	200014a0 	.word	0x200014a0
 8009a74:	2000149c 	.word	0x2000149c
 8009a78:	e000ed04 	.word	0xe000ed04

08009a7c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b08e      	sub	sp, #56	@ 0x38
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	603b      	str	r3, [r7, #0]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d10b      	bne.n	8009aae <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 8009a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a9a:	f383 8811 	msr	BASEPRI, r3
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f3bf 8f4f 	dsb	sy
 8009aa6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009aa8:	bf00      	nop
 8009aaa:	bf00      	nop
 8009aac:	e7fd      	b.n	8009aaa <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009aae:	f000 fe87 	bl	800a7c0 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 8009ab6:	f3ef 8211 	mrs	r2, BASEPRI
 8009aba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009abe:	f383 8811 	msr	BASEPRI, r3
 8009ac2:	f3bf 8f6f 	isb	sy
 8009ac6:	f3bf 8f4f 	dsb	sy
 8009aca:	623a      	str	r2, [r7, #32]
 8009acc:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 8009ace:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	d004      	beq.n	8009ae2 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8009ad8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ada:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8009ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ae4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8009ae8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8009aec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009aee:	2202      	movs	r2, #2
 8009af0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 8009af4:	79fb      	ldrb	r3, [r7, #7]
 8009af6:	2b04      	cmp	r3, #4
 8009af8:	d82e      	bhi.n	8009b58 <xTaskGenericNotifyFromISR+0xdc>
 8009afa:	a201      	add	r2, pc, #4	@ (adr r2, 8009b00 <xTaskGenericNotifyFromISR+0x84>)
 8009afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b00:	08009b7d 	.word	0x08009b7d
 8009b04:	08009b15 	.word	0x08009b15
 8009b08:	08009b27 	.word	0x08009b27
 8009b0c:	08009b37 	.word	0x08009b37
 8009b10:	08009b41 	.word	0x08009b41
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8009b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b16:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	431a      	orrs	r2, r3
 8009b1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b20:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b24:	e02d      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8009b26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b2c:	1c5a      	adds	r2, r3, #1
 8009b2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b30:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b34:	e025      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8009b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b38:	68ba      	ldr	r2, [r7, #8]
 8009b3a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 8009b3e:	e020      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8009b40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b44:	2b02      	cmp	r3, #2
 8009b46:	d004      	beq.n	8009b52 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8009b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4a:	68ba      	ldr	r2, [r7, #8]
 8009b4c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8009b50:	e017      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 8009b52:	2300      	movs	r3, #0
 8009b54:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 8009b56:	e014      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8009b58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b62:	d00d      	beq.n	8009b80 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 8009b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b68:	f383 8811 	msr	BASEPRI, r3
 8009b6c:	f3bf 8f6f 	isb	sy
 8009b70:	f3bf 8f4f 	dsb	sy
 8009b74:	61bb      	str	r3, [r7, #24]
}
 8009b76:	bf00      	nop
 8009b78:	bf00      	nop
 8009b7a:	e7fd      	b.n	8009b78 <xTaskGenericNotifyFromISR+0xfc>
					break;
 8009b7c:	bf00      	nop
 8009b7e:	e000      	b.n	8009b82 <xTaskGenericNotifyFromISR+0x106>
					break;
 8009b80:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8009b82:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009b86:	2b01      	cmp	r3, #1
 8009b88:	d147      	bne.n	8009c1a <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8009b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d00b      	beq.n	8009baa <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 8009b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b96:	f383 8811 	msr	BASEPRI, r3
 8009b9a:	f3bf 8f6f 	isb	sy
 8009b9e:	f3bf 8f4f 	dsb	sy
 8009ba2:	617b      	str	r3, [r7, #20]
}
 8009ba4:	bf00      	nop
 8009ba6:	bf00      	nop
 8009ba8:	e7fd      	b.n	8009ba6 <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009baa:	4b21      	ldr	r3, [pc, #132]	@ (8009c30 <xTaskGenericNotifyFromISR+0x1b4>)
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d11d      	bne.n	8009bee <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fd fdfc 	bl	80077b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bbe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bc0:	4b1c      	ldr	r3, [pc, #112]	@ (8009c34 <xTaskGenericNotifyFromISR+0x1b8>)
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d903      	bls.n	8009bd0 <xTaskGenericNotifyFromISR+0x154>
 8009bc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bcc:	4a19      	ldr	r2, [pc, #100]	@ (8009c34 <xTaskGenericNotifyFromISR+0x1b8>)
 8009bce:	6013      	str	r3, [r2, #0]
 8009bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd4:	4613      	mov	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	009b      	lsls	r3, r3, #2
 8009bdc:	4a16      	ldr	r2, [pc, #88]	@ (8009c38 <xTaskGenericNotifyFromISR+0x1bc>)
 8009bde:	441a      	add	r2, r3
 8009be0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be2:	3304      	adds	r3, #4
 8009be4:	4619      	mov	r1, r3
 8009be6:	4610      	mov	r0, r2
 8009be8:	f7fd fd89 	bl	80076fe <vListInsertEnd>
 8009bec:	e005      	b.n	8009bfa <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8009bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf0:	3318      	adds	r3, #24
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	4811      	ldr	r0, [pc, #68]	@ (8009c3c <xTaskGenericNotifyFromISR+0x1c0>)
 8009bf6:	f7fd fd82 	bl	80076fe <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfe:	4b10      	ldr	r3, [pc, #64]	@ (8009c40 <xTaskGenericNotifyFromISR+0x1c4>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c04:	429a      	cmp	r2, r3
 8009c06:	d908      	bls.n	8009c1a <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8009c08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d002      	beq.n	8009c14 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8009c0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009c10:	2201      	movs	r2, #1
 8009c12:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8009c14:	4b0b      	ldr	r3, [pc, #44]	@ (8009c44 <xTaskGenericNotifyFromISR+0x1c8>)
 8009c16:	2201      	movs	r2, #1
 8009c18:	601a      	str	r2, [r3, #0]
 8009c1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c1c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8009c1e:	693b      	ldr	r3, [r7, #16]
 8009c20:	f383 8811 	msr	BASEPRI, r3
}
 8009c24:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 8009c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8009c28:	4618      	mov	r0, r3
 8009c2a:	3738      	adds	r7, #56	@ 0x38
 8009c2c:	46bd      	mov	sp, r7
 8009c2e:	bd80      	pop	{r7, pc}
 8009c30:	20001998 	.word	0x20001998
 8009c34:	20001978 	.word	0x20001978
 8009c38:	200014a0 	.word	0x200014a0
 8009c3c:	20001930 	.word	0x20001930
 8009c40:	2000149c 	.word	0x2000149c
 8009c44:	20001984 	.word	0x20001984

08009c48 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c52:	4b21      	ldr	r3, [pc, #132]	@ (8009cd8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c58:	4b20      	ldr	r3, [pc, #128]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	3304      	adds	r3, #4
 8009c5e:	4618      	mov	r0, r3
 8009c60:	f7fd fda8 	bl	80077b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c6a:	d10a      	bne.n	8009c82 <prvAddCurrentTaskToDelayedList+0x3a>
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d007      	beq.n	8009c82 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c72:	4b1a      	ldr	r3, [pc, #104]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	3304      	adds	r3, #4
 8009c78:	4619      	mov	r1, r3
 8009c7a:	4819      	ldr	r0, [pc, #100]	@ (8009ce0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009c7c:	f7fd fd3f 	bl	80076fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c80:	e026      	b.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c82:	68fa      	ldr	r2, [r7, #12]
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	4413      	add	r3, r2
 8009c88:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c8a:	4b14      	ldr	r3, [pc, #80]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	68ba      	ldr	r2, [r7, #8]
 8009c90:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c92:	68ba      	ldr	r2, [r7, #8]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	429a      	cmp	r2, r3
 8009c98:	d209      	bcs.n	8009cae <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c9a:	4b12      	ldr	r3, [pc, #72]	@ (8009ce4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	3304      	adds	r3, #4
 8009ca4:	4619      	mov	r1, r3
 8009ca6:	4610      	mov	r0, r2
 8009ca8:	f7fd fd4c 	bl	8007744 <vListInsert>
}
 8009cac:	e010      	b.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009cae:	4b0e      	ldr	r3, [pc, #56]	@ (8009ce8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009cb0:	681a      	ldr	r2, [r3, #0]
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009cdc <prvAddCurrentTaskToDelayedList+0x94>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3304      	adds	r3, #4
 8009cb8:	4619      	mov	r1, r3
 8009cba:	4610      	mov	r0, r2
 8009cbc:	f7fd fd42 	bl	8007744 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009cc0:	4b0a      	ldr	r3, [pc, #40]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	68ba      	ldr	r2, [r7, #8]
 8009cc6:	429a      	cmp	r2, r3
 8009cc8:	d202      	bcs.n	8009cd0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009cca:	4a08      	ldr	r2, [pc, #32]	@ (8009cec <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	6013      	str	r3, [r2, #0]
}
 8009cd0:	bf00      	nop
 8009cd2:	3710      	adds	r7, #16
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	bd80      	pop	{r7, pc}
 8009cd8:	20001974 	.word	0x20001974
 8009cdc:	2000149c 	.word	0x2000149c
 8009ce0:	2000195c 	.word	0x2000195c
 8009ce4:	2000192c 	.word	0x2000192c
 8009ce8:	20001928 	.word	0x20001928
 8009cec:	20001990 	.word	0x20001990

08009cf0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b08a      	sub	sp, #40	@ 0x28
 8009cf4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009cf6:	2300      	movs	r3, #0
 8009cf8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009cfa:	f000 fb6f 	bl	800a3dc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009cfe:	4b1d      	ldr	r3, [pc, #116]	@ (8009d74 <xTimerCreateTimerTask+0x84>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d021      	beq.n	8009d4a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009d06:	2300      	movs	r3, #0
 8009d08:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009d0a:	2300      	movs	r3, #0
 8009d0c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009d0e:	1d3a      	adds	r2, r7, #4
 8009d10:	f107 0108 	add.w	r1, r7, #8
 8009d14:	f107 030c 	add.w	r3, r7, #12
 8009d18:	4618      	mov	r0, r3
 8009d1a:	f7fd fcab 	bl	8007674 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d1e:	6879      	ldr	r1, [r7, #4]
 8009d20:	68bb      	ldr	r3, [r7, #8]
 8009d22:	68fa      	ldr	r2, [r7, #12]
 8009d24:	9202      	str	r2, [sp, #8]
 8009d26:	9301      	str	r3, [sp, #4]
 8009d28:	2302      	movs	r3, #2
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	2300      	movs	r3, #0
 8009d2e:	460a      	mov	r2, r1
 8009d30:	4911      	ldr	r1, [pc, #68]	@ (8009d78 <xTimerCreateTimerTask+0x88>)
 8009d32:	4812      	ldr	r0, [pc, #72]	@ (8009d7c <xTimerCreateTimerTask+0x8c>)
 8009d34:	f7fe fd92 	bl	800885c <xTaskCreateStatic>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	4a11      	ldr	r2, [pc, #68]	@ (8009d80 <xTimerCreateTimerTask+0x90>)
 8009d3c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d3e:	4b10      	ldr	r3, [pc, #64]	@ (8009d80 <xTimerCreateTimerTask+0x90>)
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d001      	beq.n	8009d4a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d46:	2301      	movs	r3, #1
 8009d48:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d4a:	697b      	ldr	r3, [r7, #20]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d10b      	bne.n	8009d68 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009d50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d54:	f383 8811 	msr	BASEPRI, r3
 8009d58:	f3bf 8f6f 	isb	sy
 8009d5c:	f3bf 8f4f 	dsb	sy
 8009d60:	613b      	str	r3, [r7, #16]
}
 8009d62:	bf00      	nop
 8009d64:	bf00      	nop
 8009d66:	e7fd      	b.n	8009d64 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009d68:	697b      	ldr	r3, [r7, #20]
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3718      	adds	r7, #24
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	200019cc 	.word	0x200019cc
 8009d78:	0800af3c 	.word	0x0800af3c
 8009d7c:	08009f79 	.word	0x08009f79
 8009d80:	200019d0 	.word	0x200019d0

08009d84 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b088      	sub	sp, #32
 8009d88:	af02      	add	r7, sp, #8
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	607a      	str	r2, [r7, #4]
 8009d90:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8009d92:	202c      	movs	r0, #44	@ 0x2c
 8009d94:	f000 fd54 	bl	800a840 <pvPortMalloc>
 8009d98:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 8009d9a:	697b      	ldr	r3, [r7, #20]
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d00d      	beq.n	8009dbc <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 8009da0:	697b      	ldr	r3, [r7, #20]
 8009da2:	2200      	movs	r2, #0
 8009da4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8009da8:	697b      	ldr	r3, [r7, #20]
 8009daa:	9301      	str	r3, [sp, #4]
 8009dac:	6a3b      	ldr	r3, [r7, #32]
 8009dae:	9300      	str	r3, [sp, #0]
 8009db0:	683b      	ldr	r3, [r7, #0]
 8009db2:	687a      	ldr	r2, [r7, #4]
 8009db4:	68b9      	ldr	r1, [r7, #8]
 8009db6:	68f8      	ldr	r0, [r7, #12]
 8009db8:	f000 f805 	bl	8009dc6 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 8009dbc:	697b      	ldr	r3, [r7, #20]
	}
 8009dbe:	4618      	mov	r0, r3
 8009dc0:	3718      	adds	r7, #24
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	bd80      	pop	{r7, pc}

08009dc6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 8009dc6:	b580      	push	{r7, lr}
 8009dc8:	b086      	sub	sp, #24
 8009dca:	af00      	add	r7, sp, #0
 8009dcc:	60f8      	str	r0, [r7, #12]
 8009dce:	60b9      	str	r1, [r7, #8]
 8009dd0:	607a      	str	r2, [r7, #4]
 8009dd2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8009dd4:	68bb      	ldr	r3, [r7, #8]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d10b      	bne.n	8009df2 <prvInitialiseNewTimer+0x2c>
	__asm volatile
 8009dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dde:	f383 8811 	msr	BASEPRI, r3
 8009de2:	f3bf 8f6f 	isb	sy
 8009de6:	f3bf 8f4f 	dsb	sy
 8009dea:	617b      	str	r3, [r7, #20]
}
 8009dec:	bf00      	nop
 8009dee:	bf00      	nop
 8009df0:	e7fd      	b.n	8009dee <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 8009df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d01e      	beq.n	8009e36 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 8009df8:	f000 faf0 	bl	800a3dc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009dfe:	68fa      	ldr	r2, [r7, #12]
 8009e00:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e04:	68ba      	ldr	r2, [r7, #8]
 8009e06:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	683a      	ldr	r2, [r7, #0]
 8009e0c:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e10:	6a3a      	ldr	r2, [r7, #32]
 8009e12:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	3304      	adds	r3, #4
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f7fd fc64 	bl	80076e6 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d008      	beq.n	8009e36 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8009e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e26:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e2a:	f043 0304 	orr.w	r3, r3, #4
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e32:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8009e36:	bf00      	nop
 8009e38:	3718      	adds	r7, #24
 8009e3a:	46bd      	mov	sp, r7
 8009e3c:	bd80      	pop	{r7, pc}
	...

08009e40 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08a      	sub	sp, #40	@ 0x28
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d10b      	bne.n	8009e70 <xTimerGenericCommand+0x30>
	__asm volatile
 8009e58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e5c:	f383 8811 	msr	BASEPRI, r3
 8009e60:	f3bf 8f6f 	isb	sy
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	623b      	str	r3, [r7, #32]
}
 8009e6a:	bf00      	nop
 8009e6c:	bf00      	nop
 8009e6e:	e7fd      	b.n	8009e6c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009e70:	4b19      	ldr	r3, [pc, #100]	@ (8009ed8 <xTimerGenericCommand+0x98>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d02a      	beq.n	8009ece <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009e84:	68bb      	ldr	r3, [r7, #8]
 8009e86:	2b05      	cmp	r3, #5
 8009e88:	dc18      	bgt.n	8009ebc <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009e8a:	f7ff fb5b 	bl	8009544 <xTaskGetSchedulerState>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b02      	cmp	r3, #2
 8009e92:	d109      	bne.n	8009ea8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009e94:	4b10      	ldr	r3, [pc, #64]	@ (8009ed8 <xTimerGenericCommand+0x98>)
 8009e96:	6818      	ldr	r0, [r3, #0]
 8009e98:	f107 0110 	add.w	r1, r7, #16
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009ea0:	f7fd fe66 	bl	8007b70 <xQueueGenericSend>
 8009ea4:	6278      	str	r0, [r7, #36]	@ 0x24
 8009ea6:	e012      	b.n	8009ece <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ea8:	4b0b      	ldr	r3, [pc, #44]	@ (8009ed8 <xTimerGenericCommand+0x98>)
 8009eaa:	6818      	ldr	r0, [r3, #0]
 8009eac:	f107 0110 	add.w	r1, r7, #16
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f7fd fe5c 	bl	8007b70 <xQueueGenericSend>
 8009eb8:	6278      	str	r0, [r7, #36]	@ 0x24
 8009eba:	e008      	b.n	8009ece <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009ebc:	4b06      	ldr	r3, [pc, #24]	@ (8009ed8 <xTimerGenericCommand+0x98>)
 8009ebe:	6818      	ldr	r0, [r3, #0]
 8009ec0:	f107 0110 	add.w	r1, r7, #16
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	683a      	ldr	r2, [r7, #0]
 8009ec8:	f7fd ff54 	bl	8007d74 <xQueueGenericSendFromISR>
 8009ecc:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009ece:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009ed0:	4618      	mov	r0, r3
 8009ed2:	3728      	adds	r7, #40	@ 0x28
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	bd80      	pop	{r7, pc}
 8009ed8:	200019cc 	.word	0x200019cc

08009edc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b088      	sub	sp, #32
 8009ee0:	af02      	add	r7, sp, #8
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ee6:	4b23      	ldr	r3, [pc, #140]	@ (8009f74 <prvProcessExpiredTimer+0x98>)
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	68db      	ldr	r3, [r3, #12]
 8009eec:	68db      	ldr	r3, [r3, #12]
 8009eee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009ef0:	697b      	ldr	r3, [r7, #20]
 8009ef2:	3304      	adds	r3, #4
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f7fd fc5d 	bl	80077b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009efa:	697b      	ldr	r3, [r7, #20]
 8009efc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f00:	f003 0304 	and.w	r3, r3, #4
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d023      	beq.n	8009f50 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009f08:	697b      	ldr	r3, [r7, #20]
 8009f0a:	699a      	ldr	r2, [r3, #24]
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	18d1      	adds	r1, r2, r3
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	683a      	ldr	r2, [r7, #0]
 8009f14:	6978      	ldr	r0, [r7, #20]
 8009f16:	f000 f8d3 	bl	800a0c0 <prvInsertTimerInActiveList>
 8009f1a:	4603      	mov	r3, r0
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d020      	beq.n	8009f62 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009f20:	2300      	movs	r3, #0
 8009f22:	9300      	str	r3, [sp, #0]
 8009f24:	2300      	movs	r3, #0
 8009f26:	687a      	ldr	r2, [r7, #4]
 8009f28:	2100      	movs	r1, #0
 8009f2a:	6978      	ldr	r0, [r7, #20]
 8009f2c:	f7ff ff88 	bl	8009e40 <xTimerGenericCommand>
 8009f30:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d114      	bne.n	8009f62 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f3c:	f383 8811 	msr	BASEPRI, r3
 8009f40:	f3bf 8f6f 	isb	sy
 8009f44:	f3bf 8f4f 	dsb	sy
 8009f48:	60fb      	str	r3, [r7, #12]
}
 8009f4a:	bf00      	nop
 8009f4c:	bf00      	nop
 8009f4e:	e7fd      	b.n	8009f4c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f50:	697b      	ldr	r3, [r7, #20]
 8009f52:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f56:	f023 0301 	bic.w	r3, r3, #1
 8009f5a:	b2da      	uxtb	r2, r3
 8009f5c:	697b      	ldr	r3, [r7, #20]
 8009f5e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f62:	697b      	ldr	r3, [r7, #20]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	6978      	ldr	r0, [r7, #20]
 8009f68:	4798      	blx	r3
}
 8009f6a:	bf00      	nop
 8009f6c:	3718      	adds	r7, #24
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}
 8009f72:	bf00      	nop
 8009f74:	200019c4 	.word	0x200019c4

08009f78 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f80:	f107 0308 	add.w	r3, r7, #8
 8009f84:	4618      	mov	r0, r3
 8009f86:	f000 f859 	bl	800a03c <prvGetNextExpireTime>
 8009f8a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009f8c:	68bb      	ldr	r3, [r7, #8]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	68f8      	ldr	r0, [r7, #12]
 8009f92:	f000 f805 	bl	8009fa0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009f96:	f000 f8d5 	bl	800a144 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009f9a:	bf00      	nop
 8009f9c:	e7f0      	b.n	8009f80 <prvTimerTask+0x8>
	...

08009fa0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
 8009fa8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009faa:	f7fe febb 	bl	8008d24 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009fae:	f107 0308 	add.w	r3, r7, #8
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	f000 f864 	bl	800a080 <prvSampleTimeNow>
 8009fb8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d130      	bne.n	800a022 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d10a      	bne.n	8009fdc <prvProcessTimerOrBlockTask+0x3c>
 8009fc6:	687a      	ldr	r2, [r7, #4]
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	429a      	cmp	r2, r3
 8009fcc:	d806      	bhi.n	8009fdc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009fce:	f7fe feb7 	bl	8008d40 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009fd2:	68f9      	ldr	r1, [r7, #12]
 8009fd4:	6878      	ldr	r0, [r7, #4]
 8009fd6:	f7ff ff81 	bl	8009edc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009fda:	e024      	b.n	800a026 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d008      	beq.n	8009ff4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009fe2:	4b13      	ldr	r3, [pc, #76]	@ (800a030 <prvProcessTimerOrBlockTask+0x90>)
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d101      	bne.n	8009ff0 <prvProcessTimerOrBlockTask+0x50>
 8009fec:	2301      	movs	r3, #1
 8009fee:	e000      	b.n	8009ff2 <prvProcessTimerOrBlockTask+0x52>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009ff4:	4b0f      	ldr	r3, [pc, #60]	@ (800a034 <prvProcessTimerOrBlockTask+0x94>)
 8009ff6:	6818      	ldr	r0, [r3, #0]
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	1ad3      	subs	r3, r2, r3
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	4619      	mov	r1, r3
 800a002:	f7fe fbf7 	bl	80087f4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a006:	f7fe fe9b 	bl	8008d40 <xTaskResumeAll>
 800a00a:	4603      	mov	r3, r0
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d10a      	bne.n	800a026 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a010:	4b09      	ldr	r3, [pc, #36]	@ (800a038 <prvProcessTimerOrBlockTask+0x98>)
 800a012:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a016:	601a      	str	r2, [r3, #0]
 800a018:	f3bf 8f4f 	dsb	sy
 800a01c:	f3bf 8f6f 	isb	sy
}
 800a020:	e001      	b.n	800a026 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a022:	f7fe fe8d 	bl	8008d40 <xTaskResumeAll>
}
 800a026:	bf00      	nop
 800a028:	3710      	adds	r7, #16
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}
 800a02e:	bf00      	nop
 800a030:	200019c8 	.word	0x200019c8
 800a034:	200019cc 	.word	0x200019cc
 800a038:	e000ed04 	.word	0xe000ed04

0800a03c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a03c:	b480      	push	{r7}
 800a03e:	b085      	sub	sp, #20
 800a040:	af00      	add	r7, sp, #0
 800a042:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a044:	4b0d      	ldr	r3, [pc, #52]	@ (800a07c <prvGetNextExpireTime+0x40>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d101      	bne.n	800a052 <prvGetNextExpireTime+0x16>
 800a04e:	2201      	movs	r2, #1
 800a050:	e000      	b.n	800a054 <prvGetNextExpireTime+0x18>
 800a052:	2200      	movs	r2, #0
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d105      	bne.n	800a06c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a060:	4b06      	ldr	r3, [pc, #24]	@ (800a07c <prvGetNextExpireTime+0x40>)
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	60fb      	str	r3, [r7, #12]
 800a06a:	e001      	b.n	800a070 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a06c:	2300      	movs	r3, #0
 800a06e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a070:	68fb      	ldr	r3, [r7, #12]
}
 800a072:	4618      	mov	r0, r3
 800a074:	3714      	adds	r7, #20
 800a076:	46bd      	mov	sp, r7
 800a078:	bc80      	pop	{r7}
 800a07a:	4770      	bx	lr
 800a07c:	200019c4 	.word	0x200019c4

0800a080 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
 800a086:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a088:	f7fe fef8 	bl	8008e7c <xTaskGetTickCount>
 800a08c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a08e:	4b0b      	ldr	r3, [pc, #44]	@ (800a0bc <prvSampleTimeNow+0x3c>)
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	68fa      	ldr	r2, [r7, #12]
 800a094:	429a      	cmp	r2, r3
 800a096:	d205      	bcs.n	800a0a4 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a098:	f000 f93a 	bl	800a310 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	601a      	str	r2, [r3, #0]
 800a0a2:	e002      	b.n	800a0aa <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a0aa:	4a04      	ldr	r2, [pc, #16]	@ (800a0bc <prvSampleTimeNow+0x3c>)
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a0b0:	68fb      	ldr	r3, [r7, #12]
}
 800a0b2:	4618      	mov	r0, r3
 800a0b4:	3710      	adds	r7, #16
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	200019d4 	.word	0x200019d4

0800a0c0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a0c0:	b580      	push	{r7, lr}
 800a0c2:	b086      	sub	sp, #24
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	60f8      	str	r0, [r7, #12]
 800a0c8:	60b9      	str	r1, [r7, #8]
 800a0ca:	607a      	str	r2, [r7, #4]
 800a0cc:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	68fa      	ldr	r2, [r7, #12]
 800a0dc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a0de:	68ba      	ldr	r2, [r7, #8]
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d812      	bhi.n	800a10c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	1ad2      	subs	r2, r2, r3
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	699b      	ldr	r3, [r3, #24]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d302      	bcc.n	800a0fa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a0f4:	2301      	movs	r3, #1
 800a0f6:	617b      	str	r3, [r7, #20]
 800a0f8:	e01b      	b.n	800a132 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a0fa:	4b10      	ldr	r3, [pc, #64]	@ (800a13c <prvInsertTimerInActiveList+0x7c>)
 800a0fc:	681a      	ldr	r2, [r3, #0]
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	3304      	adds	r3, #4
 800a102:	4619      	mov	r1, r3
 800a104:	4610      	mov	r0, r2
 800a106:	f7fd fb1d 	bl	8007744 <vListInsert>
 800a10a:	e012      	b.n	800a132 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	429a      	cmp	r2, r3
 800a112:	d206      	bcs.n	800a122 <prvInsertTimerInActiveList+0x62>
 800a114:	68ba      	ldr	r2, [r7, #8]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d302      	bcc.n	800a122 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a11c:	2301      	movs	r3, #1
 800a11e:	617b      	str	r3, [r7, #20]
 800a120:	e007      	b.n	800a132 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a122:	4b07      	ldr	r3, [pc, #28]	@ (800a140 <prvInsertTimerInActiveList+0x80>)
 800a124:	681a      	ldr	r2, [r3, #0]
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	3304      	adds	r3, #4
 800a12a:	4619      	mov	r1, r3
 800a12c:	4610      	mov	r0, r2
 800a12e:	f7fd fb09 	bl	8007744 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a132:	697b      	ldr	r3, [r7, #20]
}
 800a134:	4618      	mov	r0, r3
 800a136:	3718      	adds	r7, #24
 800a138:	46bd      	mov	sp, r7
 800a13a:	bd80      	pop	{r7, pc}
 800a13c:	200019c8 	.word	0x200019c8
 800a140:	200019c4 	.word	0x200019c4

0800a144 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b08e      	sub	sp, #56	@ 0x38
 800a148:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a14a:	e0ce      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	da19      	bge.n	800a186 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a152:	1d3b      	adds	r3, r7, #4
 800a154:	3304      	adds	r3, #4
 800a156:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a158:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d10b      	bne.n	800a176 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	61fb      	str	r3, [r7, #28]
}
 800a170:	bf00      	nop
 800a172:	bf00      	nop
 800a174:	e7fd      	b.n	800a172 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a17c:	6850      	ldr	r0, [r2, #4]
 800a17e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a180:	6892      	ldr	r2, [r2, #8]
 800a182:	4611      	mov	r1, r2
 800a184:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	f2c0 80ae 	blt.w	800a2ea <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a192:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a194:	695b      	ldr	r3, [r3, #20]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d004      	beq.n	800a1a4 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a19a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a19c:	3304      	adds	r3, #4
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7fd fb08 	bl	80077b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a1a4:	463b      	mov	r3, r7
 800a1a6:	4618      	mov	r0, r3
 800a1a8:	f7ff ff6a 	bl	800a080 <prvSampleTimeNow>
 800a1ac:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	2b09      	cmp	r3, #9
 800a1b2:	f200 8097 	bhi.w	800a2e4 <prvProcessReceivedCommands+0x1a0>
 800a1b6:	a201      	add	r2, pc, #4	@ (adr r2, 800a1bc <prvProcessReceivedCommands+0x78>)
 800a1b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1bc:	0800a1e5 	.word	0x0800a1e5
 800a1c0:	0800a1e5 	.word	0x0800a1e5
 800a1c4:	0800a1e5 	.word	0x0800a1e5
 800a1c8:	0800a25b 	.word	0x0800a25b
 800a1cc:	0800a26f 	.word	0x0800a26f
 800a1d0:	0800a2bb 	.word	0x0800a2bb
 800a1d4:	0800a1e5 	.word	0x0800a1e5
 800a1d8:	0800a1e5 	.word	0x0800a1e5
 800a1dc:	0800a25b 	.word	0x0800a25b
 800a1e0:	0800a26f 	.word	0x0800a26f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1e6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1ea:	f043 0301 	orr.w	r3, r3, #1
 800a1ee:	b2da      	uxtb	r2, r3
 800a1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a1f6:	68ba      	ldr	r2, [r7, #8]
 800a1f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1fa:	699b      	ldr	r3, [r3, #24]
 800a1fc:	18d1      	adds	r1, r2, r3
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a202:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a204:	f7ff ff5c 	bl	800a0c0 <prvInsertTimerInActiveList>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d06c      	beq.n	800a2e8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a20e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a210:	6a1b      	ldr	r3, [r3, #32]
 800a212:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a214:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a216:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a218:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a21c:	f003 0304 	and.w	r3, r3, #4
 800a220:	2b00      	cmp	r3, #0
 800a222:	d061      	beq.n	800a2e8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a224:	68ba      	ldr	r2, [r7, #8]
 800a226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a228:	699b      	ldr	r3, [r3, #24]
 800a22a:	441a      	add	r2, r3
 800a22c:	2300      	movs	r3, #0
 800a22e:	9300      	str	r3, [sp, #0]
 800a230:	2300      	movs	r3, #0
 800a232:	2100      	movs	r1, #0
 800a234:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a236:	f7ff fe03 	bl	8009e40 <xTimerGenericCommand>
 800a23a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a23c:	6a3b      	ldr	r3, [r7, #32]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d152      	bne.n	800a2e8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a246:	f383 8811 	msr	BASEPRI, r3
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	f3bf 8f4f 	dsb	sy
 800a252:	61bb      	str	r3, [r7, #24]
}
 800a254:	bf00      	nop
 800a256:	bf00      	nop
 800a258:	e7fd      	b.n	800a256 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a25c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a260:	f023 0301 	bic.w	r3, r3, #1
 800a264:	b2da      	uxtb	r2, r3
 800a266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a268:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a26c:	e03d      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a270:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a274:	f043 0301 	orr.w	r3, r3, #1
 800a278:	b2da      	uxtb	r2, r3
 800a27a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a27c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a280:	68ba      	ldr	r2, [r7, #8]
 800a282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a284:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d10b      	bne.n	800a2a6 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a28e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a292:	f383 8811 	msr	BASEPRI, r3
 800a296:	f3bf 8f6f 	isb	sy
 800a29a:	f3bf 8f4f 	dsb	sy
 800a29e:	617b      	str	r3, [r7, #20]
}
 800a2a0:	bf00      	nop
 800a2a2:	bf00      	nop
 800a2a4:	e7fd      	b.n	800a2a2 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a2a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a8:	699a      	ldr	r2, [r3, #24]
 800a2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2ac:	18d1      	adds	r1, r2, r3
 800a2ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a2b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2b4:	f7ff ff04 	bl	800a0c0 <prvInsertTimerInActiveList>
					break;
 800a2b8:	e017      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2bc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2c0:	f003 0302 	and.w	r3, r3, #2
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d103      	bne.n	800a2d0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a2c8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a2ca:	f000 fb87 	bl	800a9dc <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a2ce:	e00c      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a2d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2d2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a2d6:	f023 0301 	bic.w	r3, r3, #1
 800a2da:	b2da      	uxtb	r2, r3
 800a2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2de:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a2e2:	e002      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a2e4:	bf00      	nop
 800a2e6:	e000      	b.n	800a2ea <prvProcessReceivedCommands+0x1a6>
					break;
 800a2e8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a2ea:	4b08      	ldr	r3, [pc, #32]	@ (800a30c <prvProcessReceivedCommands+0x1c8>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	1d39      	adds	r1, r7, #4
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	f7fd fe6c 	bl	8007fd0 <xQueueReceive>
 800a2f8:	4603      	mov	r3, r0
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	f47f af26 	bne.w	800a14c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a300:	bf00      	nop
 800a302:	bf00      	nop
 800a304:	3730      	adds	r7, #48	@ 0x30
 800a306:	46bd      	mov	sp, r7
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	200019cc 	.word	0x200019cc

0800a310 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b088      	sub	sp, #32
 800a314:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a316:	e049      	b.n	800a3ac <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a318:	4b2e      	ldr	r3, [pc, #184]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a322:	4b2c      	ldr	r3, [pc, #176]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	68db      	ldr	r3, [r3, #12]
 800a32a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	3304      	adds	r3, #4
 800a330:	4618      	mov	r0, r3
 800a332:	f7fd fa3f 	bl	80077b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	6a1b      	ldr	r3, [r3, #32]
 800a33a:	68f8      	ldr	r0, [r7, #12]
 800a33c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a344:	f003 0304 	and.w	r3, r3, #4
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d02f      	beq.n	800a3ac <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	699b      	ldr	r3, [r3, #24]
 800a350:	693a      	ldr	r2, [r7, #16]
 800a352:	4413      	add	r3, r2
 800a354:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a356:	68ba      	ldr	r2, [r7, #8]
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	429a      	cmp	r2, r3
 800a35c:	d90e      	bls.n	800a37c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a35e:	68fb      	ldr	r3, [r7, #12]
 800a360:	68ba      	ldr	r2, [r7, #8]
 800a362:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	68fa      	ldr	r2, [r7, #12]
 800a368:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a36a:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a36c:	681a      	ldr	r2, [r3, #0]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	3304      	adds	r3, #4
 800a372:	4619      	mov	r1, r3
 800a374:	4610      	mov	r0, r2
 800a376:	f7fd f9e5 	bl	8007744 <vListInsert>
 800a37a:	e017      	b.n	800a3ac <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a37c:	2300      	movs	r3, #0
 800a37e:	9300      	str	r3, [sp, #0]
 800a380:	2300      	movs	r3, #0
 800a382:	693a      	ldr	r2, [r7, #16]
 800a384:	2100      	movs	r1, #0
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f7ff fd5a 	bl	8009e40 <xTimerGenericCommand>
 800a38c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2b00      	cmp	r3, #0
 800a392:	d10b      	bne.n	800a3ac <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a394:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a398:	f383 8811 	msr	BASEPRI, r3
 800a39c:	f3bf 8f6f 	isb	sy
 800a3a0:	f3bf 8f4f 	dsb	sy
 800a3a4:	603b      	str	r3, [r7, #0]
}
 800a3a6:	bf00      	nop
 800a3a8:	bf00      	nop
 800a3aa:	e7fd      	b.n	800a3a8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a3ac:	4b09      	ldr	r3, [pc, #36]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1b0      	bne.n	800a318 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a3b6:	4b07      	ldr	r3, [pc, #28]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a3bc:	4b06      	ldr	r3, [pc, #24]	@ (800a3d8 <prvSwitchTimerLists+0xc8>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	4a04      	ldr	r2, [pc, #16]	@ (800a3d4 <prvSwitchTimerLists+0xc4>)
 800a3c2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a3c4:	4a04      	ldr	r2, [pc, #16]	@ (800a3d8 <prvSwitchTimerLists+0xc8>)
 800a3c6:	697b      	ldr	r3, [r7, #20]
 800a3c8:	6013      	str	r3, [r2, #0]
}
 800a3ca:	bf00      	nop
 800a3cc:	3718      	adds	r7, #24
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	bd80      	pop	{r7, pc}
 800a3d2:	bf00      	nop
 800a3d4:	200019c4 	.word	0x200019c4
 800a3d8:	200019c8 	.word	0x200019c8

0800a3dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b082      	sub	sp, #8
 800a3e0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a3e2:	f000 f92b 	bl	800a63c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a3e6:	4b15      	ldr	r3, [pc, #84]	@ (800a43c <prvCheckForValidListAndQueue+0x60>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d120      	bne.n	800a430 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a3ee:	4814      	ldr	r0, [pc, #80]	@ (800a440 <prvCheckForValidListAndQueue+0x64>)
 800a3f0:	f7fd f95a 	bl	80076a8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a3f4:	4813      	ldr	r0, [pc, #76]	@ (800a444 <prvCheckForValidListAndQueue+0x68>)
 800a3f6:	f7fd f957 	bl	80076a8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a3fa:	4b13      	ldr	r3, [pc, #76]	@ (800a448 <prvCheckForValidListAndQueue+0x6c>)
 800a3fc:	4a10      	ldr	r2, [pc, #64]	@ (800a440 <prvCheckForValidListAndQueue+0x64>)
 800a3fe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a400:	4b12      	ldr	r3, [pc, #72]	@ (800a44c <prvCheckForValidListAndQueue+0x70>)
 800a402:	4a10      	ldr	r2, [pc, #64]	@ (800a444 <prvCheckForValidListAndQueue+0x68>)
 800a404:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a406:	2300      	movs	r3, #0
 800a408:	9300      	str	r3, [sp, #0]
 800a40a:	4b11      	ldr	r3, [pc, #68]	@ (800a450 <prvCheckForValidListAndQueue+0x74>)
 800a40c:	4a11      	ldr	r2, [pc, #68]	@ (800a454 <prvCheckForValidListAndQueue+0x78>)
 800a40e:	2110      	movs	r1, #16
 800a410:	200a      	movs	r0, #10
 800a412:	f7fd fa63 	bl	80078dc <xQueueGenericCreateStatic>
 800a416:	4603      	mov	r3, r0
 800a418:	4a08      	ldr	r2, [pc, #32]	@ (800a43c <prvCheckForValidListAndQueue+0x60>)
 800a41a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a41c:	4b07      	ldr	r3, [pc, #28]	@ (800a43c <prvCheckForValidListAndQueue+0x60>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	2b00      	cmp	r3, #0
 800a422:	d005      	beq.n	800a430 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a424:	4b05      	ldr	r3, [pc, #20]	@ (800a43c <prvCheckForValidListAndQueue+0x60>)
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	490b      	ldr	r1, [pc, #44]	@ (800a458 <prvCheckForValidListAndQueue+0x7c>)
 800a42a:	4618      	mov	r0, r3
 800a42c:	f7fe f990 	bl	8008750 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a430:	f000 f934 	bl	800a69c <vPortExitCritical>
}
 800a434:	bf00      	nop
 800a436:	46bd      	mov	sp, r7
 800a438:	bd80      	pop	{r7, pc}
 800a43a:	bf00      	nop
 800a43c:	200019cc 	.word	0x200019cc
 800a440:	2000199c 	.word	0x2000199c
 800a444:	200019b0 	.word	0x200019b0
 800a448:	200019c4 	.word	0x200019c4
 800a44c:	200019c8 	.word	0x200019c8
 800a450:	20001a78 	.word	0x20001a78
 800a454:	200019d8 	.word	0x200019d8
 800a458:	0800af44 	.word	0x0800af44

0800a45c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a45c:	b480      	push	{r7}
 800a45e:	b085      	sub	sp, #20
 800a460:	af00      	add	r7, sp, #0
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	3b04      	subs	r3, #4
 800a46c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a474:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	3b04      	subs	r3, #4
 800a47a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	f023 0201 	bic.w	r2, r3, #1
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	3b04      	subs	r3, #4
 800a48a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a48c:	4a08      	ldr	r2, [pc, #32]	@ (800a4b0 <pxPortInitialiseStack+0x54>)
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	3b14      	subs	r3, #20
 800a496:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a498:	687a      	ldr	r2, [r7, #4]
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	3b20      	subs	r3, #32
 800a4a2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
}
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	3714      	adds	r7, #20
 800a4aa:	46bd      	mov	sp, r7
 800a4ac:	bc80      	pop	{r7}
 800a4ae:	4770      	bx	lr
 800a4b0:	0800a4b5 	.word	0x0800a4b5

0800a4b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a4ba:	2300      	movs	r3, #0
 800a4bc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a4be:	4b12      	ldr	r3, [pc, #72]	@ (800a508 <prvTaskExitError+0x54>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c6:	d00b      	beq.n	800a4e0 <prvTaskExitError+0x2c>
	__asm volatile
 800a4c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4cc:	f383 8811 	msr	BASEPRI, r3
 800a4d0:	f3bf 8f6f 	isb	sy
 800a4d4:	f3bf 8f4f 	dsb	sy
 800a4d8:	60fb      	str	r3, [r7, #12]
}
 800a4da:	bf00      	nop
 800a4dc:	bf00      	nop
 800a4de:	e7fd      	b.n	800a4dc <prvTaskExitError+0x28>
	__asm volatile
 800a4e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e4:	f383 8811 	msr	BASEPRI, r3
 800a4e8:	f3bf 8f6f 	isb	sy
 800a4ec:	f3bf 8f4f 	dsb	sy
 800a4f0:	60bb      	str	r3, [r7, #8]
}
 800a4f2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a4f4:	bf00      	nop
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d0fc      	beq.n	800a4f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a4fc:	bf00      	nop
 800a4fe:	bf00      	nop
 800a500:	3714      	adds	r7, #20
 800a502:	46bd      	mov	sp, r7
 800a504:	bc80      	pop	{r7}
 800a506:	4770      	bx	lr
 800a508:	20000024 	.word	0x20000024
 800a50c:	00000000 	.word	0x00000000

0800a510 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a510:	4b07      	ldr	r3, [pc, #28]	@ (800a530 <pxCurrentTCBConst2>)
 800a512:	6819      	ldr	r1, [r3, #0]
 800a514:	6808      	ldr	r0, [r1, #0]
 800a516:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a51a:	f380 8809 	msr	PSP, r0
 800a51e:	f3bf 8f6f 	isb	sy
 800a522:	f04f 0000 	mov.w	r0, #0
 800a526:	f380 8811 	msr	BASEPRI, r0
 800a52a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a52e:	4770      	bx	lr

0800a530 <pxCurrentTCBConst2>:
 800a530:	2000149c 	.word	0x2000149c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a534:	bf00      	nop
 800a536:	bf00      	nop

0800a538 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a538:	4806      	ldr	r0, [pc, #24]	@ (800a554 <prvPortStartFirstTask+0x1c>)
 800a53a:	6800      	ldr	r0, [r0, #0]
 800a53c:	6800      	ldr	r0, [r0, #0]
 800a53e:	f380 8808 	msr	MSP, r0
 800a542:	b662      	cpsie	i
 800a544:	b661      	cpsie	f
 800a546:	f3bf 8f4f 	dsb	sy
 800a54a:	f3bf 8f6f 	isb	sy
 800a54e:	df00      	svc	0
 800a550:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a552:	bf00      	nop
 800a554:	e000ed08 	.word	0xe000ed08

0800a558 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a558:	b580      	push	{r7, lr}
 800a55a:	b084      	sub	sp, #16
 800a55c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a55e:	4b32      	ldr	r3, [pc, #200]	@ (800a628 <xPortStartScheduler+0xd0>)
 800a560:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	781b      	ldrb	r3, [r3, #0]
 800a566:	b2db      	uxtb	r3, r3
 800a568:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	22ff      	movs	r2, #255	@ 0xff
 800a56e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	781b      	ldrb	r3, [r3, #0]
 800a574:	b2db      	uxtb	r3, r3
 800a576:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a578:	78fb      	ldrb	r3, [r7, #3]
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a580:	b2da      	uxtb	r2, r3
 800a582:	4b2a      	ldr	r3, [pc, #168]	@ (800a62c <xPortStartScheduler+0xd4>)
 800a584:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a586:	4b2a      	ldr	r3, [pc, #168]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a588:	2207      	movs	r2, #7
 800a58a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a58c:	e009      	b.n	800a5a2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a58e:	4b28      	ldr	r3, [pc, #160]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	3b01      	subs	r3, #1
 800a594:	4a26      	ldr	r2, [pc, #152]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a596:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a598:	78fb      	ldrb	r3, [r7, #3]
 800a59a:	b2db      	uxtb	r3, r3
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a5a2:	78fb      	ldrb	r3, [r7, #3]
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a5aa:	2b80      	cmp	r3, #128	@ 0x80
 800a5ac:	d0ef      	beq.n	800a58e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a5ae:	4b20      	ldr	r3, [pc, #128]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	f1c3 0307 	rsb	r3, r3, #7
 800a5b6:	2b04      	cmp	r3, #4
 800a5b8:	d00b      	beq.n	800a5d2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a5ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5be:	f383 8811 	msr	BASEPRI, r3
 800a5c2:	f3bf 8f6f 	isb	sy
 800a5c6:	f3bf 8f4f 	dsb	sy
 800a5ca:	60bb      	str	r3, [r7, #8]
}
 800a5cc:	bf00      	nop
 800a5ce:	bf00      	nop
 800a5d0:	e7fd      	b.n	800a5ce <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a5d2:	4b17      	ldr	r3, [pc, #92]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	021b      	lsls	r3, r3, #8
 800a5d8:	4a15      	ldr	r2, [pc, #84]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a5da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a5dc:	4b14      	ldr	r3, [pc, #80]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a5e4:	4a12      	ldr	r2, [pc, #72]	@ (800a630 <xPortStartScheduler+0xd8>)
 800a5e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	b2da      	uxtb	r2, r3
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a5f0:	4b10      	ldr	r3, [pc, #64]	@ (800a634 <xPortStartScheduler+0xdc>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	4a0f      	ldr	r2, [pc, #60]	@ (800a634 <xPortStartScheduler+0xdc>)
 800a5f6:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a5fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800a634 <xPortStartScheduler+0xdc>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a0c      	ldr	r2, [pc, #48]	@ (800a634 <xPortStartScheduler+0xdc>)
 800a602:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a606:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a608:	f000 f8b8 	bl	800a77c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a60c:	4b0a      	ldr	r3, [pc, #40]	@ (800a638 <xPortStartScheduler+0xe0>)
 800a60e:	2200      	movs	r2, #0
 800a610:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a612:	f7ff ff91 	bl	800a538 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a616:	f7fe fd0b 	bl	8009030 <vTaskSwitchContext>
	prvTaskExitError();
 800a61a:	f7ff ff4b 	bl	800a4b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a61e:	2300      	movs	r3, #0
}
 800a620:	4618      	mov	r0, r3
 800a622:	3710      	adds	r7, #16
 800a624:	46bd      	mov	sp, r7
 800a626:	bd80      	pop	{r7, pc}
 800a628:	e000e400 	.word	0xe000e400
 800a62c:	20001ac8 	.word	0x20001ac8
 800a630:	20001acc 	.word	0x20001acc
 800a634:	e000ed20 	.word	0xe000ed20
 800a638:	20000024 	.word	0x20000024

0800a63c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a63c:	b480      	push	{r7}
 800a63e:	b083      	sub	sp, #12
 800a640:	af00      	add	r7, sp, #0
	__asm volatile
 800a642:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a646:	f383 8811 	msr	BASEPRI, r3
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	f3bf 8f4f 	dsb	sy
 800a652:	607b      	str	r3, [r7, #4]
}
 800a654:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a656:	4b0f      	ldr	r3, [pc, #60]	@ (800a694 <vPortEnterCritical+0x58>)
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	3301      	adds	r3, #1
 800a65c:	4a0d      	ldr	r2, [pc, #52]	@ (800a694 <vPortEnterCritical+0x58>)
 800a65e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a660:	4b0c      	ldr	r3, [pc, #48]	@ (800a694 <vPortEnterCritical+0x58>)
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	2b01      	cmp	r3, #1
 800a666:	d110      	bne.n	800a68a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a668:	4b0b      	ldr	r3, [pc, #44]	@ (800a698 <vPortEnterCritical+0x5c>)
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	b2db      	uxtb	r3, r3
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d00b      	beq.n	800a68a <vPortEnterCritical+0x4e>
	__asm volatile
 800a672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a676:	f383 8811 	msr	BASEPRI, r3
 800a67a:	f3bf 8f6f 	isb	sy
 800a67e:	f3bf 8f4f 	dsb	sy
 800a682:	603b      	str	r3, [r7, #0]
}
 800a684:	bf00      	nop
 800a686:	bf00      	nop
 800a688:	e7fd      	b.n	800a686 <vPortEnterCritical+0x4a>
	}
}
 800a68a:	bf00      	nop
 800a68c:	370c      	adds	r7, #12
 800a68e:	46bd      	mov	sp, r7
 800a690:	bc80      	pop	{r7}
 800a692:	4770      	bx	lr
 800a694:	20000024 	.word	0x20000024
 800a698:	e000ed04 	.word	0xe000ed04

0800a69c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a69c:	b480      	push	{r7}
 800a69e:	b083      	sub	sp, #12
 800a6a0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a6a2:	4b12      	ldr	r3, [pc, #72]	@ (800a6ec <vPortExitCritical+0x50>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d10b      	bne.n	800a6c2 <vPortExitCritical+0x26>
	__asm volatile
 800a6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6ae:	f383 8811 	msr	BASEPRI, r3
 800a6b2:	f3bf 8f6f 	isb	sy
 800a6b6:	f3bf 8f4f 	dsb	sy
 800a6ba:	607b      	str	r3, [r7, #4]
}
 800a6bc:	bf00      	nop
 800a6be:	bf00      	nop
 800a6c0:	e7fd      	b.n	800a6be <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a6c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a6ec <vPortExitCritical+0x50>)
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	3b01      	subs	r3, #1
 800a6c8:	4a08      	ldr	r2, [pc, #32]	@ (800a6ec <vPortExitCritical+0x50>)
 800a6ca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a6cc:	4b07      	ldr	r3, [pc, #28]	@ (800a6ec <vPortExitCritical+0x50>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d105      	bne.n	800a6e0 <vPortExitCritical+0x44>
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6d8:	683b      	ldr	r3, [r7, #0]
 800a6da:	f383 8811 	msr	BASEPRI, r3
}
 800a6de:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a6e0:	bf00      	nop
 800a6e2:	370c      	adds	r7, #12
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bc80      	pop	{r7}
 800a6e8:	4770      	bx	lr
 800a6ea:	bf00      	nop
 800a6ec:	20000024 	.word	0x20000024

0800a6f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a6f0:	f3ef 8009 	mrs	r0, PSP
 800a6f4:	f3bf 8f6f 	isb	sy
 800a6f8:	4b0d      	ldr	r3, [pc, #52]	@ (800a730 <pxCurrentTCBConst>)
 800a6fa:	681a      	ldr	r2, [r3, #0]
 800a6fc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a700:	6010      	str	r0, [r2, #0]
 800a702:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a706:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a70a:	f380 8811 	msr	BASEPRI, r0
 800a70e:	f7fe fc8f 	bl	8009030 <vTaskSwitchContext>
 800a712:	f04f 0000 	mov.w	r0, #0
 800a716:	f380 8811 	msr	BASEPRI, r0
 800a71a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a71e:	6819      	ldr	r1, [r3, #0]
 800a720:	6808      	ldr	r0, [r1, #0]
 800a722:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a726:	f380 8809 	msr	PSP, r0
 800a72a:	f3bf 8f6f 	isb	sy
 800a72e:	4770      	bx	lr

0800a730 <pxCurrentTCBConst>:
 800a730:	2000149c 	.word	0x2000149c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a734:	bf00      	nop
 800a736:	bf00      	nop

0800a738 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b082      	sub	sp, #8
 800a73c:	af00      	add	r7, sp, #0
	__asm volatile
 800a73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a742:	f383 8811 	msr	BASEPRI, r3
 800a746:	f3bf 8f6f 	isb	sy
 800a74a:	f3bf 8f4f 	dsb	sy
 800a74e:	607b      	str	r3, [r7, #4]
}
 800a750:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a752:	f7fe fbb3 	bl	8008ebc <xTaskIncrementTick>
 800a756:	4603      	mov	r3, r0
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d003      	beq.n	800a764 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a75c:	4b06      	ldr	r3, [pc, #24]	@ (800a778 <xPortSysTickHandler+0x40>)
 800a75e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a762:	601a      	str	r2, [r3, #0]
 800a764:	2300      	movs	r3, #0
 800a766:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	f383 8811 	msr	BASEPRI, r3
}
 800a76e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a770:	bf00      	nop
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}
 800a778:	e000ed04 	.word	0xe000ed04

0800a77c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a77c:	b480      	push	{r7}
 800a77e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a780:	4b0a      	ldr	r3, [pc, #40]	@ (800a7ac <vPortSetupTimerInterrupt+0x30>)
 800a782:	2200      	movs	r2, #0
 800a784:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a786:	4b0a      	ldr	r3, [pc, #40]	@ (800a7b0 <vPortSetupTimerInterrupt+0x34>)
 800a788:	2200      	movs	r2, #0
 800a78a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a78c:	4b09      	ldr	r3, [pc, #36]	@ (800a7b4 <vPortSetupTimerInterrupt+0x38>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	4a09      	ldr	r2, [pc, #36]	@ (800a7b8 <vPortSetupTimerInterrupt+0x3c>)
 800a792:	fba2 2303 	umull	r2, r3, r2, r3
 800a796:	099b      	lsrs	r3, r3, #6
 800a798:	4a08      	ldr	r2, [pc, #32]	@ (800a7bc <vPortSetupTimerInterrupt+0x40>)
 800a79a:	3b01      	subs	r3, #1
 800a79c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a79e:	4b03      	ldr	r3, [pc, #12]	@ (800a7ac <vPortSetupTimerInterrupt+0x30>)
 800a7a0:	2207      	movs	r2, #7
 800a7a2:	601a      	str	r2, [r3, #0]
}
 800a7a4:	bf00      	nop
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bc80      	pop	{r7}
 800a7aa:	4770      	bx	lr
 800a7ac:	e000e010 	.word	0xe000e010
 800a7b0:	e000e018 	.word	0xe000e018
 800a7b4:	20000018 	.word	0x20000018
 800a7b8:	10624dd3 	.word	0x10624dd3
 800a7bc:	e000e014 	.word	0xe000e014

0800a7c0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a7c0:	b480      	push	{r7}
 800a7c2:	b085      	sub	sp, #20
 800a7c4:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7c6:	f3ef 8305 	mrs	r3, IPSR
 800a7ca:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7cc:	68fb      	ldr	r3, [r7, #12]
 800a7ce:	2b0f      	cmp	r3, #15
 800a7d0:	d915      	bls.n	800a7fe <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7d2:	4a17      	ldr	r2, [pc, #92]	@ (800a830 <vPortValidateInterruptPriority+0x70>)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	4413      	add	r3, r2
 800a7d8:	781b      	ldrb	r3, [r3, #0]
 800a7da:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7dc:	4b15      	ldr	r3, [pc, #84]	@ (800a834 <vPortValidateInterruptPriority+0x74>)
 800a7de:	781b      	ldrb	r3, [r3, #0]
 800a7e0:	7afa      	ldrb	r2, [r7, #11]
 800a7e2:	429a      	cmp	r2, r3
 800a7e4:	d20b      	bcs.n	800a7fe <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	607b      	str	r3, [r7, #4]
}
 800a7f8:	bf00      	nop
 800a7fa:	bf00      	nop
 800a7fc:	e7fd      	b.n	800a7fa <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7fe:	4b0e      	ldr	r3, [pc, #56]	@ (800a838 <vPortValidateInterruptPriority+0x78>)
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a806:	4b0d      	ldr	r3, [pc, #52]	@ (800a83c <vPortValidateInterruptPriority+0x7c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d90b      	bls.n	800a826 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a80e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a812:	f383 8811 	msr	BASEPRI, r3
 800a816:	f3bf 8f6f 	isb	sy
 800a81a:	f3bf 8f4f 	dsb	sy
 800a81e:	603b      	str	r3, [r7, #0]
}
 800a820:	bf00      	nop
 800a822:	bf00      	nop
 800a824:	e7fd      	b.n	800a822 <vPortValidateInterruptPriority+0x62>
	}
 800a826:	bf00      	nop
 800a828:	3714      	adds	r7, #20
 800a82a:	46bd      	mov	sp, r7
 800a82c:	bc80      	pop	{r7}
 800a82e:	4770      	bx	lr
 800a830:	e000e3f0 	.word	0xe000e3f0
 800a834:	20001ac8 	.word	0x20001ac8
 800a838:	e000ed0c 	.word	0xe000ed0c
 800a83c:	20001acc 	.word	0x20001acc

0800a840 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b08a      	sub	sp, #40	@ 0x28
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a848:	2300      	movs	r3, #0
 800a84a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a84c:	f7fe fa6a 	bl	8008d24 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a850:	4b5c      	ldr	r3, [pc, #368]	@ (800a9c4 <pvPortMalloc+0x184>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d101      	bne.n	800a85c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a858:	f000 f924 	bl	800aaa4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a85c:	4b5a      	ldr	r3, [pc, #360]	@ (800a9c8 <pvPortMalloc+0x188>)
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4013      	ands	r3, r2
 800a864:	2b00      	cmp	r3, #0
 800a866:	f040 8095 	bne.w	800a994 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d01e      	beq.n	800a8ae <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a870:	2208      	movs	r2, #8
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	4413      	add	r3, r2
 800a876:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	f003 0307 	and.w	r3, r3, #7
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d015      	beq.n	800a8ae <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	f023 0307 	bic.w	r3, r3, #7
 800a888:	3308      	adds	r3, #8
 800a88a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	f003 0307 	and.w	r3, r3, #7
 800a892:	2b00      	cmp	r3, #0
 800a894:	d00b      	beq.n	800a8ae <pvPortMalloc+0x6e>
	__asm volatile
 800a896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a89a:	f383 8811 	msr	BASEPRI, r3
 800a89e:	f3bf 8f6f 	isb	sy
 800a8a2:	f3bf 8f4f 	dsb	sy
 800a8a6:	617b      	str	r3, [r7, #20]
}
 800a8a8:	bf00      	nop
 800a8aa:	bf00      	nop
 800a8ac:	e7fd      	b.n	800a8aa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d06f      	beq.n	800a994 <pvPortMalloc+0x154>
 800a8b4:	4b45      	ldr	r3, [pc, #276]	@ (800a9cc <pvPortMalloc+0x18c>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	429a      	cmp	r2, r3
 800a8bc:	d86a      	bhi.n	800a994 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a8be:	4b44      	ldr	r3, [pc, #272]	@ (800a9d0 <pvPortMalloc+0x190>)
 800a8c0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8c2:	4b43      	ldr	r3, [pc, #268]	@ (800a9d0 <pvPortMalloc+0x190>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8c8:	e004      	b.n	800a8d4 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8cc:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	687a      	ldr	r2, [r7, #4]
 800a8da:	429a      	cmp	r2, r3
 800a8dc:	d903      	bls.n	800a8e6 <pvPortMalloc+0xa6>
 800a8de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1f1      	bne.n	800a8ca <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8e6:	4b37      	ldr	r3, [pc, #220]	@ (800a9c4 <pvPortMalloc+0x184>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8ec:	429a      	cmp	r2, r3
 800a8ee:	d051      	beq.n	800a994 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8f0:	6a3b      	ldr	r3, [r7, #32]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	2208      	movs	r2, #8
 800a8f6:	4413      	add	r3, r2
 800a8f8:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8fc:	681a      	ldr	r2, [r3, #0]
 800a8fe:	6a3b      	ldr	r3, [r7, #32]
 800a900:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a904:	685a      	ldr	r2, [r3, #4]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	1ad2      	subs	r2, r2, r3
 800a90a:	2308      	movs	r3, #8
 800a90c:	005b      	lsls	r3, r3, #1
 800a90e:	429a      	cmp	r2, r3
 800a910:	d920      	bls.n	800a954 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a912:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	4413      	add	r3, r2
 800a918:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a91a:	69bb      	ldr	r3, [r7, #24]
 800a91c:	f003 0307 	and.w	r3, r3, #7
 800a920:	2b00      	cmp	r3, #0
 800a922:	d00b      	beq.n	800a93c <pvPortMalloc+0xfc>
	__asm volatile
 800a924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a928:	f383 8811 	msr	BASEPRI, r3
 800a92c:	f3bf 8f6f 	isb	sy
 800a930:	f3bf 8f4f 	dsb	sy
 800a934:	613b      	str	r3, [r7, #16]
}
 800a936:	bf00      	nop
 800a938:	bf00      	nop
 800a93a:	e7fd      	b.n	800a938 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a93c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93e:	685a      	ldr	r2, [r3, #4]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	1ad2      	subs	r2, r2, r3
 800a944:	69bb      	ldr	r3, [r7, #24]
 800a946:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a94e:	69b8      	ldr	r0, [r7, #24]
 800a950:	f000 f90a 	bl	800ab68 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a954:	4b1d      	ldr	r3, [pc, #116]	@ (800a9cc <pvPortMalloc+0x18c>)
 800a956:	681a      	ldr	r2, [r3, #0]
 800a958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	1ad3      	subs	r3, r2, r3
 800a95e:	4a1b      	ldr	r2, [pc, #108]	@ (800a9cc <pvPortMalloc+0x18c>)
 800a960:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a962:	4b1a      	ldr	r3, [pc, #104]	@ (800a9cc <pvPortMalloc+0x18c>)
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	4b1b      	ldr	r3, [pc, #108]	@ (800a9d4 <pvPortMalloc+0x194>)
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	429a      	cmp	r2, r3
 800a96c:	d203      	bcs.n	800a976 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a96e:	4b17      	ldr	r3, [pc, #92]	@ (800a9cc <pvPortMalloc+0x18c>)
 800a970:	681b      	ldr	r3, [r3, #0]
 800a972:	4a18      	ldr	r2, [pc, #96]	@ (800a9d4 <pvPortMalloc+0x194>)
 800a974:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a978:	685a      	ldr	r2, [r3, #4]
 800a97a:	4b13      	ldr	r3, [pc, #76]	@ (800a9c8 <pvPortMalloc+0x188>)
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	431a      	orrs	r2, r3
 800a980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a982:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a986:	2200      	movs	r2, #0
 800a988:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a98a:	4b13      	ldr	r3, [pc, #76]	@ (800a9d8 <pvPortMalloc+0x198>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	3301      	adds	r3, #1
 800a990:	4a11      	ldr	r2, [pc, #68]	@ (800a9d8 <pvPortMalloc+0x198>)
 800a992:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a994:	f7fe f9d4 	bl	8008d40 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a998:	69fb      	ldr	r3, [r7, #28]
 800a99a:	f003 0307 	and.w	r3, r3, #7
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00b      	beq.n	800a9ba <pvPortMalloc+0x17a>
	__asm volatile
 800a9a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9a6:	f383 8811 	msr	BASEPRI, r3
 800a9aa:	f3bf 8f6f 	isb	sy
 800a9ae:	f3bf 8f4f 	dsb	sy
 800a9b2:	60fb      	str	r3, [r7, #12]
}
 800a9b4:	bf00      	nop
 800a9b6:	bf00      	nop
 800a9b8:	e7fd      	b.n	800a9b6 <pvPortMalloc+0x176>
	return pvReturn;
 800a9ba:	69fb      	ldr	r3, [r7, #28]
}
 800a9bc:	4618      	mov	r0, r3
 800a9be:	3728      	adds	r7, #40	@ 0x28
 800a9c0:	46bd      	mov	sp, r7
 800a9c2:	bd80      	pop	{r7, pc}
 800a9c4:	200032d8 	.word	0x200032d8
 800a9c8:	200032ec 	.word	0x200032ec
 800a9cc:	200032dc 	.word	0x200032dc
 800a9d0:	200032d0 	.word	0x200032d0
 800a9d4:	200032e0 	.word	0x200032e0
 800a9d8:	200032e4 	.word	0x200032e4

0800a9dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9dc:	b580      	push	{r7, lr}
 800a9de:	b086      	sub	sp, #24
 800a9e0:	af00      	add	r7, sp, #0
 800a9e2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d04f      	beq.n	800aa8e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9ee:	2308      	movs	r3, #8
 800a9f0:	425b      	negs	r3, r3
 800a9f2:	697a      	ldr	r2, [r7, #20]
 800a9f4:	4413      	add	r3, r2
 800a9f6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9f8:	697b      	ldr	r3, [r7, #20]
 800a9fa:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9fc:	693b      	ldr	r3, [r7, #16]
 800a9fe:	685a      	ldr	r2, [r3, #4]
 800aa00:	4b25      	ldr	r3, [pc, #148]	@ (800aa98 <vPortFree+0xbc>)
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4013      	ands	r3, r2
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d10b      	bne.n	800aa22 <vPortFree+0x46>
	__asm volatile
 800aa0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa0e:	f383 8811 	msr	BASEPRI, r3
 800aa12:	f3bf 8f6f 	isb	sy
 800aa16:	f3bf 8f4f 	dsb	sy
 800aa1a:	60fb      	str	r3, [r7, #12]
}
 800aa1c:	bf00      	nop
 800aa1e:	bf00      	nop
 800aa20:	e7fd      	b.n	800aa1e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa22:	693b      	ldr	r3, [r7, #16]
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	2b00      	cmp	r3, #0
 800aa28:	d00b      	beq.n	800aa42 <vPortFree+0x66>
	__asm volatile
 800aa2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa2e:	f383 8811 	msr	BASEPRI, r3
 800aa32:	f3bf 8f6f 	isb	sy
 800aa36:	f3bf 8f4f 	dsb	sy
 800aa3a:	60bb      	str	r3, [r7, #8]
}
 800aa3c:	bf00      	nop
 800aa3e:	bf00      	nop
 800aa40:	e7fd      	b.n	800aa3e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa42:	693b      	ldr	r3, [r7, #16]
 800aa44:	685a      	ldr	r2, [r3, #4]
 800aa46:	4b14      	ldr	r3, [pc, #80]	@ (800aa98 <vPortFree+0xbc>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	4013      	ands	r3, r2
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d01e      	beq.n	800aa8e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d11a      	bne.n	800aa8e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa58:	693b      	ldr	r3, [r7, #16]
 800aa5a:	685a      	ldr	r2, [r3, #4]
 800aa5c:	4b0e      	ldr	r3, [pc, #56]	@ (800aa98 <vPortFree+0xbc>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	43db      	mvns	r3, r3
 800aa62:	401a      	ands	r2, r3
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa68:	f7fe f95c 	bl	8008d24 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa6c:	693b      	ldr	r3, [r7, #16]
 800aa6e:	685a      	ldr	r2, [r3, #4]
 800aa70:	4b0a      	ldr	r3, [pc, #40]	@ (800aa9c <vPortFree+0xc0>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	4413      	add	r3, r2
 800aa76:	4a09      	ldr	r2, [pc, #36]	@ (800aa9c <vPortFree+0xc0>)
 800aa78:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa7a:	6938      	ldr	r0, [r7, #16]
 800aa7c:	f000 f874 	bl	800ab68 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa80:	4b07      	ldr	r3, [pc, #28]	@ (800aaa0 <vPortFree+0xc4>)
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	3301      	adds	r3, #1
 800aa86:	4a06      	ldr	r2, [pc, #24]	@ (800aaa0 <vPortFree+0xc4>)
 800aa88:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa8a:	f7fe f959 	bl	8008d40 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa8e:	bf00      	nop
 800aa90:	3718      	adds	r7, #24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	200032ec 	.word	0x200032ec
 800aa9c:	200032dc 	.word	0x200032dc
 800aaa0:	200032e8 	.word	0x200032e8

0800aaa4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aaa4:	b480      	push	{r7}
 800aaa6:	b085      	sub	sp, #20
 800aaa8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aaaa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800aaae:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aab0:	4b27      	ldr	r3, [pc, #156]	@ (800ab50 <prvHeapInit+0xac>)
 800aab2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	f003 0307 	and.w	r3, r3, #7
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d00c      	beq.n	800aad8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	3307      	adds	r3, #7
 800aac2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f023 0307 	bic.w	r3, r3, #7
 800aaca:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aacc:	68ba      	ldr	r2, [r7, #8]
 800aace:	68fb      	ldr	r3, [r7, #12]
 800aad0:	1ad3      	subs	r3, r2, r3
 800aad2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab50 <prvHeapInit+0xac>)
 800aad4:	4413      	add	r3, r2
 800aad6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aadc:	4a1d      	ldr	r2, [pc, #116]	@ (800ab54 <prvHeapInit+0xb0>)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aae2:	4b1c      	ldr	r3, [pc, #112]	@ (800ab54 <prvHeapInit+0xb0>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	68ba      	ldr	r2, [r7, #8]
 800aaec:	4413      	add	r3, r2
 800aaee:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aaf0:	2208      	movs	r2, #8
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	1a9b      	subs	r3, r3, r2
 800aaf6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	f023 0307 	bic.w	r3, r3, #7
 800aafe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	4a15      	ldr	r2, [pc, #84]	@ (800ab58 <prvHeapInit+0xb4>)
 800ab04:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ab06:	4b14      	ldr	r3, [pc, #80]	@ (800ab58 <prvHeapInit+0xb4>)
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ab0e:	4b12      	ldr	r3, [pc, #72]	@ (800ab58 <prvHeapInit+0xb4>)
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	2200      	movs	r2, #0
 800ab14:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ab1a:	683b      	ldr	r3, [r7, #0]
 800ab1c:	68fa      	ldr	r2, [r7, #12]
 800ab1e:	1ad2      	subs	r2, r2, r3
 800ab20:	683b      	ldr	r3, [r7, #0]
 800ab22:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab24:	4b0c      	ldr	r3, [pc, #48]	@ (800ab58 <prvHeapInit+0xb4>)
 800ab26:	681a      	ldr	r2, [r3, #0]
 800ab28:	683b      	ldr	r3, [r7, #0]
 800ab2a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab2c:	683b      	ldr	r3, [r7, #0]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	4a0a      	ldr	r2, [pc, #40]	@ (800ab5c <prvHeapInit+0xb8>)
 800ab32:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab34:	683b      	ldr	r3, [r7, #0]
 800ab36:	685b      	ldr	r3, [r3, #4]
 800ab38:	4a09      	ldr	r2, [pc, #36]	@ (800ab60 <prvHeapInit+0xbc>)
 800ab3a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab3c:	4b09      	ldr	r3, [pc, #36]	@ (800ab64 <prvHeapInit+0xc0>)
 800ab3e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab42:	601a      	str	r2, [r3, #0]
}
 800ab44:	bf00      	nop
 800ab46:	3714      	adds	r7, #20
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bc80      	pop	{r7}
 800ab4c:	4770      	bx	lr
 800ab4e:	bf00      	nop
 800ab50:	20001ad0 	.word	0x20001ad0
 800ab54:	200032d0 	.word	0x200032d0
 800ab58:	200032d8 	.word	0x200032d8
 800ab5c:	200032e0 	.word	0x200032e0
 800ab60:	200032dc 	.word	0x200032dc
 800ab64:	200032ec 	.word	0x200032ec

0800ab68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab68:	b480      	push	{r7}
 800ab6a:	b085      	sub	sp, #20
 800ab6c:	af00      	add	r7, sp, #0
 800ab6e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab70:	4b27      	ldr	r3, [pc, #156]	@ (800ac10 <prvInsertBlockIntoFreeList+0xa8>)
 800ab72:	60fb      	str	r3, [r7, #12]
 800ab74:	e002      	b.n	800ab7c <prvInsertBlockIntoFreeList+0x14>
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	60fb      	str	r3, [r7, #12]
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	687a      	ldr	r2, [r7, #4]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d8f7      	bhi.n	800ab76 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	685b      	ldr	r3, [r3, #4]
 800ab8e:	68ba      	ldr	r2, [r7, #8]
 800ab90:	4413      	add	r3, r2
 800ab92:	687a      	ldr	r2, [r7, #4]
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d108      	bne.n	800abaa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	685a      	ldr	r2, [r3, #4]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	441a      	add	r2, r3
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	68ba      	ldr	r2, [r7, #8]
 800abb4:	441a      	add	r2, r3
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	429a      	cmp	r2, r3
 800abbc:	d118      	bne.n	800abf0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	681a      	ldr	r2, [r3, #0]
 800abc2:	4b14      	ldr	r3, [pc, #80]	@ (800ac14 <prvInsertBlockIntoFreeList+0xac>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	429a      	cmp	r2, r3
 800abc8:	d00d      	beq.n	800abe6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	685a      	ldr	r2, [r3, #4]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	685b      	ldr	r3, [r3, #4]
 800abd4:	441a      	add	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	681a      	ldr	r2, [r3, #0]
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	601a      	str	r2, [r3, #0]
 800abe4:	e008      	b.n	800abf8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abe6:	4b0b      	ldr	r3, [pc, #44]	@ (800ac14 <prvInsertBlockIntoFreeList+0xac>)
 800abe8:	681a      	ldr	r2, [r3, #0]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	601a      	str	r2, [r3, #0]
 800abee:	e003      	b.n	800abf8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abf8:	68fa      	ldr	r2, [r7, #12]
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	429a      	cmp	r2, r3
 800abfe:	d002      	beq.n	800ac06 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ac00:	68fb      	ldr	r3, [r7, #12]
 800ac02:	687a      	ldr	r2, [r7, #4]
 800ac04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ac06:	bf00      	nop
 800ac08:	3714      	adds	r7, #20
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	bc80      	pop	{r7}
 800ac0e:	4770      	bx	lr
 800ac10:	200032d0 	.word	0x200032d0
 800ac14:	200032d8 	.word	0x200032d8

0800ac18 <memset>:
 800ac18:	4603      	mov	r3, r0
 800ac1a:	4402      	add	r2, r0
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d100      	bne.n	800ac22 <memset+0xa>
 800ac20:	4770      	bx	lr
 800ac22:	f803 1b01 	strb.w	r1, [r3], #1
 800ac26:	e7f9      	b.n	800ac1c <memset+0x4>

0800ac28 <_reclaim_reent>:
 800ac28:	4b2d      	ldr	r3, [pc, #180]	@ (800ace0 <_reclaim_reent+0xb8>)
 800ac2a:	b570      	push	{r4, r5, r6, lr}
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4604      	mov	r4, r0
 800ac30:	4283      	cmp	r3, r0
 800ac32:	d053      	beq.n	800acdc <_reclaim_reent+0xb4>
 800ac34:	69c3      	ldr	r3, [r0, #28]
 800ac36:	b31b      	cbz	r3, 800ac80 <_reclaim_reent+0x58>
 800ac38:	68db      	ldr	r3, [r3, #12]
 800ac3a:	b163      	cbz	r3, 800ac56 <_reclaim_reent+0x2e>
 800ac3c:	2500      	movs	r5, #0
 800ac3e:	69e3      	ldr	r3, [r4, #28]
 800ac40:	68db      	ldr	r3, [r3, #12]
 800ac42:	5959      	ldr	r1, [r3, r5]
 800ac44:	b9b1      	cbnz	r1, 800ac74 <_reclaim_reent+0x4c>
 800ac46:	3504      	adds	r5, #4
 800ac48:	2d80      	cmp	r5, #128	@ 0x80
 800ac4a:	d1f8      	bne.n	800ac3e <_reclaim_reent+0x16>
 800ac4c:	69e3      	ldr	r3, [r4, #28]
 800ac4e:	4620      	mov	r0, r4
 800ac50:	68d9      	ldr	r1, [r3, #12]
 800ac52:	f000 f87b 	bl	800ad4c <_free_r>
 800ac56:	69e3      	ldr	r3, [r4, #28]
 800ac58:	6819      	ldr	r1, [r3, #0]
 800ac5a:	b111      	cbz	r1, 800ac62 <_reclaim_reent+0x3a>
 800ac5c:	4620      	mov	r0, r4
 800ac5e:	f000 f875 	bl	800ad4c <_free_r>
 800ac62:	69e3      	ldr	r3, [r4, #28]
 800ac64:	689d      	ldr	r5, [r3, #8]
 800ac66:	b15d      	cbz	r5, 800ac80 <_reclaim_reent+0x58>
 800ac68:	4629      	mov	r1, r5
 800ac6a:	4620      	mov	r0, r4
 800ac6c:	682d      	ldr	r5, [r5, #0]
 800ac6e:	f000 f86d 	bl	800ad4c <_free_r>
 800ac72:	e7f8      	b.n	800ac66 <_reclaim_reent+0x3e>
 800ac74:	680e      	ldr	r6, [r1, #0]
 800ac76:	4620      	mov	r0, r4
 800ac78:	f000 f868 	bl	800ad4c <_free_r>
 800ac7c:	4631      	mov	r1, r6
 800ac7e:	e7e1      	b.n	800ac44 <_reclaim_reent+0x1c>
 800ac80:	6961      	ldr	r1, [r4, #20]
 800ac82:	b111      	cbz	r1, 800ac8a <_reclaim_reent+0x62>
 800ac84:	4620      	mov	r0, r4
 800ac86:	f000 f861 	bl	800ad4c <_free_r>
 800ac8a:	69e1      	ldr	r1, [r4, #28]
 800ac8c:	b111      	cbz	r1, 800ac94 <_reclaim_reent+0x6c>
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f000 f85c 	bl	800ad4c <_free_r>
 800ac94:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ac96:	b111      	cbz	r1, 800ac9e <_reclaim_reent+0x76>
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f000 f857 	bl	800ad4c <_free_r>
 800ac9e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aca0:	b111      	cbz	r1, 800aca8 <_reclaim_reent+0x80>
 800aca2:	4620      	mov	r0, r4
 800aca4:	f000 f852 	bl	800ad4c <_free_r>
 800aca8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800acaa:	b111      	cbz	r1, 800acb2 <_reclaim_reent+0x8a>
 800acac:	4620      	mov	r0, r4
 800acae:	f000 f84d 	bl	800ad4c <_free_r>
 800acb2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800acb4:	b111      	cbz	r1, 800acbc <_reclaim_reent+0x94>
 800acb6:	4620      	mov	r0, r4
 800acb8:	f000 f848 	bl	800ad4c <_free_r>
 800acbc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800acbe:	b111      	cbz	r1, 800acc6 <_reclaim_reent+0x9e>
 800acc0:	4620      	mov	r0, r4
 800acc2:	f000 f843 	bl	800ad4c <_free_r>
 800acc6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800acc8:	b111      	cbz	r1, 800acd0 <_reclaim_reent+0xa8>
 800acca:	4620      	mov	r0, r4
 800accc:	f000 f83e 	bl	800ad4c <_free_r>
 800acd0:	6a23      	ldr	r3, [r4, #32]
 800acd2:	b11b      	cbz	r3, 800acdc <_reclaim_reent+0xb4>
 800acd4:	4620      	mov	r0, r4
 800acd6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800acda:	4718      	bx	r3
 800acdc:	bd70      	pop	{r4, r5, r6, pc}
 800acde:	bf00      	nop
 800ace0:	20000028 	.word	0x20000028

0800ace4 <__libc_init_array>:
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	2600      	movs	r6, #0
 800ace8:	4d0c      	ldr	r5, [pc, #48]	@ (800ad1c <__libc_init_array+0x38>)
 800acea:	4c0d      	ldr	r4, [pc, #52]	@ (800ad20 <__libc_init_array+0x3c>)
 800acec:	1b64      	subs	r4, r4, r5
 800acee:	10a4      	asrs	r4, r4, #2
 800acf0:	42a6      	cmp	r6, r4
 800acf2:	d109      	bne.n	800ad08 <__libc_init_array+0x24>
 800acf4:	f000 f87e 	bl	800adf4 <_init>
 800acf8:	2600      	movs	r6, #0
 800acfa:	4d0a      	ldr	r5, [pc, #40]	@ (800ad24 <__libc_init_array+0x40>)
 800acfc:	4c0a      	ldr	r4, [pc, #40]	@ (800ad28 <__libc_init_array+0x44>)
 800acfe:	1b64      	subs	r4, r4, r5
 800ad00:	10a4      	asrs	r4, r4, #2
 800ad02:	42a6      	cmp	r6, r4
 800ad04:	d105      	bne.n	800ad12 <__libc_init_array+0x2e>
 800ad06:	bd70      	pop	{r4, r5, r6, pc}
 800ad08:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad0c:	4798      	blx	r3
 800ad0e:	3601      	adds	r6, #1
 800ad10:	e7ee      	b.n	800acf0 <__libc_init_array+0xc>
 800ad12:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad16:	4798      	blx	r3
 800ad18:	3601      	adds	r6, #1
 800ad1a:	e7f2      	b.n	800ad02 <__libc_init_array+0x1e>
 800ad1c:	0800b08c 	.word	0x0800b08c
 800ad20:	0800b08c 	.word	0x0800b08c
 800ad24:	0800b08c 	.word	0x0800b08c
 800ad28:	0800b090 	.word	0x0800b090

0800ad2c <__retarget_lock_acquire_recursive>:
 800ad2c:	4770      	bx	lr

0800ad2e <__retarget_lock_release_recursive>:
 800ad2e:	4770      	bx	lr

0800ad30 <memcpy>:
 800ad30:	440a      	add	r2, r1
 800ad32:	4291      	cmp	r1, r2
 800ad34:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad38:	d100      	bne.n	800ad3c <memcpy+0xc>
 800ad3a:	4770      	bx	lr
 800ad3c:	b510      	push	{r4, lr}
 800ad3e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ad42:	4291      	cmp	r1, r2
 800ad44:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ad48:	d1f9      	bne.n	800ad3e <memcpy+0xe>
 800ad4a:	bd10      	pop	{r4, pc}

0800ad4c <_free_r>:
 800ad4c:	b538      	push	{r3, r4, r5, lr}
 800ad4e:	4605      	mov	r5, r0
 800ad50:	2900      	cmp	r1, #0
 800ad52:	d040      	beq.n	800add6 <_free_r+0x8a>
 800ad54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ad58:	1f0c      	subs	r4, r1, #4
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	bfb8      	it	lt
 800ad5e:	18e4      	addlt	r4, r4, r3
 800ad60:	f000 f83c 	bl	800addc <__malloc_lock>
 800ad64:	4a1c      	ldr	r2, [pc, #112]	@ (800add8 <_free_r+0x8c>)
 800ad66:	6813      	ldr	r3, [r2, #0]
 800ad68:	b933      	cbnz	r3, 800ad78 <_free_r+0x2c>
 800ad6a:	6063      	str	r3, [r4, #4]
 800ad6c:	6014      	str	r4, [r2, #0]
 800ad6e:	4628      	mov	r0, r5
 800ad70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ad74:	f000 b838 	b.w	800ade8 <__malloc_unlock>
 800ad78:	42a3      	cmp	r3, r4
 800ad7a:	d908      	bls.n	800ad8e <_free_r+0x42>
 800ad7c:	6820      	ldr	r0, [r4, #0]
 800ad7e:	1821      	adds	r1, r4, r0
 800ad80:	428b      	cmp	r3, r1
 800ad82:	bf01      	itttt	eq
 800ad84:	6819      	ldreq	r1, [r3, #0]
 800ad86:	685b      	ldreq	r3, [r3, #4]
 800ad88:	1809      	addeq	r1, r1, r0
 800ad8a:	6021      	streq	r1, [r4, #0]
 800ad8c:	e7ed      	b.n	800ad6a <_free_r+0x1e>
 800ad8e:	461a      	mov	r2, r3
 800ad90:	685b      	ldr	r3, [r3, #4]
 800ad92:	b10b      	cbz	r3, 800ad98 <_free_r+0x4c>
 800ad94:	42a3      	cmp	r3, r4
 800ad96:	d9fa      	bls.n	800ad8e <_free_r+0x42>
 800ad98:	6811      	ldr	r1, [r2, #0]
 800ad9a:	1850      	adds	r0, r2, r1
 800ad9c:	42a0      	cmp	r0, r4
 800ad9e:	d10b      	bne.n	800adb8 <_free_r+0x6c>
 800ada0:	6820      	ldr	r0, [r4, #0]
 800ada2:	4401      	add	r1, r0
 800ada4:	1850      	adds	r0, r2, r1
 800ada6:	4283      	cmp	r3, r0
 800ada8:	6011      	str	r1, [r2, #0]
 800adaa:	d1e0      	bne.n	800ad6e <_free_r+0x22>
 800adac:	6818      	ldr	r0, [r3, #0]
 800adae:	685b      	ldr	r3, [r3, #4]
 800adb0:	4408      	add	r0, r1
 800adb2:	6010      	str	r0, [r2, #0]
 800adb4:	6053      	str	r3, [r2, #4]
 800adb6:	e7da      	b.n	800ad6e <_free_r+0x22>
 800adb8:	d902      	bls.n	800adc0 <_free_r+0x74>
 800adba:	230c      	movs	r3, #12
 800adbc:	602b      	str	r3, [r5, #0]
 800adbe:	e7d6      	b.n	800ad6e <_free_r+0x22>
 800adc0:	6820      	ldr	r0, [r4, #0]
 800adc2:	1821      	adds	r1, r4, r0
 800adc4:	428b      	cmp	r3, r1
 800adc6:	bf01      	itttt	eq
 800adc8:	6819      	ldreq	r1, [r3, #0]
 800adca:	685b      	ldreq	r3, [r3, #4]
 800adcc:	1809      	addeq	r1, r1, r0
 800adce:	6021      	streq	r1, [r4, #0]
 800add0:	6063      	str	r3, [r4, #4]
 800add2:	6054      	str	r4, [r2, #4]
 800add4:	e7cb      	b.n	800ad6e <_free_r+0x22>
 800add6:	bd38      	pop	{r3, r4, r5, pc}
 800add8:	2000342c 	.word	0x2000342c

0800addc <__malloc_lock>:
 800addc:	4801      	ldr	r0, [pc, #4]	@ (800ade4 <__malloc_lock+0x8>)
 800adde:	f7ff bfa5 	b.w	800ad2c <__retarget_lock_acquire_recursive>
 800ade2:	bf00      	nop
 800ade4:	20003428 	.word	0x20003428

0800ade8 <__malloc_unlock>:
 800ade8:	4801      	ldr	r0, [pc, #4]	@ (800adf0 <__malloc_unlock+0x8>)
 800adea:	f7ff bfa0 	b.w	800ad2e <__retarget_lock_release_recursive>
 800adee:	bf00      	nop
 800adf0:	20003428 	.word	0x20003428

0800adf4 <_init>:
 800adf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adf6:	bf00      	nop
 800adf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adfa:	bc08      	pop	{r3}
 800adfc:	469e      	mov	lr, r3
 800adfe:	4770      	bx	lr

0800ae00 <_fini>:
 800ae00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae02:	bf00      	nop
 800ae04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae06:	bc08      	pop	{r3}
 800ae08:	469e      	mov	lr, r3
 800ae0a:	4770      	bx	lr
