
ecse444-final-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000721c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000085c  080073a4  080073a4  000173a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c00  08007c00  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08007c00  08007c00  00017c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c08  08007c08  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c08  08007c08  00017c08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c0c  08007c0c  00017c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08007c10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000164a4  20000070  08007c80  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20016514  08007c80  00026514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d99c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003315  00000000  00000000  0003da3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001840  00000000  00000000  00040d58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000016a0  00000000  00000000  00042598  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028a4a  00000000  00000000  00043c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012db9  00000000  00000000  0006c682  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000fbe92  00000000  00000000  0007f43b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000f0  00000000  00000000  0017b2cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000069c4  00000000  00000000  0017b3c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000000fa  00000000  00000000  00181d84  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800738c 	.word	0x0800738c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	0800738c 	.word	0x0800738c

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2iz>:
 8000964:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d215      	bcs.n	800099a <__aeabi_d2iz+0x36>
 800096e:	d511      	bpl.n	8000994 <__aeabi_d2iz+0x30>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d912      	bls.n	80009a0 <__aeabi_d2iz+0x3c>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800098a:	fa23 f002 	lsr.w	r0, r3, r2
 800098e:	bf18      	it	ne
 8000990:	4240      	negne	r0, r0
 8000992:	4770      	bx	lr
 8000994:	f04f 0000 	mov.w	r0, #0
 8000998:	4770      	bx	lr
 800099a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800099e:	d105      	bne.n	80009ac <__aeabi_d2iz+0x48>
 80009a0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80009a4:	bf08      	it	eq
 80009a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80009aa:	4770      	bx	lr
 80009ac:	f04f 0000 	mov.w	r0, #0
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop

080009b4 <__aeabi_d2uiz>:
 80009b4:	004a      	lsls	r2, r1, #1
 80009b6:	d211      	bcs.n	80009dc <__aeabi_d2uiz+0x28>
 80009b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80009bc:	d211      	bcs.n	80009e2 <__aeabi_d2uiz+0x2e>
 80009be:	d50d      	bpl.n	80009dc <__aeabi_d2uiz+0x28>
 80009c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80009c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009c8:	d40e      	bmi.n	80009e8 <__aeabi_d2uiz+0x34>
 80009ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80009d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009d6:	fa23 f002 	lsr.w	r0, r3, r2
 80009da:	4770      	bx	lr
 80009dc:	f04f 0000 	mov.w	r0, #0
 80009e0:	4770      	bx	lr
 80009e2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009e6:	d102      	bne.n	80009ee <__aeabi_d2uiz+0x3a>
 80009e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80009ec:	4770      	bx	lr
 80009ee:	f04f 0000 	mov.w	r0, #0
 80009f2:	4770      	bx	lr

080009f4 <__aeabi_uldivmod>:
 80009f4:	b953      	cbnz	r3, 8000a0c <__aeabi_uldivmod+0x18>
 80009f6:	b94a      	cbnz	r2, 8000a0c <__aeabi_uldivmod+0x18>
 80009f8:	2900      	cmp	r1, #0
 80009fa:	bf08      	it	eq
 80009fc:	2800      	cmpeq	r0, #0
 80009fe:	bf1c      	itt	ne
 8000a00:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000a04:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000a08:	f000 b972 	b.w	8000cf0 <__aeabi_idiv0>
 8000a0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a14:	f000 f806 	bl	8000a24 <__udivmoddi4>
 8000a18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a20:	b004      	add	sp, #16
 8000a22:	4770      	bx	lr

08000a24 <__udivmoddi4>:
 8000a24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a28:	9e08      	ldr	r6, [sp, #32]
 8000a2a:	4604      	mov	r4, r0
 8000a2c:	4688      	mov	r8, r1
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d14b      	bne.n	8000aca <__udivmoddi4+0xa6>
 8000a32:	428a      	cmp	r2, r1
 8000a34:	4615      	mov	r5, r2
 8000a36:	d967      	bls.n	8000b08 <__udivmoddi4+0xe4>
 8000a38:	fab2 f282 	clz	r2, r2
 8000a3c:	b14a      	cbz	r2, 8000a52 <__udivmoddi4+0x2e>
 8000a3e:	f1c2 0720 	rsb	r7, r2, #32
 8000a42:	fa01 f302 	lsl.w	r3, r1, r2
 8000a46:	fa20 f707 	lsr.w	r7, r0, r7
 8000a4a:	4095      	lsls	r5, r2
 8000a4c:	ea47 0803 	orr.w	r8, r7, r3
 8000a50:	4094      	lsls	r4, r2
 8000a52:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000a56:	0c23      	lsrs	r3, r4, #16
 8000a58:	fbb8 f7fe 	udiv	r7, r8, lr
 8000a5c:	fa1f fc85 	uxth.w	ip, r5
 8000a60:	fb0e 8817 	mls	r8, lr, r7, r8
 8000a64:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000a68:	fb07 f10c 	mul.w	r1, r7, ip
 8000a6c:	4299      	cmp	r1, r3
 8000a6e:	d909      	bls.n	8000a84 <__udivmoddi4+0x60>
 8000a70:	18eb      	adds	r3, r5, r3
 8000a72:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000a76:	f080 811b 	bcs.w	8000cb0 <__udivmoddi4+0x28c>
 8000a7a:	4299      	cmp	r1, r3
 8000a7c:	f240 8118 	bls.w	8000cb0 <__udivmoddi4+0x28c>
 8000a80:	3f02      	subs	r7, #2
 8000a82:	442b      	add	r3, r5
 8000a84:	1a5b      	subs	r3, r3, r1
 8000a86:	b2a4      	uxth	r4, r4
 8000a88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000a8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000a90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a94:	fb00 fc0c 	mul.w	ip, r0, ip
 8000a98:	45a4      	cmp	ip, r4
 8000a9a:	d909      	bls.n	8000ab0 <__udivmoddi4+0x8c>
 8000a9c:	192c      	adds	r4, r5, r4
 8000a9e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000aa2:	f080 8107 	bcs.w	8000cb4 <__udivmoddi4+0x290>
 8000aa6:	45a4      	cmp	ip, r4
 8000aa8:	f240 8104 	bls.w	8000cb4 <__udivmoddi4+0x290>
 8000aac:	3802      	subs	r0, #2
 8000aae:	442c      	add	r4, r5
 8000ab0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ab4:	eba4 040c 	sub.w	r4, r4, ip
 8000ab8:	2700      	movs	r7, #0
 8000aba:	b11e      	cbz	r6, 8000ac4 <__udivmoddi4+0xa0>
 8000abc:	40d4      	lsrs	r4, r2
 8000abe:	2300      	movs	r3, #0
 8000ac0:	e9c6 4300 	strd	r4, r3, [r6]
 8000ac4:	4639      	mov	r1, r7
 8000ac6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000aca:	428b      	cmp	r3, r1
 8000acc:	d909      	bls.n	8000ae2 <__udivmoddi4+0xbe>
 8000ace:	2e00      	cmp	r6, #0
 8000ad0:	f000 80eb 	beq.w	8000caa <__udivmoddi4+0x286>
 8000ad4:	2700      	movs	r7, #0
 8000ad6:	e9c6 0100 	strd	r0, r1, [r6]
 8000ada:	4638      	mov	r0, r7
 8000adc:	4639      	mov	r1, r7
 8000ade:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ae2:	fab3 f783 	clz	r7, r3
 8000ae6:	2f00      	cmp	r7, #0
 8000ae8:	d147      	bne.n	8000b7a <__udivmoddi4+0x156>
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d302      	bcc.n	8000af4 <__udivmoddi4+0xd0>
 8000aee:	4282      	cmp	r2, r0
 8000af0:	f200 80fa 	bhi.w	8000ce8 <__udivmoddi4+0x2c4>
 8000af4:	1a84      	subs	r4, r0, r2
 8000af6:	eb61 0303 	sbc.w	r3, r1, r3
 8000afa:	2001      	movs	r0, #1
 8000afc:	4698      	mov	r8, r3
 8000afe:	2e00      	cmp	r6, #0
 8000b00:	d0e0      	beq.n	8000ac4 <__udivmoddi4+0xa0>
 8000b02:	e9c6 4800 	strd	r4, r8, [r6]
 8000b06:	e7dd      	b.n	8000ac4 <__udivmoddi4+0xa0>
 8000b08:	b902      	cbnz	r2, 8000b0c <__udivmoddi4+0xe8>
 8000b0a:	deff      	udf	#255	; 0xff
 8000b0c:	fab2 f282 	clz	r2, r2
 8000b10:	2a00      	cmp	r2, #0
 8000b12:	f040 808f 	bne.w	8000c34 <__udivmoddi4+0x210>
 8000b16:	1b49      	subs	r1, r1, r5
 8000b18:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b1c:	fa1f f885 	uxth.w	r8, r5
 8000b20:	2701      	movs	r7, #1
 8000b22:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b2c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b30:	fb08 f10c 	mul.w	r1, r8, ip
 8000b34:	4299      	cmp	r1, r3
 8000b36:	d907      	bls.n	8000b48 <__udivmoddi4+0x124>
 8000b38:	18eb      	adds	r3, r5, r3
 8000b3a:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000b3e:	d202      	bcs.n	8000b46 <__udivmoddi4+0x122>
 8000b40:	4299      	cmp	r1, r3
 8000b42:	f200 80cd 	bhi.w	8000ce0 <__udivmoddi4+0x2bc>
 8000b46:	4684      	mov	ip, r0
 8000b48:	1a59      	subs	r1, r3, r1
 8000b4a:	b2a3      	uxth	r3, r4
 8000b4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b50:	fb0e 1410 	mls	r4, lr, r0, r1
 8000b54:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000b58:	fb08 f800 	mul.w	r8, r8, r0
 8000b5c:	45a0      	cmp	r8, r4
 8000b5e:	d907      	bls.n	8000b70 <__udivmoddi4+0x14c>
 8000b60:	192c      	adds	r4, r5, r4
 8000b62:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b66:	d202      	bcs.n	8000b6e <__udivmoddi4+0x14a>
 8000b68:	45a0      	cmp	r8, r4
 8000b6a:	f200 80b6 	bhi.w	8000cda <__udivmoddi4+0x2b6>
 8000b6e:	4618      	mov	r0, r3
 8000b70:	eba4 0408 	sub.w	r4, r4, r8
 8000b74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000b78:	e79f      	b.n	8000aba <__udivmoddi4+0x96>
 8000b7a:	f1c7 0c20 	rsb	ip, r7, #32
 8000b7e:	40bb      	lsls	r3, r7
 8000b80:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000b84:	ea4e 0e03 	orr.w	lr, lr, r3
 8000b88:	fa01 f407 	lsl.w	r4, r1, r7
 8000b8c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000b90:	fa21 f30c 	lsr.w	r3, r1, ip
 8000b94:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000b98:	4325      	orrs	r5, r4
 8000b9a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000b9e:	0c2c      	lsrs	r4, r5, #16
 8000ba0:	fb08 3319 	mls	r3, r8, r9, r3
 8000ba4:	fa1f fa8e 	uxth.w	sl, lr
 8000ba8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000bac:	fb09 f40a 	mul.w	r4, r9, sl
 8000bb0:	429c      	cmp	r4, r3
 8000bb2:	fa02 f207 	lsl.w	r2, r2, r7
 8000bb6:	fa00 f107 	lsl.w	r1, r0, r7
 8000bba:	d90b      	bls.n	8000bd4 <__udivmoddi4+0x1b0>
 8000bbc:	eb1e 0303 	adds.w	r3, lr, r3
 8000bc0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000bc4:	f080 8087 	bcs.w	8000cd6 <__udivmoddi4+0x2b2>
 8000bc8:	429c      	cmp	r4, r3
 8000bca:	f240 8084 	bls.w	8000cd6 <__udivmoddi4+0x2b2>
 8000bce:	f1a9 0902 	sub.w	r9, r9, #2
 8000bd2:	4473      	add	r3, lr
 8000bd4:	1b1b      	subs	r3, r3, r4
 8000bd6:	b2ad      	uxth	r5, r5
 8000bd8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bdc:	fb08 3310 	mls	r3, r8, r0, r3
 8000be0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000be4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000be8:	45a2      	cmp	sl, r4
 8000bea:	d908      	bls.n	8000bfe <__udivmoddi4+0x1da>
 8000bec:	eb1e 0404 	adds.w	r4, lr, r4
 8000bf0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000bf4:	d26b      	bcs.n	8000cce <__udivmoddi4+0x2aa>
 8000bf6:	45a2      	cmp	sl, r4
 8000bf8:	d969      	bls.n	8000cce <__udivmoddi4+0x2aa>
 8000bfa:	3802      	subs	r0, #2
 8000bfc:	4474      	add	r4, lr
 8000bfe:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c02:	fba0 8902 	umull	r8, r9, r0, r2
 8000c06:	eba4 040a 	sub.w	r4, r4, sl
 8000c0a:	454c      	cmp	r4, r9
 8000c0c:	46c2      	mov	sl, r8
 8000c0e:	464b      	mov	r3, r9
 8000c10:	d354      	bcc.n	8000cbc <__udivmoddi4+0x298>
 8000c12:	d051      	beq.n	8000cb8 <__udivmoddi4+0x294>
 8000c14:	2e00      	cmp	r6, #0
 8000c16:	d069      	beq.n	8000cec <__udivmoddi4+0x2c8>
 8000c18:	ebb1 050a 	subs.w	r5, r1, sl
 8000c1c:	eb64 0403 	sbc.w	r4, r4, r3
 8000c20:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c24:	40fd      	lsrs	r5, r7
 8000c26:	40fc      	lsrs	r4, r7
 8000c28:	ea4c 0505 	orr.w	r5, ip, r5
 8000c2c:	e9c6 5400 	strd	r5, r4, [r6]
 8000c30:	2700      	movs	r7, #0
 8000c32:	e747      	b.n	8000ac4 <__udivmoddi4+0xa0>
 8000c34:	f1c2 0320 	rsb	r3, r2, #32
 8000c38:	fa20 f703 	lsr.w	r7, r0, r3
 8000c3c:	4095      	lsls	r5, r2
 8000c3e:	fa01 f002 	lsl.w	r0, r1, r2
 8000c42:	fa21 f303 	lsr.w	r3, r1, r3
 8000c46:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c4a:	4338      	orrs	r0, r7
 8000c4c:	0c01      	lsrs	r1, r0, #16
 8000c4e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000c52:	fa1f f885 	uxth.w	r8, r5
 8000c56:	fb0e 3317 	mls	r3, lr, r7, r3
 8000c5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c5e:	fb07 f308 	mul.w	r3, r7, r8
 8000c62:	428b      	cmp	r3, r1
 8000c64:	fa04 f402 	lsl.w	r4, r4, r2
 8000c68:	d907      	bls.n	8000c7a <__udivmoddi4+0x256>
 8000c6a:	1869      	adds	r1, r5, r1
 8000c6c:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000c70:	d22f      	bcs.n	8000cd2 <__udivmoddi4+0x2ae>
 8000c72:	428b      	cmp	r3, r1
 8000c74:	d92d      	bls.n	8000cd2 <__udivmoddi4+0x2ae>
 8000c76:	3f02      	subs	r7, #2
 8000c78:	4429      	add	r1, r5
 8000c7a:	1acb      	subs	r3, r1, r3
 8000c7c:	b281      	uxth	r1, r0
 8000c7e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c82:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c86:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8a:	fb00 f308 	mul.w	r3, r0, r8
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d907      	bls.n	8000ca2 <__udivmoddi4+0x27e>
 8000c92:	1869      	adds	r1, r5, r1
 8000c94:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000c98:	d217      	bcs.n	8000cca <__udivmoddi4+0x2a6>
 8000c9a:	428b      	cmp	r3, r1
 8000c9c:	d915      	bls.n	8000cca <__udivmoddi4+0x2a6>
 8000c9e:	3802      	subs	r0, #2
 8000ca0:	4429      	add	r1, r5
 8000ca2:	1ac9      	subs	r1, r1, r3
 8000ca4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000ca8:	e73b      	b.n	8000b22 <__udivmoddi4+0xfe>
 8000caa:	4637      	mov	r7, r6
 8000cac:	4630      	mov	r0, r6
 8000cae:	e709      	b.n	8000ac4 <__udivmoddi4+0xa0>
 8000cb0:	4607      	mov	r7, r0
 8000cb2:	e6e7      	b.n	8000a84 <__udivmoddi4+0x60>
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	e6fb      	b.n	8000ab0 <__udivmoddi4+0x8c>
 8000cb8:	4541      	cmp	r1, r8
 8000cba:	d2ab      	bcs.n	8000c14 <__udivmoddi4+0x1f0>
 8000cbc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000cc0:	eb69 020e 	sbc.w	r2, r9, lr
 8000cc4:	3801      	subs	r0, #1
 8000cc6:	4613      	mov	r3, r2
 8000cc8:	e7a4      	b.n	8000c14 <__udivmoddi4+0x1f0>
 8000cca:	4660      	mov	r0, ip
 8000ccc:	e7e9      	b.n	8000ca2 <__udivmoddi4+0x27e>
 8000cce:	4618      	mov	r0, r3
 8000cd0:	e795      	b.n	8000bfe <__udivmoddi4+0x1da>
 8000cd2:	4667      	mov	r7, ip
 8000cd4:	e7d1      	b.n	8000c7a <__udivmoddi4+0x256>
 8000cd6:	4681      	mov	r9, r0
 8000cd8:	e77c      	b.n	8000bd4 <__udivmoddi4+0x1b0>
 8000cda:	3802      	subs	r0, #2
 8000cdc:	442c      	add	r4, r5
 8000cde:	e747      	b.n	8000b70 <__udivmoddi4+0x14c>
 8000ce0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ce4:	442b      	add	r3, r5
 8000ce6:	e72f      	b.n	8000b48 <__udivmoddi4+0x124>
 8000ce8:	4638      	mov	r0, r7
 8000cea:	e708      	b.n	8000afe <__udivmoddi4+0xda>
 8000cec:	4637      	mov	r7, r6
 8000cee:	e6e9      	b.n	8000ac4 <__udivmoddi4+0xa0>

08000cf0 <__aeabi_idiv0>:
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	0000      	movs	r0, r0
	...

08000cf8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000cf8:	b5b0      	push	{r4, r5, r7, lr}
 8000cfa:	b088      	sub	sp, #32
 8000cfc:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000cfe:	f001 fbe8 	bl	80024d2 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d02:	f000 f8d1 	bl	8000ea8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d06:	f000 faef 	bl	80012e8 <MX_GPIO_Init>
	MX_DMA_Init();
 8000d0a:	f000 fac7 	bl	800129c <MX_DMA_Init>
	MX_TIM2_Init();
 8000d0e:	f000 fa47 	bl	80011a0 <MX_TIM2_Init>
	MX_I2C2_Init();
 8000d12:	f000 f9df 	bl	80010d4 <MX_I2C2_Init>
	MX_USART1_UART_Init();
 8000d16:	f000 fa91 	bl	800123c <MX_USART1_UART_Init>
	MX_DAC1_Init();
 8000d1a:	f000 f943 	bl	8000fa4 <MX_DAC1_Init>
	MX_QUADSPI_Init();
 8000d1e:	f000 fa19 	bl	8001154 <MX_QUADSPI_Init>
	MX_DFSDM1_Init();
 8000d22:	f000 f971 	bl	8001008 <MX_DFSDM1_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start(&htim2);
 8000d26:	4858      	ldr	r0, [pc, #352]	; (8000e88 <main+0x190>)
 8000d28:	f005 f924 	bl	8005f74 <HAL_TIM_Base_Start>
	BSP_QSPI_Init();
 8000d2c:	f000 fc14 	bl	8001558 <BSP_QSPI_Init>
	//erase flash:
	int numBlocks = (int)(NUM_TONES*sizeof(tone)/64000.0 + 1);
 8000d30:	2304      	movs	r3, #4
 8000d32:	461a      	mov	r2, r3
 8000d34:	4b55      	ldr	r3, [pc, #340]	; (8000e8c <main+0x194>)
 8000d36:	fb03 f302 	mul.w	r3, r3, r2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f7ff fb86 	bl	800044c <__aeabi_ui2d>
 8000d40:	f04f 0200 	mov.w	r2, #0
 8000d44:	4b52      	ldr	r3, [pc, #328]	; (8000e90 <main+0x198>)
 8000d46:	f7ff fd25 	bl	8000794 <__aeabi_ddiv>
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	460c      	mov	r4, r1
 8000d4e:	4618      	mov	r0, r3
 8000d50:	4621      	mov	r1, r4
 8000d52:	f04f 0200 	mov.w	r2, #0
 8000d56:	4b4f      	ldr	r3, [pc, #316]	; (8000e94 <main+0x19c>)
 8000d58:	f7ff fa3c 	bl	80001d4 <__adddf3>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	460c      	mov	r4, r1
 8000d60:	4618      	mov	r0, r3
 8000d62:	4621      	mov	r1, r4
 8000d64:	f7ff fdfe 	bl	8000964 <__aeabi_d2iz>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < numBlocks; i++) {
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
 8000d70:	e00c      	b.n	8000d8c <main+0x94>
		if (BSP_QSPI_Erase_Block(65536*i) != QSPI_OK) {
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	041b      	lsls	r3, r3, #16
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 fd1e 	bl	80017b8 <BSP_QSPI_Erase_Block>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <main+0x8e>
			Error_Handler();
 8000d82:	f000 fbe1 	bl	8001548 <Error_Handler>
	for (int i = 0; i < numBlocks; i++) {
 8000d86:	69fb      	ldr	r3, [r7, #28]
 8000d88:	3301      	adds	r3, #1
 8000d8a:	61fb      	str	r3, [r7, #28]
 8000d8c:	69fa      	ldr	r2, [r7, #28]
 8000d8e:	693b      	ldr	r3, [r7, #16]
 8000d90:	429a      	cmp	r2, r3
 8000d92:	dbee      	blt.n	8000d72 <main+0x7a>
		}
	}

	//program flash:
	for (int i = NUM_TONES-1; i >= 0; i--) {
 8000d94:	2304      	movs	r3, #4
 8000d96:	3b01      	subs	r3, #1
 8000d98:	61bb      	str	r3, [r7, #24]
 8000d9a:	e069      	b.n	8000e70 <main+0x178>
		//calculate a single tone
		float w = TAU * TONE_FREQUENCIES[i];
 8000d9c:	4a3e      	ldr	r2, [pc, #248]	; (8000e98 <main+0x1a0>)
 8000d9e:	69bb      	ldr	r3, [r7, #24]
 8000da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000da4:	ee07 3a90 	vmov	s15, r3
 8000da8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000dac:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8000e9c <main+0x1a4>
 8000db0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000db4:	edc7 7a03 	vstr	s15, [r7, #12]
		for (int j = 0; j < TONE_LEN; j++) {
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]
 8000dbc:	e042      	b.n	8000e44 <main+0x14c>
			float theta = w * j/OUTPUT_SAMPLE_RATE;
 8000dbe:	697b      	ldr	r3, [r7, #20]
 8000dc0:	ee07 3a90 	vmov	s15, r3
 8000dc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000dc8:	edd7 7a03 	vldr	s15, [r7, #12]
 8000dcc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000dd0:	eddf 6a33 	vldr	s13, [pc, #204]	; 8000ea0 <main+0x1a8>
 8000dd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dd8:	edc7 7a02 	vstr	s15, [r7, #8]
			float s = (1 + arm_sin_f32(theta)) / 2.0;
 8000ddc:	ed97 0a02 	vldr	s0, [r7, #8]
 8000de0:	f006 f9b4 	bl	800714c <arm_sin_f32>
 8000de4:	eeb0 7a40 	vmov.f32	s14, s0
 8000de8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000dec:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000df0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8000df4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000df8:	edc7 7a01 	vstr	s15, [r7, #4]
			tone[j] = (uint32_t) (2/3.0 * MAX_TONE_AMPLITUDE * s);
 8000dfc:	23ff      	movs	r3, #255	; 0xff
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff fb34 	bl	800046c <__aeabi_i2d>
 8000e04:	a31e      	add	r3, pc, #120	; (adr r3, 8000e80 <main+0x188>)
 8000e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e0a:	f7ff fb99 	bl	8000540 <__aeabi_dmul>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	460c      	mov	r4, r1
 8000e12:	4625      	mov	r5, r4
 8000e14:	461c      	mov	r4, r3
 8000e16:	6878      	ldr	r0, [r7, #4]
 8000e18:	f7ff fb3a 	bl	8000490 <__aeabi_f2d>
 8000e1c:	4602      	mov	r2, r0
 8000e1e:	460b      	mov	r3, r1
 8000e20:	4620      	mov	r0, r4
 8000e22:	4629      	mov	r1, r5
 8000e24:	f7ff fb8c 	bl	8000540 <__aeabi_dmul>
 8000e28:	4603      	mov	r3, r0
 8000e2a:	460c      	mov	r4, r1
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	4621      	mov	r1, r4
 8000e30:	f7ff fdc0 	bl	80009b4 <__aeabi_d2uiz>
 8000e34:	4601      	mov	r1, r0
 8000e36:	4a1b      	ldr	r2, [pc, #108]	; (8000ea4 <main+0x1ac>)
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (int j = 0; j < TONE_LEN; j++) {
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
 8000e44:	f245 72e4 	movw	r2, #22500	; 0x57e4
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	4293      	cmp	r3, r2
 8000e4c:	dbb7      	blt.n	8000dbe <main+0xc6>
		}
		//write tone to flash
		if (BSP_QSPI_Write(tone, i * sizeof(tone), sizeof(tone)) != QSPI_OK) {
 8000e4e:	69bb      	ldr	r3, [r7, #24]
 8000e50:	4a0e      	ldr	r2, [pc, #56]	; (8000e8c <main+0x194>)
 8000e52:	fb02 f303 	mul.w	r3, r2, r3
 8000e56:	4a0d      	ldr	r2, [pc, #52]	; (8000e8c <main+0x194>)
 8000e58:	4619      	mov	r1, r3
 8000e5a:	4812      	ldr	r0, [pc, #72]	; (8000ea4 <main+0x1ac>)
 8000e5c:	f000 fc2e 	bl	80016bc <BSP_QSPI_Write>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d001      	beq.n	8000e6a <main+0x172>
			Error_Handler();
 8000e66:	f000 fb6f 	bl	8001548 <Error_Handler>
	for (int i = NUM_TONES-1; i >= 0; i--) {
 8000e6a:	69bb      	ldr	r3, [r7, #24]
 8000e6c:	3b01      	subs	r3, #1
 8000e6e:	61bb      	str	r3, [r7, #24]
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	da92      	bge.n	8000d9c <main+0xa4>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* USER CODE END WHILE */
		addToneToSequence();
 8000e76:	f000 faa9 	bl	80013cc <addToneToSequence>
		playSequenceBlocking();
 8000e7a:	f000 faf3 	bl	8001464 <playSequenceBlocking>
		addToneToSequence();
 8000e7e:	e7fa      	b.n	8000e76 <main+0x17e>
 8000e80:	55555555 	.word	0x55555555
 8000e84:	3fe55555 	.word	0x3fe55555
 8000e88:	20016224 	.word	0x20016224
 8000e8c:	00015f90 	.word	0x00015f90
 8000e90:	40ef4000 	.word	0x40ef4000
 8000e94:	3ff00000 	.word	0x3ff00000
 8000e98:	080073a4 	.word	0x080073a4
 8000e9c:	40c90fdb 	.word	0x40c90fdb
 8000ea0:	472c4400 	.word	0x472c4400
 8000ea4:	200000e4 	.word	0x200000e4

08000ea8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b0b8      	sub	sp, #224	; 0xe0
 8000eac:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eae:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000eb2:	2244      	movs	r2, #68	; 0x44
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f006 f9b8 	bl	800722c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ebc:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	601a      	str	r2, [r3, #0]
 8000ec4:	605a      	str	r2, [r3, #4]
 8000ec6:	609a      	str	r2, [r3, #8]
 8000ec8:	60da      	str	r2, [r3, #12]
 8000eca:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ecc:	463b      	mov	r3, r7
 8000ece:	2288      	movs	r2, #136	; 0x88
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f006 f9aa 	bl	800722c <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000ed8:	2310      	movs	r3, #16
 8000eda:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
	RCC_OscInitStruct.MSICalibrationValue = 0;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000eea:	2360      	movs	r3, #96	; 0x60
 8000eec:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	RCC_OscInitStruct.PLL.PLLM = 1;
 8000efc:	2301      	movs	r3, #1
 8000efe:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	RCC_OscInitStruct.PLL.PLLN = 40;
 8000f02:	2328      	movs	r3, #40	; 0x28
 8000f04:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f08:	2307      	movs	r3, #7
 8000f0a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f14:	2302      	movs	r3, #2
 8000f16:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f1a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f003 fd04 	bl	800492c <HAL_RCC_OscConfig>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <SystemClock_Config+0x86>
	{
		Error_Handler();
 8000f2a:	f000 fb0d 	bl	8001548 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f2e:	230f      	movs	r3, #15
 8000f30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f34:	2303      	movs	r3, #3
 8000f36:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f40:	2300      	movs	r3, #0
 8000f42:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f46:	2300      	movs	r3, #0
 8000f48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000f4c:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8000f50:	2104      	movs	r1, #4
 8000f52:	4618      	mov	r0, r3
 8000f54:	f004 f8d0 	bl	80050f8 <HAL_RCC_ClockConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <SystemClock_Config+0xba>
	{
		Error_Handler();
 8000f5e:	f000 faf3 	bl	8001548 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C2
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <SystemClock_Config+0xf8>)
 8000f64:	603b      	str	r3, [r7, #0]
			|RCC_PERIPHCLK_DFSDM1;
	PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000f66:	2300      	movs	r3, #0
 8000f68:	63bb      	str	r3, [r7, #56]	; 0x38
	PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	657b      	str	r3, [r7, #84]	; 0x54
	PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f74:	463b      	mov	r3, r7
 8000f76:	4618      	mov	r0, r3
 8000f78:	f004 faf4 	bl	8005564 <HAL_RCCEx_PeriphCLKConfig>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <SystemClock_Config+0xde>
	{
		Error_Handler();
 8000f82:	f000 fae1 	bl	8001548 <Error_Handler>
	}
	/** Configure the main internal regulator output voltage
	 */
	if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f86:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000f8a:	f002 ff99 	bl	8003ec0 <HAL_PWREx_ControlVoltageScaling>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <SystemClock_Config+0xf0>
	{
		Error_Handler();
 8000f94:	f000 fad8 	bl	8001548 <Error_Handler>
	}
}
 8000f98:	bf00      	nop
 8000f9a:	37e0      	adds	r7, #224	; 0xe0
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	00010081 	.word	0x00010081

08000fa4 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b08a      	sub	sp, #40	; 0x28
 8000fa8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC1_Init 0 */

	/* USER CODE END DAC1_Init 0 */

	DAC_ChannelConfTypeDef sConfig = {0};
 8000faa:	1d3b      	adds	r3, r7, #4
 8000fac:	2224      	movs	r2, #36	; 0x24
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f006 f93b 	bl	800722c <memset>
	/* USER CODE BEGIN DAC1_Init 1 */

	/* USER CODE END DAC1_Init 1 */
	/** DAC Initialization
	 */
	hdac1.Instance = DAC1;
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <MX_DAC1_Init+0x5c>)
 8000fb8:	4a12      	ldr	r2, [pc, #72]	; (8001004 <MX_DAC1_Init+0x60>)
 8000fba:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000fbc:	4810      	ldr	r0, [pc, #64]	; (8001000 <MX_DAC1_Init+0x5c>)
 8000fbe:	f001 fbc5 	bl	800274c <HAL_DAC_Init>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_DAC1_Init+0x28>
	{
		Error_Handler();
 8000fc8:	f000 fabe 	bl	8001548 <Error_Handler>
	}
	/** DAC channel OUT1 config
	 */
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	607b      	str	r3, [r7, #4]
	sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8000fd0:	2324      	movs	r3, #36	; 0x24
 8000fd2:	60bb      	str	r3, [r7, #8]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	60fb      	str	r3, [r7, #12]
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	613b      	str	r3, [r7, #16]
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]
	if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000fe0:	1d3b      	adds	r3, r7, #4
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4806      	ldr	r0, [pc, #24]	; (8001000 <MX_DAC1_Init+0x5c>)
 8000fe8:	f001 fd4d 	bl	8002a86 <HAL_DAC_ConfigChannel>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <MX_DAC1_Init+0x52>
	{
		Error_Handler();
 8000ff2:	f000 faa9 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN DAC1_Init 2 */

	/* USER CODE END DAC1_Init 2 */

}
 8000ff6:	bf00      	nop
 8000ff8:	3728      	adds	r7, #40	; 0x28
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	200000d0 	.word	0x200000d0
 8001004:	40007400 	.word	0x40007400

08001008 <MX_DFSDM1_Init>:
 * @brief DFSDM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DFSDM1_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
	/* USER CODE END DFSDM1_Init 0 */

	/* USER CODE BEGIN DFSDM1_Init 1 */

	/* USER CODE END DFSDM1_Init 1 */
	hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 800100c:	4b2c      	ldr	r3, [pc, #176]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 800100e:	4a2d      	ldr	r2, [pc, #180]	; (80010c4 <MX_DFSDM1_Init+0xbc>)
 8001010:	601a      	str	r2, [r3, #0]
	hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8001012:	4b2b      	ldr	r3, [pc, #172]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 8001014:	2200      	movs	r2, #0
 8001016:	605a      	str	r2, [r3, #4]
	hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8001018:	4b29      	ldr	r3, [pc, #164]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 800101a:	2201      	movs	r2, #1
 800101c:	721a      	strb	r2, [r3, #8]
	hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 800101e:	4b28      	ldr	r3, [pc, #160]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 8001020:	2201      	movs	r2, #1
 8001022:	725a      	strb	r2, [r3, #9]
	hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8001024:	4b26      	ldr	r3, [pc, #152]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 8001026:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 800102a:	61da      	str	r2, [r3, #28]
	hdfsdm1_filter0.Init.FilterParam.Oversampling = 250;
 800102c:	4b24      	ldr	r3, [pc, #144]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 800102e:	22fa      	movs	r2, #250	; 0xfa
 8001030:	621a      	str	r2, [r3, #32]
	hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8001032:	4b23      	ldr	r3, [pc, #140]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 8001034:	2201      	movs	r2, #1
 8001036:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8001038:	4821      	ldr	r0, [pc, #132]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 800103a:	f001 ff93 	bl	8002f64 <HAL_DFSDM_FilterInit>
 800103e:	4603      	mov	r3, r0
 8001040:	2b00      	cmp	r3, #0
 8001042:	d001      	beq.n	8001048 <MX_DFSDM1_Init+0x40>
	{
		Error_Handler();
 8001044:	f000 fa80 	bl	8001548 <Error_Handler>
	}
	hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8001048:	4b1f      	ldr	r3, [pc, #124]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 800104a:	4a20      	ldr	r2, [pc, #128]	; (80010cc <MX_DFSDM1_Init+0xc4>)
 800104c:	601a      	str	r2, [r3, #0]
	hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 800104e:	4b1e      	ldr	r3, [pc, #120]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001050:	2201      	movs	r2, #1
 8001052:	711a      	strb	r2, [r3, #4]
	hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8001054:	4b1c      	ldr	r3, [pc, #112]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001056:	2200      	movs	r2, #0
 8001058:	609a      	str	r2, [r3, #8]
	hdfsdm1_channel2.Init.OutputClock.Divider = 34;
 800105a:	4b1b      	ldr	r3, [pc, #108]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 800105c:	2222      	movs	r2, #34	; 0x22
 800105e:	60da      	str	r2, [r3, #12]
	hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8001060:	4b19      	ldr	r3, [pc, #100]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001062:	2200      	movs	r2, #0
 8001064:	611a      	str	r2, [r3, #16]
	hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8001066:	4b18      	ldr	r3, [pc, #96]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001068:	2200      	movs	r2, #0
 800106a:	615a      	str	r2, [r3, #20]
	hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 800106c:	4b16      	ldr	r3, [pc, #88]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
	hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8001072:	4b15      	ldr	r3, [pc, #84]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001074:	2200      	movs	r2, #0
 8001076:	61da      	str	r2, [r3, #28]
	hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8001078:	4b13      	ldr	r3, [pc, #76]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 800107a:	2204      	movs	r2, #4
 800107c:	621a      	str	r2, [r3, #32]
	hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 800107e:	4b12      	ldr	r3, [pc, #72]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001080:	2200      	movs	r2, #0
 8001082:	625a      	str	r2, [r3, #36]	; 0x24
	hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8001084:	4b10      	ldr	r3, [pc, #64]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001086:	2201      	movs	r2, #1
 8001088:	629a      	str	r2, [r3, #40]	; 0x28
	hdfsdm1_channel2.Init.Offset = 0;
 800108a:	4b0f      	ldr	r3, [pc, #60]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 800108c:	2200      	movs	r2, #0
 800108e:	62da      	str	r2, [r3, #44]	; 0x2c
	hdfsdm1_channel2.Init.RightBitShift = 0x00;
 8001090:	4b0d      	ldr	r3, [pc, #52]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001092:	2200      	movs	r2, #0
 8001094:	631a      	str	r2, [r3, #48]	; 0x30
	if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8001096:	480c      	ldr	r0, [pc, #48]	; (80010c8 <MX_DFSDM1_Init+0xc0>)
 8001098:	f001 fea4 	bl	8002de4 <HAL_DFSDM_ChannelInit>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_DFSDM1_Init+0x9e>
	{
		Error_Handler();
 80010a2:	f000 fa51 	bl	8001548 <Error_Handler>
	}
	if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 80010a6:	2201      	movs	r2, #1
 80010a8:	4909      	ldr	r1, [pc, #36]	; (80010d0 <MX_DFSDM1_Init+0xc8>)
 80010aa:	4805      	ldr	r0, [pc, #20]	; (80010c0 <MX_DFSDM1_Init+0xb8>)
 80010ac:	f002 f834 	bl	8003118 <HAL_DFSDM_FilterConfigRegChannel>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <MX_DFSDM1_Init+0xb2>
	{
		Error_Handler();
 80010b6:	f000 fa47 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN DFSDM1_Init 2 */

	/* USER CODE END DFSDM1_Init 2 */

}
 80010ba:	bf00      	nop
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	200160c0 	.word	0x200160c0
 80010c4:	40016100 	.word	0x40016100
 80010c8:	20016270 	.word	0x20016270
 80010cc:	40016040 	.word	0x40016040
 80010d0:	00020004 	.word	0x00020004

080010d4 <MX_I2C2_Init>:
 * @brief I2C2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C2_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	/* USER CODE END I2C2_Init 0 */

	/* USER CODE BEGIN I2C2_Init 1 */

	/* USER CODE END I2C2_Init 1 */
	hi2c2.Instance = I2C2;
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <MX_I2C2_Init+0x74>)
 80010da:	4a1c      	ldr	r2, [pc, #112]	; (800114c <MX_I2C2_Init+0x78>)
 80010dc:	601a      	str	r2, [r3, #0]
	hi2c2.Init.Timing = 0x10909CEC;
 80010de:	4b1a      	ldr	r3, [pc, #104]	; (8001148 <MX_I2C2_Init+0x74>)
 80010e0:	4a1b      	ldr	r2, [pc, #108]	; (8001150 <MX_I2C2_Init+0x7c>)
 80010e2:	605a      	str	r2, [r3, #4]
	hi2c2.Init.OwnAddress1 = 0;
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <MX_I2C2_Init+0x74>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
	hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010ea:	4b17      	ldr	r3, [pc, #92]	; (8001148 <MX_I2C2_Init+0x74>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	60da      	str	r2, [r3, #12]
	hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <MX_I2C2_Init+0x74>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
	hi2c2.Init.OwnAddress2 = 0;
 80010f6:	4b14      	ldr	r3, [pc, #80]	; (8001148 <MX_I2C2_Init+0x74>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	615a      	str	r2, [r3, #20]
	hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <MX_I2C2_Init+0x74>)
 80010fe:	2200      	movs	r2, #0
 8001100:	619a      	str	r2, [r3, #24]
	hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001102:	4b11      	ldr	r3, [pc, #68]	; (8001148 <MX_I2C2_Init+0x74>)
 8001104:	2200      	movs	r2, #0
 8001106:	61da      	str	r2, [r3, #28]
	hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001108:	4b0f      	ldr	r3, [pc, #60]	; (8001148 <MX_I2C2_Init+0x74>)
 800110a:	2200      	movs	r2, #0
 800110c:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800110e:	480e      	ldr	r0, [pc, #56]	; (8001148 <MX_I2C2_Init+0x74>)
 8001110:	f002 fda1 	bl	8003c56 <HAL_I2C_Init>
 8001114:	4603      	mov	r3, r0
 8001116:	2b00      	cmp	r3, #0
 8001118:	d001      	beq.n	800111e <MX_I2C2_Init+0x4a>
	{
		Error_Handler();
 800111a:	f000 fa15 	bl	8001548 <Error_Handler>
	}
	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800111e:	2100      	movs	r1, #0
 8001120:	4809      	ldr	r0, [pc, #36]	; (8001148 <MX_I2C2_Init+0x74>)
 8001122:	f002 fe27 	bl	8003d74 <HAL_I2CEx_ConfigAnalogFilter>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_I2C2_Init+0x5c>
	{
		Error_Handler();
 800112c:	f000 fa0c 	bl	8001548 <Error_Handler>
	}
	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001130:	2100      	movs	r1, #0
 8001132:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_I2C2_Init+0x74>)
 8001134:	f002 fe69 	bl	8003e0a <HAL_I2CEx_ConfigDigitalFilter>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_I2C2_Init+0x6e>
	{
		Error_Handler();
 800113e:	f000 fa03 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN I2C2_Init 2 */

	/* USER CODE END I2C2_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	20016074 	.word	0x20016074
 800114c:	40005800 	.word	0x40005800
 8001150:	10909cec 	.word	0x10909cec

08001154 <MX_QUADSPI_Init>:
 * @brief QUADSPI Initialization Function
 * @param None
 * @retval None
 */
static void MX_QUADSPI_Init(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN QUADSPI_Init 1 */

	/* USER CODE END QUADSPI_Init 1 */
	/* QUADSPI parameter configuration*/
	hqspi.Instance = QUADSPI;
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <MX_QUADSPI_Init+0x44>)
 800115a:	4a10      	ldr	r2, [pc, #64]	; (800119c <MX_QUADSPI_Init+0x48>)
 800115c:	601a      	str	r2, [r3, #0]
	hqspi.Init.ClockPrescaler = 255;
 800115e:	4b0e      	ldr	r3, [pc, #56]	; (8001198 <MX_QUADSPI_Init+0x44>)
 8001160:	22ff      	movs	r2, #255	; 0xff
 8001162:	605a      	str	r2, [r3, #4]
	hqspi.Init.FifoThreshold = 1;
 8001164:	4b0c      	ldr	r3, [pc, #48]	; (8001198 <MX_QUADSPI_Init+0x44>)
 8001166:	2201      	movs	r2, #1
 8001168:	609a      	str	r2, [r3, #8]
	hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <MX_QUADSPI_Init+0x44>)
 800116c:	2200      	movs	r2, #0
 800116e:	60da      	str	r2, [r3, #12]
	hqspi.Init.FlashSize = 1;
 8001170:	4b09      	ldr	r3, [pc, #36]	; (8001198 <MX_QUADSPI_Init+0x44>)
 8001172:	2201      	movs	r2, #1
 8001174:	611a      	str	r2, [r3, #16]
	hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8001176:	4b08      	ldr	r3, [pc, #32]	; (8001198 <MX_QUADSPI_Init+0x44>)
 8001178:	2200      	movs	r2, #0
 800117a:	615a      	str	r2, [r3, #20]
	hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <MX_QUADSPI_Init+0x44>)
 800117e:	2200      	movs	r2, #0
 8001180:	619a      	str	r2, [r3, #24]
	if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001182:	4805      	ldr	r0, [pc, #20]	; (8001198 <MX_QUADSPI_Init+0x44>)
 8001184:	f002 fef2 	bl	8003f6c <HAL_QSPI_Init>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d001      	beq.n	8001192 <MX_QUADSPI_Init+0x3e>
	{
		Error_Handler();
 800118e:	f000 f9db 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN QUADSPI_Init 2 */

	/* USER CODE END QUADSPI_Init 2 */

}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20016438 	.word	0x20016438
 800119c:	a0001000 	.word	0xa0001000

080011a0 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b088      	sub	sp, #32
 80011a4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011a6:	f107 0310 	add.w	r3, r7, #16
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]
 80011b2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011b4:	1d3b      	adds	r3, r7, #4
 80011b6:	2200      	movs	r2, #0
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	605a      	str	r2, [r3, #4]
 80011bc:	609a      	str	r2, [r3, #8]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80011be:	4b1e      	ldr	r3, [pc, #120]	; (8001238 <MX_TIM2_Init+0x98>)
 80011c0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80011c4:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 0;
 80011c6:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <MX_TIM2_Init+0x98>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011cc:	4b1a      	ldr	r3, [pc, #104]	; (8001238 <MX_TIM2_Init+0x98>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 8500;
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <MX_TIM2_Init+0x98>)
 80011d4:	f242 1234 	movw	r2, #8500	; 0x2134
 80011d8:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011da:	4b17      	ldr	r3, [pc, #92]	; (8001238 <MX_TIM2_Init+0x98>)
 80011dc:	2200      	movs	r2, #0
 80011de:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011e0:	4b15      	ldr	r3, [pc, #84]	; (8001238 <MX_TIM2_Init+0x98>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011e6:	4814      	ldr	r0, [pc, #80]	; (8001238 <MX_TIM2_Init+0x98>)
 80011e8:	f004 fe6c 	bl	8005ec4 <HAL_TIM_Base_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_TIM2_Init+0x56>
	{
		Error_Handler();
 80011f2:	f000 f9a9 	bl	8001548 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	4619      	mov	r1, r3
 8001202:	480d      	ldr	r0, [pc, #52]	; (8001238 <MX_TIM2_Init+0x98>)
 8001204:	f005 f8ad 	bl	8006362 <HAL_TIM_ConfigClockSource>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <MX_TIM2_Init+0x72>
	{
		Error_Handler();
 800120e:	f000 f99b 	bl	8001548 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001212:	2320      	movs	r3, #32
 8001214:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800121a:	1d3b      	adds	r3, r7, #4
 800121c:	4619      	mov	r1, r3
 800121e:	4806      	ldr	r0, [pc, #24]	; (8001238 <MX_TIM2_Init+0x98>)
 8001220:	f005 fab4 	bl	800678c <HAL_TIMEx_MasterConfigSynchronization>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_TIM2_Init+0x8e>
	{
		Error_Handler();
 800122a:	f000 f98d 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800122e:	bf00      	nop
 8001230:	3720      	adds	r7, #32
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20016224 	.word	0x20016224

0800123c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001240:	4b14      	ldr	r3, [pc, #80]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001242:	4a15      	ldr	r2, [pc, #84]	; (8001298 <MX_USART1_UART_Init+0x5c>)
 8001244:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001246:	4b13      	ldr	r3, [pc, #76]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001248:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800124c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800124e:	4b11      	ldr	r3, [pc, #68]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001250:	2200      	movs	r2, #0
 8001252:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001254:	4b0f      	ldr	r3, [pc, #60]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001256:	2200      	movs	r2, #0
 8001258:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800125a:	4b0e      	ldr	r3, [pc, #56]	; (8001294 <MX_USART1_UART_Init+0x58>)
 800125c:	2200      	movs	r2, #0
 800125e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001260:	4b0c      	ldr	r3, [pc, #48]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001262:	220c      	movs	r2, #12
 8001264:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001266:	4b0b      	ldr	r3, [pc, #44]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001268:	2200      	movs	r2, #0
 800126a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800126c:	4b09      	ldr	r3, [pc, #36]	; (8001294 <MX_USART1_UART_Init+0x58>)
 800126e:	2200      	movs	r2, #0
 8001270:	61da      	str	r2, [r3, #28]
	huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001272:	4b08      	ldr	r3, [pc, #32]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001274:	2200      	movs	r2, #0
 8001276:	621a      	str	r2, [r3, #32]
	huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <MX_USART1_UART_Init+0x58>)
 800127a:	2200      	movs	r2, #0
 800127c:	625a      	str	r2, [r3, #36]	; 0x24
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800127e:	4805      	ldr	r0, [pc, #20]	; (8001294 <MX_USART1_UART_Init+0x58>)
 8001280:	f005 fb2a 	bl	80068d8 <HAL_UART_Init>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <MX_USART1_UART_Init+0x52>
	{
		Error_Handler();
 800128a:	f000 f95d 	bl	8001548 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	2001615c 	.word	0x2001615c
 8001298:	40013800 	.word	0x40013800

0800129c <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80012a2:	4b10      	ldr	r3, [pc, #64]	; (80012e4 <MX_DMA_Init+0x48>)
 80012a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012a6:	4a0f      	ldr	r2, [pc, #60]	; (80012e4 <MX_DMA_Init+0x48>)
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	6493      	str	r3, [r2, #72]	; 0x48
 80012ae:	4b0d      	ldr	r3, [pc, #52]	; (80012e4 <MX_DMA_Init+0x48>)
 80012b0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80012b2:	f003 0301 	and.w	r3, r3, #1
 80012b6:	607b      	str	r3, [r7, #4]
 80012b8:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA1_Channel3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80012ba:	2200      	movs	r2, #0
 80012bc:	2100      	movs	r1, #0
 80012be:	200d      	movs	r0, #13
 80012c0:	f001 fa1a 	bl	80026f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80012c4:	200d      	movs	r0, #13
 80012c6:	f001 fa33 	bl	8002730 <HAL_NVIC_EnableIRQ>
	/* DMA1_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80012ca:	2200      	movs	r2, #0
 80012cc:	2100      	movs	r1, #0
 80012ce:	200e      	movs	r0, #14
 80012d0:	f001 fa12 	bl	80026f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80012d4:	200e      	movs	r0, #14
 80012d6:	f001 fa2b 	bl	8002730 <HAL_NVIC_EnableIRQ>

}
 80012da:	bf00      	nop
 80012dc:	3708      	adds	r7, #8
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	40021000 	.word	0x40021000

080012e8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b2f      	ldr	r3, [pc, #188]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001302:	4a2e      	ldr	r2, [pc, #184]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	64d3      	str	r3, [r2, #76]	; 0x4c
 800130a:	4b2c      	ldr	r3, [pc, #176]	; (80013bc <MX_GPIO_Init+0xd4>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001316:	4b29      	ldr	r3, [pc, #164]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800131a:	4a28      	ldr	r2, [pc, #160]	; (80013bc <MX_GPIO_Init+0xd4>)
 800131c:	f043 0301 	orr.w	r3, r3, #1
 8001320:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001322:	4b26      	ldr	r3, [pc, #152]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800132e:	4b23      	ldr	r3, [pc, #140]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	4a22      	ldr	r2, [pc, #136]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001334:	f043 0310 	orr.w	r3, r3, #16
 8001338:	64d3      	str	r3, [r2, #76]	; 0x4c
 800133a:	4b20      	ldr	r3, [pc, #128]	; (80013bc <MX_GPIO_Init+0xd4>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800133e:	f003 0310 	and.w	r3, r3, #16
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	4b1d      	ldr	r3, [pc, #116]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800134a:	4a1c      	ldr	r2, [pc, #112]	; (80013bc <MX_GPIO_Init+0xd4>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001352:	4b1a      	ldr	r3, [pc, #104]	; (80013bc <MX_GPIO_Init+0xd4>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001364:	4816      	ldr	r0, [pc, #88]	; (80013c0 <MX_GPIO_Init+0xd8>)
 8001366:	f002 fc3b 	bl	8003be0 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : BLUE_BUTTON_Pin */
	GPIO_InitStruct.Pin = BLUE_BUTTON_Pin;
 800136a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800136e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001370:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_GPIO_Init+0xdc>)
 8001372:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001374:	2300      	movs	r3, #0
 8001376:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(BLUE_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001378:	f107 0314 	add.w	r3, r7, #20
 800137c:	4619      	mov	r1, r3
 800137e:	4812      	ldr	r0, [pc, #72]	; (80013c8 <MX_GPIO_Init+0xe0>)
 8001380:	f002 f992 	bl	80036a8 <HAL_GPIO_Init>

	/*Configure GPIO pin : LED_Pin */
	GPIO_InitStruct.Pin = LED_Pin;
 8001384:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001388:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138e:	2300      	movs	r3, #0
 8001390:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001392:	2300      	movs	r3, #0
 8001394:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001396:	f107 0314 	add.w	r3, r7, #20
 800139a:	4619      	mov	r1, r3
 800139c:	4808      	ldr	r0, [pc, #32]	; (80013c0 <MX_GPIO_Init+0xd8>)
 800139e:	f002 f983 	bl	80036a8 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80013a2:	2200      	movs	r2, #0
 80013a4:	2100      	movs	r1, #0
 80013a6:	2028      	movs	r0, #40	; 0x28
 80013a8:	f001 f9a6 	bl	80026f8 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80013ac:	2028      	movs	r0, #40	; 0x28
 80013ae:	f001 f9bf 	bl	8002730 <HAL_NVIC_EnableIRQ>

}
 80013b2:	bf00      	nop
 80013b4:	3728      	adds	r7, #40	; 0x28
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40021000 	.word	0x40021000
 80013c0:	48000400 	.word	0x48000400
 80013c4:	10110000 	.word	0x10110000
 80013c8:	48000800 	.word	0x48000800

080013cc <addToneToSequence>:

/* USER CODE BEGIN 4 */
void addToneToSequence(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
	//If we exceed buffer size, pattern resets anew -- unlikely to matter
	if (toneSequenceSize == MAX_TONE_SEQUENCE_LENGTH) {
 80013d2:	4b15      	ldr	r3, [pc, #84]	; (8001428 <addToneToSequence+0x5c>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	2264      	movs	r2, #100	; 0x64
 80013d8:	4293      	cmp	r3, r2
 80013da:	d102      	bne.n	80013e2 <addToneToSequence+0x16>
		toneSequenceSize = 0;
 80013dc:	4b12      	ldr	r3, [pc, #72]	; (8001428 <addToneToSequence+0x5c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
	}
	int newTone = rand() % 4;
 80013e2:	f005 ff2b 	bl	800723c <rand>
 80013e6:	4603      	mov	r3, r0
 80013e8:	425a      	negs	r2, r3
 80013ea:	f003 0303 	and.w	r3, r3, #3
 80013ee:	f002 0203 	and.w	r2, r2, #3
 80013f2:	bf58      	it	pl
 80013f4:	4253      	negpl	r3, r2
 80013f6:	607b      	str	r3, [r7, #4]
	toneSequence[toneSequenceSize] = rand() % NUM_TONES;
 80013f8:	f005 ff20 	bl	800723c <rand>
 80013fc:	4602      	mov	r2, r0
 80013fe:	2304      	movs	r3, #4
 8001400:	4909      	ldr	r1, [pc, #36]	; (8001428 <addToneToSequence+0x5c>)
 8001402:	6809      	ldr	r1, [r1, #0]
 8001404:	fb92 f0f3 	sdiv	r0, r2, r3
 8001408:	fb03 f300 	mul.w	r3, r3, r0
 800140c:	1ad3      	subs	r3, r2, r3
 800140e:	4a07      	ldr	r2, [pc, #28]	; (800142c <addToneToSequence+0x60>)
 8001410:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	toneSequenceSize++;
 8001414:	4b04      	ldr	r3, [pc, #16]	; (8001428 <addToneToSequence+0x5c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	3301      	adds	r3, #1
 800141a:	4a03      	ldr	r2, [pc, #12]	; (8001428 <addToneToSequence+0x5c>)
 800141c:	6013      	str	r3, [r2, #0]
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	2000008c 	.word	0x2000008c
 800142c:	200162a8 	.word	0x200162a8

08001430 <loadToneFromFlash>:

void loadToneFromFlash(int frequency) {
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
	if (BSP_QSPI_Read(tone, sizeof(tone) * frequency, sizeof(tone)) != QSPI_OK) {
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	4a08      	ldr	r2, [pc, #32]	; (800145c <loadToneFromFlash+0x2c>)
 800143c:	fb02 f303 	mul.w	r3, r2, r3
 8001440:	4a06      	ldr	r2, [pc, #24]	; (800145c <loadToneFromFlash+0x2c>)
 8001442:	4619      	mov	r1, r3
 8001444:	4806      	ldr	r0, [pc, #24]	; (8001460 <loadToneFromFlash+0x30>)
 8001446:	f000 f8f3 	bl	8001630 <BSP_QSPI_Read>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <loadToneFromFlash+0x24>
		Error_Handler();
 8001450:	f000 f87a 	bl	8001548 <Error_Handler>
	}
}
 8001454:	bf00      	nop
 8001456:	3708      	adds	r7, #8
 8001458:	46bd      	mov	sp, r7
 800145a:	bd80      	pop	{r7, pc}
 800145c:	00015f90 	.word	0x00015f90
 8001460:	200000e4 	.word	0x200000e4

08001464 <playSequenceBlocking>:
	loadToneFromFlash(toneIndex);
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, tone, TONE_LEN, DAC_ALIGN_8B_R);
}

void playSequenceBlocking() {
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af02      	add	r7, sp, #8
	playingSequence = 1;
 800146a:	4b10      	ldr	r3, [pc, #64]	; (80014ac <playSequenceBlocking+0x48>)
 800146c:	2201      	movs	r2, #1
 800146e:	701a      	strb	r2, [r3, #0]
	toneIndex = 0;
 8001470:	4b0f      	ldr	r3, [pc, #60]	; (80014b0 <playSequenceBlocking+0x4c>)
 8001472:	2200      	movs	r2, #0
 8001474:	601a      	str	r2, [r3, #0]
	loadToneFromFlash(toneIndex);
 8001476:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <playSequenceBlocking+0x4c>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	4618      	mov	r0, r3
 800147c:	f7ff ffd8 	bl	8001430 <loadToneFromFlash>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, tone, TONE_LEN, DAC_ALIGN_8B_R);
 8001480:	f245 73e4 	movw	r3, #22500	; 0x57e4
 8001484:	461a      	mov	r2, r3
 8001486:	2308      	movs	r3, #8
 8001488:	9300      	str	r3, [sp, #0]
 800148a:	4613      	mov	r3, r2
 800148c:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <playSequenceBlocking+0x50>)
 800148e:	2100      	movs	r1, #0
 8001490:	4809      	ldr	r0, [pc, #36]	; (80014b8 <playSequenceBlocking+0x54>)
 8001492:	f001 f97d 	bl	8002790 <HAL_DAC_Start_DMA>
	while (playingSequence) {
 8001496:	e002      	b.n	800149e <playSequenceBlocking+0x3a>
		HAL_Delay(100);
 8001498:	2064      	movs	r0, #100	; 0x64
 800149a:	f001 f853 	bl	8002544 <HAL_Delay>
	while (playingSequence) {
 800149e:	4b03      	ldr	r3, [pc, #12]	; (80014ac <playSequenceBlocking+0x48>)
 80014a0:	781b      	ldrb	r3, [r3, #0]
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d1f8      	bne.n	8001498 <playSequenceBlocking+0x34>
	}
}
 80014a6:	bf00      	nop
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	20000094 	.word	0x20000094
 80014b0:	20000090 	.word	0x20000090
 80014b4:	200000e4 	.word	0x200000e4
 80014b8:	200000d0 	.word	0x200000d0

080014bc <HAL_DAC_ConvCpltCallbackCh1>:

void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b084      	sub	sp, #16
 80014c0:	af02      	add	r7, sp, #8
 80014c2:	6078      	str	r0, [r7, #4]
	HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 80014c4:	2100      	movs	r1, #0
 80014c6:	4812      	ldr	r0, [pc, #72]	; (8001510 <HAL_DAC_ConvCpltCallbackCh1+0x54>)
 80014c8:	f001 fa20 	bl	800290c <HAL_DAC_Stop_DMA>
	if (toneIndex >= toneSequenceSize) {
 80014cc:	4b11      	ldr	r3, [pc, #68]	; (8001514 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4b11      	ldr	r3, [pc, #68]	; (8001518 <HAL_DAC_ConvCpltCallbackCh1+0x5c>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	429a      	cmp	r2, r3
 80014d6:	db03      	blt.n	80014e0 <HAL_DAC_ConvCpltCallbackCh1+0x24>
		playingSequence = 0;
 80014d8:	4b10      	ldr	r3, [pc, #64]	; (800151c <HAL_DAC_ConvCpltCallbackCh1+0x60>)
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
		return;
 80014de:	e014      	b.n	800150a <HAL_DAC_ConvCpltCallbackCh1+0x4e>
	}
	toneIndex++;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	4a0b      	ldr	r2, [pc, #44]	; (8001514 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 80014e8:	6013      	str	r3, [r2, #0]
	loadToneFromFlash(toneIndex);
 80014ea:	4b0a      	ldr	r3, [pc, #40]	; (8001514 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4618      	mov	r0, r3
 80014f0:	f7ff ff9e 	bl	8001430 <loadToneFromFlash>
	HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, tone, TONE_LEN, DAC_ALIGN_8B_R);
 80014f4:	f245 73e4 	movw	r3, #22500	; 0x57e4
 80014f8:	461a      	mov	r2, r3
 80014fa:	2308      	movs	r3, #8
 80014fc:	9300      	str	r3, [sp, #0]
 80014fe:	4613      	mov	r3, r2
 8001500:	4a07      	ldr	r2, [pc, #28]	; (8001520 <HAL_DAC_ConvCpltCallbackCh1+0x64>)
 8001502:	2100      	movs	r1, #0
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <HAL_DAC_ConvCpltCallbackCh1+0x54>)
 8001506:	f001 f943 	bl	8002790 <HAL_DAC_Start_DMA>
}
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	200000d0 	.word	0x200000d0
 8001514:	20000090 	.word	0x20000090
 8001518:	2000008c 	.word	0x2000008c
 800151c:	20000094 	.word	0x20000094
 8001520:	200000e4 	.word	0x200000e4

08001524 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a04      	ldr	r2, [pc, #16]	; (8001544 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d101      	bne.n	800153a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001536:	f000 ffe5 	bl	8002504 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40001000 	.word	0x40001000

08001548 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001548:	b480      	push	{r7}
 800154a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800154c:	bf00      	nop
 800154e:	46bd      	mov	sp, r7
 8001550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001554:	4770      	bx	lr
	...

08001558 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
  QSPIHandle.Instance = QUADSPI;
 800155e:	4b32      	ldr	r3, [pc, #200]	; (8001628 <BSP_QSPI_Init+0xd0>)
 8001560:	4a32      	ldr	r2, [pc, #200]	; (800162c <BSP_QSPI_Init+0xd4>)
 8001562:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_QSPI_DeInit(&QSPIHandle) != HAL_OK)
 8001564:	4830      	ldr	r0, [pc, #192]	; (8001628 <BSP_QSPI_Init+0xd0>)
 8001566:	f002 fd77 	bl	8004058 <HAL_QSPI_DeInit>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e054      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001574:	f000 f964 	bl	8001840 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  QSPIHandle.Init.ClockPrescaler     = 2; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 26.67MHz */
 8001578:	4b2b      	ldr	r3, [pc, #172]	; (8001628 <BSP_QSPI_Init+0xd0>)
 800157a:	2202      	movs	r2, #2
 800157c:	605a      	str	r2, [r3, #4]
  QSPIHandle.Init.FifoThreshold      = 4;
 800157e:	4b2a      	ldr	r3, [pc, #168]	; (8001628 <BSP_QSPI_Init+0xd0>)
 8001580:	2204      	movs	r2, #4
 8001582:	609a      	str	r2, [r3, #8]
  QSPIHandle.Init.SampleShifting     = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8001584:	4b28      	ldr	r3, [pc, #160]	; (8001628 <BSP_QSPI_Init+0xd0>)
 8001586:	2210      	movs	r2, #16
 8001588:	60da      	str	r2, [r3, #12]
 800158a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800158e:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	fa93 f3a3 	rbit	r3, r3
 8001596:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d101      	bne.n	80015a6 <BSP_QSPI_Init+0x4e>
  {
    return 32U;
 80015a2:	2320      	movs	r3, #32
 80015a4:	e003      	b.n	80015ae <BSP_QSPI_Init+0x56>
  }
  return __builtin_clz(value);
 80015a6:	68fb      	ldr	r3, [r7, #12]
 80015a8:	fab3 f383 	clz	r3, r3
 80015ac:	b2db      	uxtb	r3, r3
  QSPIHandle.Init.FlashSize          = POSITION_VAL(MX25R6435F_FLASH_SIZE) - 1;
 80015ae:	3b01      	subs	r3, #1
 80015b0:	461a      	mov	r2, r3
 80015b2:	4b1d      	ldr	r3, [pc, #116]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015b4:	611a      	str	r2, [r3, #16]
  QSPIHandle.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 80015b6:	4b1c      	ldr	r3, [pc, #112]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	615a      	str	r2, [r3, #20]
  QSPIHandle.Init.ClockMode          = QSPI_CLOCK_MODE_0;
 80015bc:	4b1a      	ldr	r3, [pc, #104]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015be:	2200      	movs	r2, #0
 80015c0:	619a      	str	r2, [r3, #24]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 80015c2:	4819      	ldr	r0, [pc, #100]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015c4:	f002 fcd2 	bl	8003f6c <HAL_QSPI_Init>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <BSP_QSPI_Init+0x7a>
  {
    return QSPI_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e025      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&QSPIHandle) != QSPI_OK)
 80015d2:	4815      	ldr	r0, [pc, #84]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015d4:	f000 f974 	bl	80018c0 <QSPI_ResetMemory>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <BSP_QSPI_Init+0x8a>
  {
    return QSPI_NOT_SUPPORTED;
 80015de:	2304      	movs	r3, #4
 80015e0:	e01d      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&QSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80015e2:	2101      	movs	r1, #1
 80015e4:	4810      	ldr	r0, [pc, #64]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015e6:	f000 fa35 	bl	8001a54 <QSPI_QuadMode>
 80015ea:	4603      	mov	r3, r0
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d001      	beq.n	80015f4 <BSP_QSPI_Init+0x9c>
  {
    return QSPI_ERROR;
 80015f0:	2301      	movs	r3, #1
 80015f2:	e014      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&QSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80015f4:	2101      	movs	r1, #1
 80015f6:	480c      	ldr	r0, [pc, #48]	; (8001628 <BSP_QSPI_Init+0xd0>)
 80015f8:	f000 fad4 	bl	8001ba4 <QSPI_HighPerfMode>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <BSP_QSPI_Init+0xae>
  {
    return QSPI_ERROR;
 8001602:	2301      	movs	r3, #1
 8001604:	e00b      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }
  
  /* Re-configure the clock for the high performance mode */
  QSPIHandle.Init.ClockPrescaler = 1; /* QSPI clock = 80MHz / (ClockPrescaler+1) = 40MHz */
 8001606:	4b08      	ldr	r3, [pc, #32]	; (8001628 <BSP_QSPI_Init+0xd0>)
 8001608:	2201      	movs	r2, #1
 800160a:	605a      	str	r2, [r3, #4]

  if (HAL_QSPI_Init(&QSPIHandle) != HAL_OK)
 800160c:	4806      	ldr	r0, [pc, #24]	; (8001628 <BSP_QSPI_Init+0xd0>)
 800160e:	f002 fcad 	bl	8003f6c <HAL_QSPI_Init>
 8001612:	4603      	mov	r3, r0
 8001614:	2b00      	cmp	r3, #0
 8001616:	d001      	beq.n	800161c <BSP_QSPI_Init+0xc4>
  {
    return QSPI_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e000      	b.n	800161e <BSP_QSPI_Init+0xc6>
  }

  return QSPI_OK;
 800161c:	2300      	movs	r3, #0
}
 800161e:	4618      	mov	r0, r3
 8001620:	3710      	adds	r7, #16
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	2001647c 	.word	0x2001647c
 800162c:	a0001000 	.word	0xa0001000

08001630 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b092      	sub	sp, #72	; 0x48
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the read command */
  sCommand.InstructionMode    = QSPI_INSTRUCTION_1_LINE;
 800163c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001640:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction        = QUAD_INOUT_READ_CMD;
 8001642:	23eb      	movs	r3, #235	; 0xeb
 8001644:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode        = QSPI_ADDRESS_4_LINES;
 8001646:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AddressSize        = QSPI_ADDRESS_24_BITS;
 800164c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001650:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = ReadAddr;
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	617b      	str	r3, [r7, #20]
  sCommand.AlternateByteMode  = QSPI_ALTERNATE_BYTES_4_LINES;
 8001656:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800165a:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AlternateBytesSize = QSPI_ALTERNATE_BYTES_8_BITS;
 800165c:	2300      	movs	r3, #0
 800165e:	623b      	str	r3, [r7, #32]
  sCommand.AlternateBytes     = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 8001660:	23aa      	movs	r3, #170	; 0xaa
 8001662:	61bb      	str	r3, [r7, #24]
  sCommand.DataMode           = QSPI_DATA_4_LINES;
 8001664:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001668:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles        = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 800166a:	2304      	movs	r3, #4
 800166c:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData             = Size;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode            = QSPI_DDR_MODE_DISABLE;
 8001672:	2300      	movs	r3, #0
 8001674:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle   = QSPI_DDR_HHC_ANALOG_DELAY;
 8001676:	2300      	movs	r3, #0
 8001678:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode           = QSPI_SIOO_INST_EVERY_CMD;
 800167a:	2300      	movs	r3, #0
 800167c:	647b      	str	r3, [r7, #68]	; 0x44
  
  /* Configure the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800167e:	f107 0310 	add.w	r3, r7, #16
 8001682:	f241 3288 	movw	r2, #5000	; 0x1388
 8001686:	4619      	mov	r1, r3
 8001688:	480b      	ldr	r0, [pc, #44]	; (80016b8 <BSP_QSPI_Read+0x88>)
 800168a:	f002 fd09 	bl	80040a0 <HAL_QSPI_Command>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <BSP_QSPI_Read+0x68>
  {
    return QSPI_ERROR;
 8001694:	2301      	movs	r3, #1
 8001696:	e00b      	b.n	80016b0 <BSP_QSPI_Read+0x80>
  }
  
  /* Reception of the data */
  if (HAL_QSPI_Receive(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001698:	f241 3288 	movw	r2, #5000	; 0x1388
 800169c:	68f9      	ldr	r1, [r7, #12]
 800169e:	4806      	ldr	r0, [pc, #24]	; (80016b8 <BSP_QSPI_Read+0x88>)
 80016a0:	f002 fdf3 	bl	800428a <HAL_QSPI_Receive>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e000      	b.n	80016b0 <BSP_QSPI_Read+0x80>
  }

  return QSPI_OK;
 80016ae:	2300      	movs	r3, #0
}
 80016b0:	4618      	mov	r0, r3
 80016b2:	3748      	adds	r7, #72	; 0x48
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	2001647c 	.word	0x2001647c

080016bc <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b096      	sub	sp, #88	; 0x58
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	60f8      	str	r0, [r7, #12]
 80016c4:	60b9      	str	r1, [r7, #8]
 80016c6:	607a      	str	r2, [r7, #4]
  QSPI_CommandTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80016c8:	68bb      	ldr	r3, [r7, #8]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80016d0:	657b      	str	r3, [r7, #84]	; 0x54

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80016d2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d901      	bls.n	80016de <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	657b      	str	r3, [r7, #84]	; 0x54
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	653b      	str	r3, [r7, #80]	; 0x50
  end_addr = WriteAddr + Size;
 80016e2:	68ba      	ldr	r2, [r7, #8]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	4413      	add	r3, r2
 80016e8:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Initialize the program command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80016ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.Instruction       = QUAD_PAGE_PROG_CMD;
 80016f0:	2338      	movs	r3, #56	; 0x38
 80016f2:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode       = QSPI_ADDRESS_4_LINES;
 80016f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80016f8:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80016fa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80016fe:	623b      	str	r3, [r7, #32]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001700:	2300      	movs	r3, #0
 8001702:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode          = QSPI_DATA_4_LINES;
 8001704:	f04f 7340 	mov.w	r3, #50331648	; 0x3000000
 8001708:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DummyCycles       = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800170e:	2300      	movs	r3, #0
 8001710:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001712:	2300      	movs	r3, #0
 8001714:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001716:	2300      	movs	r3, #0
 8001718:	64bb      	str	r3, [r7, #72]	; 0x48
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 800171a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800171c:	61bb      	str	r3, [r7, #24]
    sCommand.NbData  = current_size;
 800171e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001720:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Enable write operations */
    if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001722:	4824      	ldr	r0, [pc, #144]	; (80017b4 <BSP_QSPI_Write+0xf8>)
 8001724:	f000 f910 	bl	8001948 <QSPI_WriteEnable>
 8001728:	4603      	mov	r3, r0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d001      	beq.n	8001732 <BSP_QSPI_Write+0x76>
    {
      return QSPI_ERROR;
 800172e:	2301      	movs	r3, #1
 8001730:	e03b      	b.n	80017aa <BSP_QSPI_Write+0xee>
    }
    
    /* Configure the command */
    if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001732:	f107 0314 	add.w	r3, r7, #20
 8001736:	f241 3288 	movw	r2, #5000	; 0x1388
 800173a:	4619      	mov	r1, r3
 800173c:	481d      	ldr	r0, [pc, #116]	; (80017b4 <BSP_QSPI_Write+0xf8>)
 800173e:	f002 fcaf 	bl	80040a0 <HAL_QSPI_Command>
 8001742:	4603      	mov	r3, r0
 8001744:	2b00      	cmp	r3, #0
 8001746:	d001      	beq.n	800174c <BSP_QSPI_Write+0x90>
    {
      return QSPI_ERROR;
 8001748:	2301      	movs	r3, #1
 800174a:	e02e      	b.n	80017aa <BSP_QSPI_Write+0xee>
    }
    
    /* Transmission of the data */
    if (HAL_QSPI_Transmit(&QSPIHandle, pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800174c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001750:	68f9      	ldr	r1, [r7, #12]
 8001752:	4818      	ldr	r0, [pc, #96]	; (80017b4 <BSP_QSPI_Write+0xf8>)
 8001754:	f002 fd02 	bl	800415c <HAL_QSPI_Transmit>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <BSP_QSPI_Write+0xa6>
    {
      return QSPI_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	e023      	b.n	80017aa <BSP_QSPI_Write+0xee>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001762:	f241 3188 	movw	r1, #5000	; 0x1388
 8001766:	4813      	ldr	r0, [pc, #76]	; (80017b4 <BSP_QSPI_Write+0xf8>)
 8001768:	f000 f93a 	bl	80019e0 <QSPI_AutoPollingMemReady>
 800176c:	4603      	mov	r3, r0
 800176e:	2b00      	cmp	r3, #0
 8001770:	d001      	beq.n	8001776 <BSP_QSPI_Write+0xba>
    {
      return QSPI_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	e019      	b.n	80017aa <BSP_QSPI_Write+0xee>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001776:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800177a:	4413      	add	r3, r2
 800177c:	653b      	str	r3, [r7, #80]	; 0x50
    pData += current_size;
 800177e:	68fa      	ldr	r2, [r7, #12]
 8001780:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001782:	4413      	add	r3, r2
 8001784:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001786:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001788:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800178c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800178e:	429a      	cmp	r2, r3
 8001790:	d203      	bcs.n	800179a <BSP_QSPI_Write+0xde>
 8001792:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	e001      	b.n	800179e <BSP_QSPI_Write+0xe2>
 800179a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800179e:	657b      	str	r3, [r7, #84]	; 0x54
  } while (current_addr < end_addr);
 80017a0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80017a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d3b8      	bcc.n	800171a <BSP_QSPI_Write+0x5e>
  
  return QSPI_OK;
 80017a8:	2300      	movs	r3, #0
}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3758      	adds	r7, #88	; 0x58
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2001647c 	.word	0x2001647c

080017b8 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b090      	sub	sp, #64	; 0x40
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80017c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80017c4:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = BLOCK_ERASE_CMD;
 80017c6:	23d8      	movs	r3, #216	; 0xd8
 80017c8:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 80017ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017ce:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize       = QSPI_ADDRESS_24_BITS;
 80017d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017d4:	617b      	str	r3, [r7, #20]
  sCommand.Address           = BlockAddress;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	60fb      	str	r3, [r7, #12]
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80017da:	2300      	movs	r3, #0
 80017dc:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80017de:	2300      	movs	r3, #0
 80017e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80017e6:	2300      	movs	r3, #0
 80017e8:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80017ea:	2300      	movs	r3, #0
 80017ec:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80017ee:	2300      	movs	r3, #0
 80017f0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 80017f2:	4812      	ldr	r0, [pc, #72]	; (800183c <BSP_QSPI_Erase_Block+0x84>)
 80017f4:	f000 f8a8 	bl	8001948 <QSPI_WriteEnable>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <BSP_QSPI_Erase_Block+0x4a>
  {
    return QSPI_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e017      	b.n	8001832 <BSP_QSPI_Erase_Block+0x7a>
  }

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001802:	f107 0308 	add.w	r3, r7, #8
 8001806:	f241 3288 	movw	r2, #5000	; 0x1388
 800180a:	4619      	mov	r1, r3
 800180c:	480b      	ldr	r0, [pc, #44]	; (800183c <BSP_QSPI_Erase_Block+0x84>)
 800180e:	f002 fc47 	bl	80040a0 <HAL_QSPI_Command>
 8001812:	4603      	mov	r3, r0
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <BSP_QSPI_Erase_Block+0x64>
  {
    return QSPI_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e00a      	b.n	8001832 <BSP_QSPI_Erase_Block+0x7a>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 800181c:	f640 51ac 	movw	r1, #3500	; 0xdac
 8001820:	4806      	ldr	r0, [pc, #24]	; (800183c <BSP_QSPI_Erase_Block+0x84>)
 8001822:	f000 f8dd 	bl	80019e0 <QSPI_AutoPollingMemReady>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d001      	beq.n	8001830 <BSP_QSPI_Erase_Block+0x78>
  {
    return QSPI_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <BSP_QSPI_Erase_Block+0x7a>
  }

  return QSPI_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3740      	adds	r7, #64	; 0x40
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	2001647c 	.word	0x2001647c

08001840 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b088      	sub	sp, #32
 8001844:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_QSPI_CLK_ENABLE();
 8001846:	4b1c      	ldr	r3, [pc, #112]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001848:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800184a:	4a1b      	ldr	r2, [pc, #108]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 800184c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001850:	6513      	str	r3, [r2, #80]	; 0x50
 8001852:	4b19      	ldr	r3, [pc, #100]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185a:	60bb      	str	r3, [r7, #8]
 800185c:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_QSPI_FORCE_RESET();
 800185e:	4b16      	ldr	r3, [pc, #88]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001862:	4a15      	ldr	r2, [pc, #84]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001868:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_QSPI_RELEASE_RESET();
 800186a:	4b13      	ldr	r3, [pc, #76]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 800186c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800186e:	4a12      	ldr	r2, [pc, #72]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001874:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001876:	4b10      	ldr	r3, [pc, #64]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187a:	4a0f      	ldr	r2, [pc, #60]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 800187c:	f043 0310 	orr.w	r3, r3, #16
 8001880:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001882:	4b0d      	ldr	r3, [pc, #52]	; (80018b8 <BSP_QSPI_MspInit+0x78>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	f003 0310 	and.w	r3, r3, #16
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 800188e:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001892:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001894:	2302      	movs	r3, #2
 8001896:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001898:	2300      	movs	r3, #0
 800189a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 800189c:	2303      	movs	r3, #3
 800189e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 80018a0:	230a      	movs	r3, #10
 80018a2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4619      	mov	r1, r3
 80018aa:	4804      	ldr	r0, [pc, #16]	; (80018bc <BSP_QSPI_MspInit+0x7c>)
 80018ac:	f001 fefc 	bl	80036a8 <HAL_GPIO_Init>
}
 80018b0:	bf00      	nop
 80018b2:	3720      	adds	r7, #32
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40021000 	.word	0x40021000
 80018bc:	48001000 	.word	0x48001000

080018c0 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b090      	sub	sp, #64	; 0x40
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80018c8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018cc:	623b      	str	r3, [r7, #32]
  sCommand.Instruction       = RESET_ENABLE_CMD;
 80018ce:	2366      	movs	r3, #102	; 0x66
 80018d0:	60bb      	str	r3, [r7, #8]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode          = QSPI_DATA_NONE;
 80018da:	2300      	movs	r3, #0
 80018dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.DummyCycles       = 0;
 80018de:	2300      	movs	r3, #0
 80018e0:	61fb      	str	r3, [r7, #28]
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80018e2:	2300      	movs	r3, #0
 80018e4:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80018e6:	2300      	movs	r3, #0
 80018e8:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80018ea:	2300      	movs	r3, #0
 80018ec:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Send the command */
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80018ee:	f107 0308 	add.w	r3, r7, #8
 80018f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f6:	4619      	mov	r1, r3
 80018f8:	4812      	ldr	r0, [pc, #72]	; (8001944 <QSPI_ResetMemory+0x84>)
 80018fa:	f002 fbd1 	bl	80040a0 <HAL_QSPI_Command>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e019      	b.n	800193c <QSPI_ResetMemory+0x7c>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001908:	2399      	movs	r3, #153	; 0x99
 800190a:	60bb      	str	r3, [r7, #8]
  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800190c:	f107 0308 	add.w	r3, r7, #8
 8001910:	f241 3288 	movw	r2, #5000	; 0x1388
 8001914:	4619      	mov	r1, r3
 8001916:	480b      	ldr	r0, [pc, #44]	; (8001944 <QSPI_ResetMemory+0x84>)
 8001918:	f002 fbc2 	bl	80040a0 <HAL_QSPI_Command>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e00a      	b.n	800193c <QSPI_ResetMemory+0x7c>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001926:	f241 3188 	movw	r1, #5000	; 0x1388
 800192a:	4806      	ldr	r0, [pc, #24]	; (8001944 <QSPI_ResetMemory+0x84>)
 800192c:	f000 f858 	bl	80019e0 <QSPI_AutoPollingMemReady>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <QSPI_ResetMemory+0x7a>
  {
    return QSPI_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e000      	b.n	800193c <QSPI_ResetMemory+0x7c>
  }

  return QSPI_OK;
 800193a:	2300      	movs	r3, #0
}
 800193c:	4618      	mov	r0, r3
 800193e:	3740      	adds	r7, #64	; 0x40
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}
 8001944:	2001647c 	.word	0x2001647c

08001948 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b096      	sub	sp, #88	; 0x58
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001950:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001954:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = WRITE_ENABLE_CMD;
 8001956:	2306      	movs	r3, #6
 8001958:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800195a:	2300      	movs	r3, #0
 800195c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800195e:	2300      	movs	r3, #0
 8001960:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_NONE;
 8001962:	2300      	movs	r3, #0
 8001964:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001966:	2300      	movs	r3, #0
 8001968:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800196e:	2300      	movs	r3, #0
 8001970:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001972:	2300      	movs	r3, #0
 8001974:	657b      	str	r3, [r7, #84]	; 0x54

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001976:	f107 0320 	add.w	r3, r7, #32
 800197a:	f241 3288 	movw	r2, #5000	; 0x1388
 800197e:	4619      	mov	r1, r3
 8001980:	4816      	ldr	r0, [pc, #88]	; (80019dc <QSPI_WriteEnable+0x94>)
 8001982:	f002 fb8d 	bl	80040a0 <HAL_QSPI_Command>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d001      	beq.n	8001990 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 800198c:	2301      	movs	r3, #1
 800198e:	e020      	b.n	80019d2 <QSPI_WriteEnable+0x8a>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match           = MX25R6435F_SR_WEL;
 8001990:	2302      	movs	r3, #2
 8001992:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WEL;
 8001994:	2302      	movs	r3, #2
 8001996:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 800199c:	2301      	movs	r3, #1
 800199e:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 80019a0:	2310      	movs	r3, #16
 80019a2:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80019a4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80019a8:	61fb      	str	r3, [r7, #28]

  sCommand.Instruction    = READ_STATUS_REG_CMD;
 80019aa:	2305      	movs	r3, #5
 80019ac:	623b      	str	r3, [r7, #32]
  sCommand.DataMode       = QSPI_DATA_1_LINE;
 80019ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80019b2:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80019b4:	f107 0208 	add.w	r2, r7, #8
 80019b8:	f107 0120 	add.w	r1, r7, #32
 80019bc:	f241 3388 	movw	r3, #5000	; 0x1388
 80019c0:	4806      	ldr	r0, [pc, #24]	; (80019dc <QSPI_WriteEnable+0x94>)
 80019c2:	f002 fd04 	bl	80043ce <HAL_QSPI_AutoPolling>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d001      	beq.n	80019d0 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e000      	b.n	80019d2 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 80019d0:	2300      	movs	r3, #0
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	3758      	adds	r7, #88	; 0x58
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	2001647c 	.word	0x2001647c

080019e0 <QSPI_AutoPollingMemReady>:
  * @param  hqspi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b096      	sub	sp, #88	; 0x58
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     sCommand;
  QSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80019ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80019ee:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 80019f0:	2305      	movs	r3, #5
 80019f2:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 80019fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a00:	647b      	str	r3, [r7, #68]	; 0x44
  sCommand.DummyCycles       = 0;
 8001a02:	2300      	movs	r3, #0
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a06:	2300      	movs	r3, #0
 8001a08:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	657b      	str	r3, [r7, #84]	; 0x54

  sConfig.Match           = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	60bb      	str	r3, [r7, #8]
  sConfig.Mask            = MX25R6435F_SR_WIP;
 8001a16:	2301      	movs	r3, #1
 8001a18:	60fb      	str	r3, [r7, #12]
  sConfig.MatchMode       = QSPI_MATCH_MODE_AND;
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	61bb      	str	r3, [r7, #24]
  sConfig.StatusBytesSize = 1;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	617b      	str	r3, [r7, #20]
  sConfig.Interval        = 0x10;
 8001a22:	2310      	movs	r3, #16
 8001a24:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001a26:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a2a:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(&QSPIHandle, &sCommand, &sConfig, Timeout) != HAL_OK)
 8001a2c:	f107 0208 	add.w	r2, r7, #8
 8001a30:	f107 0120 	add.w	r1, r7, #32
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	4806      	ldr	r0, [pc, #24]	; (8001a50 <QSPI_AutoPollingMemReady+0x70>)
 8001a38:	f002 fcc9 	bl	80043ce <HAL_QSPI_AutoPolling>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e000      	b.n	8001a48 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3758      	adds	r7, #88	; 0x58
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	2001647c 	.word	0x2001647c

08001a54 <QSPI_QuadMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b092      	sub	sp, #72	; 0x48
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001a60:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a64:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001a66:	2305      	movs	r3, #5
 8001a68:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001a72:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a76:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001a7c:	2301      	movs	r3, #1
 8001a7e:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001a84:	2300      	movs	r3, #0
 8001a86:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a8c:	f107 0310 	add.w	r3, r7, #16
 8001a90:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a94:	4619      	mov	r1, r3
 8001a96:	4842      	ldr	r0, [pc, #264]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001a98:	f002 fb02 	bl	80040a0 <HAL_QSPI_Command>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d001      	beq.n	8001aa6 <QSPI_QuadMode+0x52>
  {
    return QSPI_ERROR;
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	e077      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001aa6:	f107 030f 	add.w	r3, r7, #15
 8001aaa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aae:	4619      	mov	r1, r3
 8001ab0:	483b      	ldr	r0, [pc, #236]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001ab2:	f002 fbea 	bl	800428a <HAL_QSPI_Receive>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <QSPI_QuadMode+0x6c>
  {
    return QSPI_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e06a      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001ac0:	4837      	ldr	r0, [pc, #220]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001ac2:	f7ff ff41 	bl	8001948 <QSPI_WriteEnable>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <QSPI_QuadMode+0x7c>
  {
    return QSPI_ERROR;
 8001acc:	2301      	movs	r3, #1
 8001ace:	e062      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001ad0:	78fb      	ldrb	r3, [r7, #3]
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d105      	bne.n	8001ae2 <QSPI_QuadMode+0x8e>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001ad6:	7bfb      	ldrb	r3, [r7, #15]
 8001ad8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	73fb      	strb	r3, [r7, #15]
 8001ae0:	e004      	b.n	8001aec <QSPI_QuadMode+0x98>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001ae2:	7bfb      	ldrb	r3, [r7, #15]
 8001ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001aec:	2301      	movs	r3, #1
 8001aee:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001af0:	f107 0310 	add.w	r3, r7, #16
 8001af4:	f241 3288 	movw	r2, #5000	; 0x1388
 8001af8:	4619      	mov	r1, r3
 8001afa:	4829      	ldr	r0, [pc, #164]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001afc:	f002 fad0 	bl	80040a0 <HAL_QSPI_Command>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <QSPI_QuadMode+0xb6>
  {
    return QSPI_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e045      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b0a:	f107 030f 	add.w	r3, r7, #15
 8001b0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b12:	4619      	mov	r1, r3
 8001b14:	4822      	ldr	r0, [pc, #136]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001b16:	f002 fb21 	bl	800415c <HAL_QSPI_Transmit>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <QSPI_QuadMode+0xd0>
  {
    return QSPI_ERROR;
 8001b20:	2301      	movs	r3, #1
 8001b22:	e038      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001b24:	f241 3188 	movw	r1, #5000	; 0x1388
 8001b28:	481d      	ldr	r0, [pc, #116]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001b2a:	f7ff ff59 	bl	80019e0 <QSPI_AutoPollingMemReady>
 8001b2e:	4603      	mov	r3, r0
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <QSPI_QuadMode+0xe4>
  {
    return QSPI_ERROR;
 8001b34:	2301      	movs	r3, #1
 8001b36:	e02e      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001b38:	2305      	movs	r3, #5
 8001b3a:	613b      	str	r3, [r7, #16]

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b3c:	f107 0310 	add.w	r3, r7, #16
 8001b40:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b44:	4619      	mov	r1, r3
 8001b46:	4816      	ldr	r0, [pc, #88]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001b48:	f002 faaa 	bl	80040a0 <HAL_QSPI_Command>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <QSPI_QuadMode+0x102>
  {
    return QSPI_ERROR;
 8001b52:	2301      	movs	r3, #1
 8001b54:	e01f      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b56:	f107 030f 	add.w	r3, r7, #15
 8001b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b5e:	4619      	mov	r1, r3
 8001b60:	480f      	ldr	r0, [pc, #60]	; (8001ba0 <QSPI_QuadMode+0x14c>)
 8001b62:	f002 fb92 	bl	800428a <HAL_QSPI_Receive>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <QSPI_QuadMode+0x11c>
  {
    return QSPI_ERROR;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	e012      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001b70:	7bfb      	ldrb	r3, [r7, #15]
 8001b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <QSPI_QuadMode+0x12c>
 8001b7a:	78fb      	ldrb	r3, [r7, #3]
 8001b7c:	2b01      	cmp	r3, #1
 8001b7e:	d007      	beq.n	8001b90 <QSPI_QuadMode+0x13c>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
 8001b82:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d004      	beq.n	8001b94 <QSPI_QuadMode+0x140>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001b8a:	78fb      	ldrb	r3, [r7, #3]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d101      	bne.n	8001b94 <QSPI_QuadMode+0x140>
  {
    return QSPI_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	e000      	b.n	8001b96 <QSPI_QuadMode+0x142>
  }

  return QSPI_OK;
 8001b94:	2300      	movs	r3, #0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3748      	adds	r7, #72	; 0x48
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	2001647c 	.word	0x2001647c

08001ba4 <QSPI_HighPerfMode>:
  * @param  hqspi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(QSPI_HandleTypeDef *hqspi, uint8_t Operation)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b092      	sub	sp, #72	; 0x48
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
 8001bac:	460b      	mov	r3, r1
 8001bae:	70fb      	strb	r3, [r7, #3]
  QSPI_CommandTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001bb0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001bb4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.Instruction       = READ_STATUS_REG_CMD;
 8001bb6:	2305      	movs	r3, #5
 8001bb8:	613b      	str	r3, [r7, #16]
  sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.DataMode          = QSPI_DATA_1_LINE;
 8001bc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001bc6:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DummyCycles       = 0;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.NbData            = 1;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	63bb      	str	r3, [r7, #56]	; 0x38
  sCommand.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	647b      	str	r3, [r7, #68]	; 0x44

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bdc:	f107 0310 	add.w	r3, r7, #16
 8001be0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001be4:	4619      	mov	r1, r3
 8001be6:	4853      	ldr	r0, [pc, #332]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001be8:	f002 fa5a 	bl	80040a0 <HAL_QSPI_Command>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <QSPI_HighPerfMode+0x52>
  {
    return QSPI_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e09a      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bf6:	f107 030c 	add.w	r3, r7, #12
 8001bfa:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bfe:	4619      	mov	r1, r3
 8001c00:	484c      	ldr	r0, [pc, #304]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001c02:	f002 fb42 	bl	800428a <HAL_QSPI_Receive>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <QSPI_HighPerfMode+0x6c>
  {
    return QSPI_ERROR;
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	e08d      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001c10:	2315      	movs	r3, #21
 8001c12:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8001c14:	2302      	movs	r3, #2
 8001c16:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c18:	f107 0310 	add.w	r3, r7, #16
 8001c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c20:	4619      	mov	r1, r3
 8001c22:	4844      	ldr	r0, [pc, #272]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001c24:	f002 fa3c 	bl	80040a0 <HAL_QSPI_Command>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d001      	beq.n	8001c32 <QSPI_HighPerfMode+0x8e>
  {
    return QSPI_ERROR;
 8001c2e:	2301      	movs	r3, #1
 8001c30:	e07c      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c32:	f107 030c 	add.w	r3, r7, #12
 8001c36:	3301      	adds	r3, #1
 8001c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	483d      	ldr	r0, [pc, #244]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001c40:	f002 fb23 	bl	800428a <HAL_QSPI_Receive>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <QSPI_HighPerfMode+0xaa>
  {
    return QSPI_ERROR;
 8001c4a:	2301      	movs	r3, #1
 8001c4c:	e06e      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(&QSPIHandle) != QSPI_OK)
 8001c4e:	4839      	ldr	r0, [pc, #228]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001c50:	f7ff fe7a 	bl	8001948 <QSPI_WriteEnable>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <QSPI_HighPerfMode+0xba>
  {
    return QSPI_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e066      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001c5e:	78fb      	ldrb	r3, [r7, #3]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d105      	bne.n	8001c70 <QSPI_HighPerfMode+0xcc>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001c64:	7bbb      	ldrb	r3, [r7, #14]
 8001c66:	f043 0302 	orr.w	r3, r3, #2
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	73bb      	strb	r3, [r7, #14]
 8001c6e:	e004      	b.n	8001c7a <QSPI_HighPerfMode+0xd6>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 8001c70:	7bbb      	ldrb	r3, [r7, #14]
 8001c72:	f023 0302 	bic.w	r3, r3, #2
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 3;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c82:	f107 0310 	add.w	r3, r7, #16
 8001c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4829      	ldr	r0, [pc, #164]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001c8e:	f002 fa07 	bl	80040a0 <HAL_QSPI_Command>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <QSPI_HighPerfMode+0xf8>
  {
    return QSPI_ERROR;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	e047      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Transmit(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001c9c:	f107 030c 	add.w	r3, r7, #12
 8001ca0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	4823      	ldr	r0, [pc, #140]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001ca8:	f002 fa58 	bl	800415c <HAL_QSPI_Transmit>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <QSPI_HighPerfMode+0x112>
  {
    return QSPI_ERROR;
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	e03a      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(&QSPIHandle, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001cb6:	f241 3188 	movw	r1, #5000	; 0x1388
 8001cba:	481e      	ldr	r0, [pc, #120]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001cbc:	f7ff fe90 	bl	80019e0 <QSPI_AutoPollingMemReady>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <QSPI_HighPerfMode+0x126>
  {
    return QSPI_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	e030      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001cca:	2315      	movs	r3, #21
 8001ccc:	613b      	str	r3, [r7, #16]
  sCommand.NbData      = 2;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	63bb      	str	r3, [r7, #56]	; 0x38

  if (HAL_QSPI_Command(&QSPIHandle, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cd2:	f107 0310 	add.w	r3, r7, #16
 8001cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4815      	ldr	r0, [pc, #84]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001cde:	f002 f9df 	bl	80040a0 <HAL_QSPI_Command>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <QSPI_HighPerfMode+0x148>
  {
    return QSPI_ERROR;
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e01f      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  if (HAL_QSPI_Receive(&QSPIHandle, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cec:	f107 030c 	add.w	r3, r7, #12
 8001cf0:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cf4:	4619      	mov	r1, r3
 8001cf6:	480f      	ldr	r0, [pc, #60]	; (8001d34 <QSPI_HighPerfMode+0x190>)
 8001cf8:	f002 fac7 	bl	800428a <HAL_QSPI_Receive>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d001      	beq.n	8001d06 <QSPI_HighPerfMode+0x162>
  {
    return QSPI_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e012      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001d06:	7b7b      	ldrb	r3, [r7, #13]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d102      	bne.n	8001d16 <QSPI_HighPerfMode+0x172>
 8001d10:	78fb      	ldrb	r3, [r7, #3]
 8001d12:	2b01      	cmp	r3, #1
 8001d14:	d007      	beq.n	8001d26 <QSPI_HighPerfMode+0x182>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001d16:	7b7b      	ldrb	r3, [r7, #13]
 8001d18:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d004      	beq.n	8001d2a <QSPI_HighPerfMode+0x186>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001d20:	78fb      	ldrb	r3, [r7, #3]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d101      	bne.n	8001d2a <QSPI_HighPerfMode+0x186>
  {
    return QSPI_ERROR;
 8001d26:	2301      	movs	r3, #1
 8001d28:	e000      	b.n	8001d2c <QSPI_HighPerfMode+0x188>
  }

  return QSPI_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3748      	adds	r7, #72	; 0x48
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	2001647c 	.word	0x2001647c

08001d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d3e:	4b0f      	ldr	r3, [pc, #60]	; (8001d7c <HAL_MspInit+0x44>)
 8001d40:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d42:	4a0e      	ldr	r2, [pc, #56]	; (8001d7c <HAL_MspInit+0x44>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6613      	str	r3, [r2, #96]	; 0x60
 8001d4a:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <HAL_MspInit+0x44>)
 8001d4c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d56:	4b09      	ldr	r3, [pc, #36]	; (8001d7c <HAL_MspInit+0x44>)
 8001d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d5a:	4a08      	ldr	r2, [pc, #32]	; (8001d7c <HAL_MspInit+0x44>)
 8001d5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d60:	6593      	str	r3, [r2, #88]	; 0x58
 8001d62:	4b06      	ldr	r3, [pc, #24]	; (8001d7c <HAL_MspInit+0x44>)
 8001d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d6a:	603b      	str	r3, [r7, #0]
 8001d6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d6e:	bf00      	nop
 8001d70:	370c      	adds	r7, #12
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
 8001d7a:	bf00      	nop
 8001d7c:	40021000 	.word	0x40021000

08001d80 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a2e      	ldr	r2, [pc, #184]	; (8001e58 <HAL_DAC_MspInit+0xd8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d156      	bne.n	8001e50 <HAL_DAC_MspInit+0xd0>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001da2:	4b2e      	ldr	r3, [pc, #184]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001da4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001da6:	4a2d      	ldr	r2, [pc, #180]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001da8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001dac:	6593      	str	r3, [r2, #88]	; 0x58
 8001dae:	4b2b      	ldr	r3, [pc, #172]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001db6:	613b      	str	r3, [r7, #16]
 8001db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	4b28      	ldr	r3, [pc, #160]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dbe:	4a27      	ldr	r2, [pc, #156]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001dc6:	4b25      	ldr	r3, [pc, #148]	; (8001e5c <HAL_DAC_MspInit+0xdc>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001dd2:	2310      	movs	r3, #16
 8001dd4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd6:	2303      	movs	r3, #3
 8001dd8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dde:	f107 0314 	add.w	r3, r7, #20
 8001de2:	4619      	mov	r1, r3
 8001de4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de8:	f001 fc5e 	bl	80036a8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8001dec:	4b1c      	ldr	r3, [pc, #112]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001dee:	4a1d      	ldr	r2, [pc, #116]	; (8001e64 <HAL_DAC_MspInit+0xe4>)
 8001df0:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
 8001df2:	4b1b      	ldr	r3, [pc, #108]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001df4:	2206      	movs	r2, #6
 8001df6:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001df8:	4b19      	ldr	r3, [pc, #100]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001dfa:	2210      	movs	r2, #16
 8001dfc:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001dfe:	4b18      	ldr	r3, [pc, #96]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001e04:	4b16      	ldr	r3, [pc, #88]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e06:	2280      	movs	r2, #128	; 0x80
 8001e08:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001e0a:	4b15      	ldr	r3, [pc, #84]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e10:	4b13      	ldr	r3, [pc, #76]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e12:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e16:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Mode = DMA_NORMAL;
 8001e18:	4b11      	ldr	r3, [pc, #68]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	61da      	str	r2, [r3, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001e1e:	4b10      	ldr	r3, [pc, #64]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8001e24:	480e      	ldr	r0, [pc, #56]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e26:	f001 fa09 	bl	800323c <HAL_DMA_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <HAL_DAC_MspInit+0xb4>
    {
      Error_Handler();
 8001e30:	f7ff fb8a 	bl	8001548 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e38:	609a      	str	r2, [r3, #8]
 8001e3a:	4a09      	ldr	r2, [pc, #36]	; (8001e60 <HAL_DAC_MspInit+0xe0>)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6293      	str	r3, [r2, #40]	; 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001e40:	2200      	movs	r2, #0
 8001e42:	2100      	movs	r1, #0
 8001e44:	2036      	movs	r0, #54	; 0x36
 8001e46:	f000 fc57 	bl	80026f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e4a:	2036      	movs	r0, #54	; 0x36
 8001e4c:	f000 fc70 	bl	8002730 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8001e50:	bf00      	nop
 8001e52:	3728      	adds	r7, #40	; 0x28
 8001e54:	46bd      	mov	sp, r7
 8001e56:	bd80      	pop	{r7, pc}
 8001e58:	40007400 	.word	0x40007400
 8001e5c:	40021000 	.word	0x40021000
 8001e60:	20016114 	.word	0x20016114
 8001e64:	40020030 	.word	0x40020030

08001e68 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b08a      	sub	sp, #40	; 0x28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e70:	f107 0314 	add.w	r3, r7, #20
 8001e74:	2200      	movs	r2, #0
 8001e76:	601a      	str	r2, [r3, #0]
 8001e78:	605a      	str	r2, [r3, #4]
 8001e7a:	609a      	str	r2, [r3, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
 8001e7e:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001e80:	4b37      	ldr	r3, [pc, #220]	; (8001f60 <HAL_DFSDM_FilterMspInit+0xf8>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d131      	bne.n	8001eec <HAL_DFSDM_FilterMspInit+0x84>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001e88:	4b36      	ldr	r3, [pc, #216]	; (8001f64 <HAL_DFSDM_FilterMspInit+0xfc>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	4a35      	ldr	r2, [pc, #212]	; (8001f64 <HAL_DFSDM_FilterMspInit+0xfc>)
 8001e90:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001e92:	4b34      	ldr	r3, [pc, #208]	; (8001f64 <HAL_DFSDM_FilterMspInit+0xfc>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d10b      	bne.n	8001eb2 <HAL_DFSDM_FilterMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001e9a:	4b33      	ldr	r3, [pc, #204]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e9e:	4a32      	ldr	r2, [pc, #200]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001ea0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ea4:	6613      	str	r3, [r2, #96]	; 0x60
 8001ea6:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001ea8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001eaa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001eb2:	4b2d      	ldr	r3, [pc, #180]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001eb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb6:	4a2c      	ldr	r2, [pc, #176]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001eb8:	f043 0310 	orr.w	r3, r3, #16
 8001ebc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ebe:	4b2a      	ldr	r3, [pc, #168]	; (8001f68 <HAL_DFSDM_FilterMspInit+0x100>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	f003 0310 	and.w	r3, r3, #16
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001eca:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed0:	2302      	movs	r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001edc:	2306      	movs	r3, #6
 8001ede:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ee0:	f107 0314 	add.w	r3, r7, #20
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4821      	ldr	r0, [pc, #132]	; (8001f6c <HAL_DFSDM_FilterMspInit+0x104>)
 8001ee8:	f001 fbde 	bl	80036a8 <HAL_GPIO_Init>
  /* USER CODE END DFSDM1_MspInit 1 */
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a1f      	ldr	r2, [pc, #124]	; (8001f70 <HAL_DFSDM_FilterMspInit+0x108>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d130      	bne.n	8001f58 <HAL_DFSDM_FilterMspInit+0xf0>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8001ef6:	4b1f      	ldr	r3, [pc, #124]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	; (8001f78 <HAL_DFSDM_FilterMspInit+0x110>)
 8001efa:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8001efc:	4b1d      	ldr	r3, [pc, #116]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001f02:	4b1c      	ldr	r3, [pc, #112]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f08:	4b1a      	ldr	r3, [pc, #104]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8001f0e:	4b19      	ldr	r3, [pc, #100]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f10:	2280      	movs	r2, #128	; 0x80
 8001f12:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001f14:	4b17      	ldr	r3, [pc, #92]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f1a:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001f1c:	4b15      	ldr	r3, [pc, #84]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001f22:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_NORMAL;
 8001f24:	4b13      	ldr	r3, [pc, #76]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8001f2a:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8001f30:	4810      	ldr	r0, [pc, #64]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f32:	f001 f983 	bl	800323c <HAL_DMA_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <HAL_DFSDM_FilterMspInit+0xd8>
    {
      Error_Handler();
 8001f3c:	f7ff fb04 	bl	8001548 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a0c      	ldr	r2, [pc, #48]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f44:	62da      	str	r2, [r3, #44]	; 0x2c
 8001f46:	4a0b      	ldr	r2, [pc, #44]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a09      	ldr	r2, [pc, #36]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f50:	629a      	str	r2, [r3, #40]	; 0x28
 8001f52:	4a08      	ldr	r2, [pc, #32]	; (8001f74 <HAL_DFSDM_FilterMspInit+0x10c>)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8001f58:	bf00      	nop
 8001f5a:	3728      	adds	r7, #40	; 0x28
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	bd80      	pop	{r7, pc}
 8001f60:	2000009c 	.word	0x2000009c
 8001f64:	20000098 	.word	0x20000098
 8001f68:	40021000 	.word	0x40021000
 8001f6c:	48001000 	.word	0x48001000
 8001f70:	40016100 	.word	0x40016100
 8001f74:	200161dc 	.word	0x200161dc
 8001f78:	40020044 	.word	0x40020044

08001f7c <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b08a      	sub	sp, #40	; 0x28
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f84:	f107 0314 	add.w	r3, r7, #20
 8001f88:	2200      	movs	r2, #0
 8001f8a:	601a      	str	r2, [r3, #0]
 8001f8c:	605a      	str	r2, [r3, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
 8001f90:	60da      	str	r2, [r3, #12]
 8001f92:	611a      	str	r2, [r3, #16]
  if(DFSDM1_Init == 0)
 8001f94:	4b1c      	ldr	r3, [pc, #112]	; (8002008 <HAL_DFSDM_ChannelMspInit+0x8c>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d131      	bne.n	8002000 <HAL_DFSDM_ChannelMspInit+0x84>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	; (800200c <HAL_DFSDM_ChannelMspInit+0x90>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	3301      	adds	r3, #1
 8001fa2:	4a1a      	ldr	r2, [pc, #104]	; (800200c <HAL_DFSDM_ChannelMspInit+0x90>)
 8001fa4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001fa6:	4b19      	ldr	r3, [pc, #100]	; (800200c <HAL_DFSDM_ChannelMspInit+0x90>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d10b      	bne.n	8001fc6 <HAL_DFSDM_ChannelMspInit+0x4a>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001fae:	4b18      	ldr	r3, [pc, #96]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fb2:	4a17      	ldr	r2, [pc, #92]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fb4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fb8:	6613      	str	r3, [r2, #96]	; 0x60
 8001fba:	4b15      	ldr	r3, [pc, #84]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fbe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fc2:	613b      	str	r3, [r7, #16]
 8001fc4:	693b      	ldr	r3, [r7, #16]
    }

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001fc6:	4b12      	ldr	r3, [pc, #72]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fca:	4a11      	ldr	r2, [pc, #68]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fcc:	f043 0310 	orr.w	r3, r3, #16
 8001fd0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fd2:	4b0f      	ldr	r3, [pc, #60]	; (8002010 <HAL_DFSDM_ChannelMspInit+0x94>)
 8001fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd6:	f003 0310 	and.w	r3, r3, #16
 8001fda:	60fb      	str	r3, [r7, #12]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
    /**DFSDM1 GPIO Configuration
    PE7     ------> DFSDM1_DATIN2
    PE9     ------> DFSDM1_CKOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9;
 8001fde:	f44f 7320 	mov.w	r3, #640	; 0x280
 8001fe2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fe4:	2302      	movs	r3, #2
 8001fe6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001ff0:	2306      	movs	r3, #6
 8001ff2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ff4:	f107 0314 	add.w	r3, r7, #20
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4806      	ldr	r0, [pc, #24]	; (8002014 <HAL_DFSDM_ChannelMspInit+0x98>)
 8001ffc:	f001 fb54 	bl	80036a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8002000:	bf00      	nop
 8002002:	3728      	adds	r7, #40	; 0x28
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	2000009c 	.word	0x2000009c
 800200c:	20000098 	.word	0x20000098
 8002010:	40021000 	.word	0x40021000
 8002014:	48001000 	.word	0x48001000

08002018 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b08a      	sub	sp, #40	; 0x28
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002020:	f107 0314 	add.w	r3, r7, #20
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a17      	ldr	r2, [pc, #92]	; (8002094 <HAL_I2C_MspInit+0x7c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d128      	bne.n	800208c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800203a:	4b17      	ldr	r3, [pc, #92]	; (8002098 <HAL_I2C_MspInit+0x80>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4a16      	ldr	r2, [pc, #88]	; (8002098 <HAL_I2C_MspInit+0x80>)
 8002040:	f043 0302 	orr.w	r3, r3, #2
 8002044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002046:	4b14      	ldr	r3, [pc, #80]	; (8002098 <HAL_I2C_MspInit+0x80>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002052:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002056:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002058:	2312      	movs	r3, #18
 800205a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800205c:	2301      	movs	r3, #1
 800205e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002060:	2303      	movs	r3, #3
 8002062:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002064:	2304      	movs	r3, #4
 8002066:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002068:	f107 0314 	add.w	r3, r7, #20
 800206c:	4619      	mov	r1, r3
 800206e:	480b      	ldr	r0, [pc, #44]	; (800209c <HAL_I2C_MspInit+0x84>)
 8002070:	f001 fb1a 	bl	80036a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002074:	4b08      	ldr	r3, [pc, #32]	; (8002098 <HAL_I2C_MspInit+0x80>)
 8002076:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002078:	4a07      	ldr	r2, [pc, #28]	; (8002098 <HAL_I2C_MspInit+0x80>)
 800207a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800207e:	6593      	str	r3, [r2, #88]	; 0x58
 8002080:	4b05      	ldr	r3, [pc, #20]	; (8002098 <HAL_I2C_MspInit+0x80>)
 8002082:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002084:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002088:	60fb      	str	r3, [r7, #12]
 800208a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800208c:	bf00      	nop
 800208e:	3728      	adds	r7, #40	; 0x28
 8002090:	46bd      	mov	sp, r7
 8002092:	bd80      	pop	{r7, pc}
 8002094:	40005800 	.word	0x40005800
 8002098:	40021000 	.word	0x40021000
 800209c:	48000400 	.word	0x48000400

080020a0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b08a      	sub	sp, #40	; 0x28
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a8:	f107 0314 	add.w	r3, r7, #20
 80020ac:	2200      	movs	r2, #0
 80020ae:	601a      	str	r2, [r3, #0]
 80020b0:	605a      	str	r2, [r3, #4]
 80020b2:	609a      	str	r2, [r3, #8]
 80020b4:	60da      	str	r2, [r3, #12]
 80020b6:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a17      	ldr	r2, [pc, #92]	; (800211c <HAL_QSPI_MspInit+0x7c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d128      	bne.n	8002114 <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020c6:	4a16      	ldr	r2, [pc, #88]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020cc:	6513      	str	r3, [r2, #80]	; 0x50
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020da:	4b11      	ldr	r3, [pc, #68]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020de:	4a10      	ldr	r2, [pc, #64]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020e0:	f043 0310 	orr.w	r3, r3, #16
 80020e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80020e6:	4b0e      	ldr	r3, [pc, #56]	; (8002120 <HAL_QSPI_MspInit+0x80>)
 80020e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020ea:	f003 0310 	and.w	r3, r3, #16
 80020ee:	60fb      	str	r3, [r7, #12]
 80020f0:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80020f2:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 80020f6:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f8:	2302      	movs	r3, #2
 80020fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fc:	2300      	movs	r3, #0
 80020fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002100:	2303      	movs	r3, #3
 8002102:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002104:	230a      	movs	r3, #10
 8002106:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002108:	f107 0314 	add.w	r3, r7, #20
 800210c:	4619      	mov	r1, r3
 800210e:	4805      	ldr	r0, [pc, #20]	; (8002124 <HAL_QSPI_MspInit+0x84>)
 8002110:	f001 faca 	bl	80036a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8002114:	bf00      	nop
 8002116:	3728      	adds	r7, #40	; 0x28
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	a0001000 	.word	0xa0001000
 8002120:	40021000 	.word	0x40021000
 8002124:	48001000 	.word	0x48001000

08002128 <HAL_QSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef* hqspi)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b082      	sub	sp, #8
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  if(hqspi->Instance==QUADSPI)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a08      	ldr	r2, [pc, #32]	; (8002158 <HAL_QSPI_MspDeInit+0x30>)
 8002136:	4293      	cmp	r3, r2
 8002138:	d10a      	bne.n	8002150 <HAL_QSPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN QUADSPI_MspDeInit 0 */

  /* USER CODE END QUADSPI_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_QSPI_CLK_DISABLE();
 800213a:	4b08      	ldr	r3, [pc, #32]	; (800215c <HAL_QSPI_MspDeInit+0x34>)
 800213c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800213e:	4a07      	ldr	r2, [pc, #28]	; (800215c <HAL_QSPI_MspDeInit+0x34>)
 8002140:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002144:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8002146:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 800214a:	4805      	ldr	r0, [pc, #20]	; (8002160 <HAL_QSPI_MspDeInit+0x38>)
 800214c:	f001 fc54 	bl	80039f8 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN QUADSPI_MspDeInit 1 */

  /* USER CODE END QUADSPI_MspDeInit 1 */
  }

}
 8002150:	bf00      	nop
 8002152:	3708      	adds	r7, #8
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	a0001000 	.word	0xa0001000
 800215c:	40021000 	.word	0x40021000
 8002160:	48001000 	.word	0x48001000

08002164 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002174:	d113      	bne.n	800219e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002176:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <HAL_TIM_Base_MspInit+0x44>)
 8002178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217a:	4a0b      	ldr	r2, [pc, #44]	; (80021a8 <HAL_TIM_Base_MspInit+0x44>)
 800217c:	f043 0301 	orr.w	r3, r3, #1
 8002180:	6593      	str	r3, [r2, #88]	; 0x58
 8002182:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <HAL_TIM_Base_MspInit+0x44>)
 8002184:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002186:	f003 0301 	and.w	r3, r3, #1
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800218e:	2200      	movs	r2, #0
 8002190:	2100      	movs	r1, #0
 8002192:	201c      	movs	r0, #28
 8002194:	f000 fab0 	bl	80026f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002198:	201c      	movs	r0, #28
 800219a:	f000 fac9 	bl	8002730 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800219e:	bf00      	nop
 80021a0:	3710      	adds	r7, #16
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40021000 	.word	0x40021000

080021ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b08a      	sub	sp, #40	; 0x28
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b4:	f107 0314 	add.w	r3, r7, #20
 80021b8:	2200      	movs	r2, #0
 80021ba:	601a      	str	r2, [r3, #0]
 80021bc:	605a      	str	r2, [r3, #4]
 80021be:	609a      	str	r2, [r3, #8]
 80021c0:	60da      	str	r2, [r3, #12]
 80021c2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a17      	ldr	r2, [pc, #92]	; (8002228 <HAL_UART_MspInit+0x7c>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d127      	bne.n	800221e <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80021ce:	4b17      	ldr	r3, [pc, #92]	; (800222c <HAL_UART_MspInit+0x80>)
 80021d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021d2:	4a16      	ldr	r2, [pc, #88]	; (800222c <HAL_UART_MspInit+0x80>)
 80021d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021d8:	6613      	str	r3, [r2, #96]	; 0x60
 80021da:	4b14      	ldr	r3, [pc, #80]	; (800222c <HAL_UART_MspInit+0x80>)
 80021dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80021de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021e2:	613b      	str	r3, [r7, #16]
 80021e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e6:	4b11      	ldr	r3, [pc, #68]	; (800222c <HAL_UART_MspInit+0x80>)
 80021e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ea:	4a10      	ldr	r2, [pc, #64]	; (800222c <HAL_UART_MspInit+0x80>)
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f2:	4b0e      	ldr	r3, [pc, #56]	; (800222c <HAL_UART_MspInit+0x80>)
 80021f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021fe:	23c0      	movs	r3, #192	; 0xc0
 8002200:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002202:	2302      	movs	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002206:	2300      	movs	r3, #0
 8002208:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800220a:	2303      	movs	r3, #3
 800220c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800220e:	2307      	movs	r3, #7
 8002210:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002212:	f107 0314 	add.w	r3, r7, #20
 8002216:	4619      	mov	r1, r3
 8002218:	4805      	ldr	r0, [pc, #20]	; (8002230 <HAL_UART_MspInit+0x84>)
 800221a:	f001 fa45 	bl	80036a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800221e:	bf00      	nop
 8002220:	3728      	adds	r7, #40	; 0x28
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40013800 	.word	0x40013800
 800222c:	40021000 	.word	0x40021000
 8002230:	48000400 	.word	0x48000400

08002234 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08c      	sub	sp, #48	; 0x30
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002240:	2300      	movs	r3, #0
 8002242:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002244:	2200      	movs	r2, #0
 8002246:	6879      	ldr	r1, [r7, #4]
 8002248:	2036      	movs	r0, #54	; 0x36
 800224a:	f000 fa55 	bl	80026f8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800224e:	2036      	movs	r0, #54	; 0x36
 8002250:	f000 fa6e 	bl	8002730 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002254:	4b1e      	ldr	r3, [pc, #120]	; (80022d0 <HAL_InitTick+0x9c>)
 8002256:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002258:	4a1d      	ldr	r2, [pc, #116]	; (80022d0 <HAL_InitTick+0x9c>)
 800225a:	f043 0310 	orr.w	r3, r3, #16
 800225e:	6593      	str	r3, [r2, #88]	; 0x58
 8002260:	4b1b      	ldr	r3, [pc, #108]	; (80022d0 <HAL_InitTick+0x9c>)
 8002262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002264:	f003 0310 	and.w	r3, r3, #16
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800226c:	f107 0210 	add.w	r2, r7, #16
 8002270:	f107 0314 	add.w	r3, r7, #20
 8002274:	4611      	mov	r1, r2
 8002276:	4618      	mov	r0, r3
 8002278:	f003 f8e2 	bl	8005440 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 800227c:	f003 f8b4 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8002280:	62f8      	str	r0, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002282:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002284:	4a13      	ldr	r2, [pc, #76]	; (80022d4 <HAL_InitTick+0xa0>)
 8002286:	fba2 2303 	umull	r2, r3, r2, r3
 800228a:	0c9b      	lsrs	r3, r3, #18
 800228c:	3b01      	subs	r3, #1
 800228e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <HAL_InitTick+0xa4>)
 8002292:	4a12      	ldr	r2, [pc, #72]	; (80022dc <HAL_InitTick+0xa8>)
 8002294:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <HAL_InitTick+0xa4>)
 8002298:	f240 32e7 	movw	r2, #999	; 0x3e7
 800229c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800229e:	4a0e      	ldr	r2, [pc, #56]	; (80022d8 <HAL_InitTick+0xa4>)
 80022a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022a2:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80022a4:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <HAL_InitTick+0xa4>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <HAL_InitTick+0xa4>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80022b0:	4809      	ldr	r0, [pc, #36]	; (80022d8 <HAL_InitTick+0xa4>)
 80022b2:	f003 fe07 	bl	8005ec4 <HAL_TIM_Base_Init>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d104      	bne.n	80022c6 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80022bc:	4806      	ldr	r0, [pc, #24]	; (80022d8 <HAL_InitTick+0xa4>)
 80022be:	f003 fec1 	bl	8006044 <HAL_TIM_Base_Start_IT>
 80022c2:	4603      	mov	r3, r0
 80022c4:	e000      	b.n	80022c8 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3730      	adds	r7, #48	; 0x30
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	431bde83 	.word	0x431bde83
 80022d8:	200164c0 	.word	0x200164c0
 80022dc:	40001000 	.word	0x40001000

080022e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80022e4:	bf00      	nop
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr

080022ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022ee:	b480      	push	{r7}
 80022f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022f2:	e7fe      	b.n	80022f2 <HardFault_Handler+0x4>

080022f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80022f4:	b480      	push	{r7}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80022f8:	e7fe      	b.n	80022f8 <MemManage_Handler+0x4>

080022fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80022fa:	b480      	push	{r7}
 80022fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80022fe:	e7fe      	b.n	80022fe <BusFault_Handler+0x4>

08002300 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002304:	e7fe      	b.n	8002304 <UsageFault_Handler+0x4>

08002306 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800230a:	bf00      	nop
 800230c:	46bd      	mov	sp, r7
 800230e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002312:	4770      	bx	lr

08002314 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002318:	bf00      	nop
 800231a:	46bd      	mov	sp, r7
 800231c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002320:	4770      	bx	lr

08002322 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002326:	bf00      	nop
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002334:	bf00      	nop
 8002336:	46bd      	mov	sp, r7
 8002338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233c:	4770      	bx	lr
	...

08002340 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8002344:	4802      	ldr	r0, [pc, #8]	; (8002350 <DMA1_Channel3_IRQHandler+0x10>)
 8002346:	f001 f8cf 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	20016114 	.word	0x20016114

08002354 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8002358:	4802      	ldr	r0, [pc, #8]	; (8002364 <DMA1_Channel4_IRQHandler+0x10>)
 800235a:	f001 f8c5 	bl	80034e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
 8002362:	bf00      	nop
 8002364:	200161dc 	.word	0x200161dc

08002368 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800236c:	4802      	ldr	r0, [pc, #8]	; (8002378 <TIM2_IRQHandler+0x10>)
 800236e:	f003 fed9 	bl	8006124 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002372:	bf00      	nop
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20016224 	.word	0x20016224

0800237c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002380:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002384:	f001 fc44 	bl	8003c10 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002388:	bf00      	nop
 800238a:	bd80      	pop	{r7, pc}

0800238c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002390:	4803      	ldr	r0, [pc, #12]	; (80023a0 <TIM6_DAC_IRQHandler+0x14>)
 8002392:	f003 fec7 	bl	8006124 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 8002396:	4803      	ldr	r0, [pc, #12]	; (80023a4 <TIM6_DAC_IRQHandler+0x18>)
 8002398:	f000 fafd 	bl	8002996 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	200164c0 	.word	0x200164c0
 80023a4:	200000d0 	.word	0x200000d0

080023a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023b0:	4a14      	ldr	r2, [pc, #80]	; (8002404 <_sbrk+0x5c>)
 80023b2:	4b15      	ldr	r3, [pc, #84]	; (8002408 <_sbrk+0x60>)
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023b8:	697b      	ldr	r3, [r7, #20]
 80023ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023bc:	4b13      	ldr	r3, [pc, #76]	; (800240c <_sbrk+0x64>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d102      	bne.n	80023ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023c4:	4b11      	ldr	r3, [pc, #68]	; (800240c <_sbrk+0x64>)
 80023c6:	4a12      	ldr	r2, [pc, #72]	; (8002410 <_sbrk+0x68>)
 80023c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ca:	4b10      	ldr	r3, [pc, #64]	; (800240c <_sbrk+0x64>)
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	4413      	add	r3, r2
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d207      	bcs.n	80023e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023d8:	f004 fefe 	bl	80071d8 <__errno>
 80023dc:	4602      	mov	r2, r0
 80023de:	230c      	movs	r3, #12
 80023e0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80023e6:	e009      	b.n	80023fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023e8:	4b08      	ldr	r3, [pc, #32]	; (800240c <_sbrk+0x64>)
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023ee:	4b07      	ldr	r3, [pc, #28]	; (800240c <_sbrk+0x64>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4413      	add	r3, r2
 80023f6:	4a05      	ldr	r2, [pc, #20]	; (800240c <_sbrk+0x64>)
 80023f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023fa:	68fb      	ldr	r3, [r7, #12]
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3718      	adds	r7, #24
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}
 8002404:	20018000 	.word	0x20018000
 8002408:	00000400 	.word	0x00000400
 800240c:	200000a0 	.word	0x200000a0
 8002410:	20016518 	.word	0x20016518

08002414 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002418:	4b17      	ldr	r3, [pc, #92]	; (8002478 <SystemInit+0x64>)
 800241a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800241e:	4a16      	ldr	r2, [pc, #88]	; (8002478 <SystemInit+0x64>)
 8002420:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002424:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002428:	4b14      	ldr	r3, [pc, #80]	; (800247c <SystemInit+0x68>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a13      	ldr	r2, [pc, #76]	; (800247c <SystemInit+0x68>)
 800242e:	f043 0301 	orr.w	r3, r3, #1
 8002432:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002434:	4b11      	ldr	r3, [pc, #68]	; (800247c <SystemInit+0x68>)
 8002436:	2200      	movs	r2, #0
 8002438:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800243a:	4b10      	ldr	r3, [pc, #64]	; (800247c <SystemInit+0x68>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4a0f      	ldr	r2, [pc, #60]	; (800247c <SystemInit+0x68>)
 8002440:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002444:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002448:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800244a:	4b0c      	ldr	r3, [pc, #48]	; (800247c <SystemInit+0x68>)
 800244c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002450:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <SystemInit+0x68>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4a09      	ldr	r2, [pc, #36]	; (800247c <SystemInit+0x68>)
 8002458:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800245c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800245e:	4b07      	ldr	r3, [pc, #28]	; (800247c <SystemInit+0x68>)
 8002460:	2200      	movs	r2, #0
 8002462:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002464:	4b04      	ldr	r3, [pc, #16]	; (8002478 <SystemInit+0x64>)
 8002466:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800246a:	609a      	str	r2, [r3, #8]
#endif
}
 800246c:	bf00      	nop
 800246e:	46bd      	mov	sp, r7
 8002470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002474:	4770      	bx	lr
 8002476:	bf00      	nop
 8002478:	e000ed00 	.word	0xe000ed00
 800247c:	40021000 	.word	0x40021000

08002480 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024b8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002484:	f7ff ffc6 	bl	8002414 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002488:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800248a:	e003      	b.n	8002494 <LoopCopyDataInit>

0800248c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800248c:	4b0b      	ldr	r3, [pc, #44]	; (80024bc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800248e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002490:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002492:	3104      	adds	r1, #4

08002494 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002494:	480a      	ldr	r0, [pc, #40]	; (80024c0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002498:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800249a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800249c:	d3f6      	bcc.n	800248c <CopyDataInit>
	ldr	r2, =_sbss
 800249e:	4a0a      	ldr	r2, [pc, #40]	; (80024c8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80024a0:	e002      	b.n	80024a8 <LoopFillZerobss>

080024a2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80024a2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80024a4:	f842 3b04 	str.w	r3, [r2], #4

080024a8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <LoopForever+0x16>)
	cmp	r2, r3
 80024aa:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80024ac:	d3f9      	bcc.n	80024a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ae:	f004 fe99 	bl	80071e4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024b2:	f7fe fc21 	bl	8000cf8 <main>

080024b6 <LoopForever>:

LoopForever:
    b LoopForever
 80024b6:	e7fe      	b.n	80024b6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024b8:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 80024bc:	08007c10 	.word	0x08007c10
	ldr	r0, =_sdata
 80024c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024c4:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80024c8:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80024cc:	20016514 	.word	0x20016514

080024d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024d0:	e7fe      	b.n	80024d0 <ADC1_2_IRQHandler>

080024d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d2:	b580      	push	{r7, lr}
 80024d4:	b082      	sub	sp, #8
 80024d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024d8:	2300      	movs	r3, #0
 80024da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024dc:	2003      	movs	r0, #3
 80024de:	f000 f900 	bl	80026e2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024e2:	2000      	movs	r0, #0
 80024e4:	f7ff fea6 	bl	8002234 <HAL_InitTick>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	71fb      	strb	r3, [r7, #7]
 80024f2:	e001      	b.n	80024f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024f4:	f7ff fc20 	bl	8001d38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024f8:	79fb      	ldrb	r3, [r7, #7]
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3708      	adds	r7, #8
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002504:	b480      	push	{r7}
 8002506:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <HAL_IncTick+0x20>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	461a      	mov	r2, r3
 800250e:	4b06      	ldr	r3, [pc, #24]	; (8002528 <HAL_IncTick+0x24>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4413      	add	r3, r2
 8002514:	4a04      	ldr	r2, [pc, #16]	; (8002528 <HAL_IncTick+0x24>)
 8002516:	6013      	str	r3, [r2, #0]
}
 8002518:	bf00      	nop
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	20000008 	.word	0x20000008
 8002528:	2001650c 	.word	0x2001650c

0800252c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return uwTick;
 8002530:	4b03      	ldr	r3, [pc, #12]	; (8002540 <HAL_GetTick+0x14>)
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	2001650c 	.word	0x2001650c

08002544 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b084      	sub	sp, #16
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800254c:	f7ff ffee 	bl	800252c <HAL_GetTick>
 8002550:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800255c:	d005      	beq.n	800256a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <HAL_Delay+0x40>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	461a      	mov	r2, r3
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4413      	add	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800256a:	bf00      	nop
 800256c:	f7ff ffde 	bl	800252c <HAL_GetTick>
 8002570:	4602      	mov	r2, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	68fa      	ldr	r2, [r7, #12]
 8002578:	429a      	cmp	r2, r3
 800257a:	d8f7      	bhi.n	800256c <HAL_Delay+0x28>
  {
  }
}
 800257c:	bf00      	nop
 800257e:	3710      	adds	r7, #16
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	20000008 	.word	0x20000008

08002588 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002588:	b480      	push	{r7}
 800258a:	b085      	sub	sp, #20
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f003 0307 	and.w	r3, r3, #7
 8002596:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002598:	4b0c      	ldr	r3, [pc, #48]	; (80025cc <__NVIC_SetPriorityGrouping+0x44>)
 800259a:	68db      	ldr	r3, [r3, #12]
 800259c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800259e:	68ba      	ldr	r2, [r7, #8]
 80025a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025a4:	4013      	ands	r3, r2
 80025a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025ac:	68bb      	ldr	r3, [r7, #8]
 80025ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80025b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025ba:	4a04      	ldr	r2, [pc, #16]	; (80025cc <__NVIC_SetPriorityGrouping+0x44>)
 80025bc:	68bb      	ldr	r3, [r7, #8]
 80025be:	60d3      	str	r3, [r2, #12]
}
 80025c0:	bf00      	nop
 80025c2:	3714      	adds	r7, #20
 80025c4:	46bd      	mov	sp, r7
 80025c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ca:	4770      	bx	lr
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80025d0:	b480      	push	{r7}
 80025d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025d4:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <__NVIC_GetPriorityGrouping+0x18>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	0a1b      	lsrs	r3, r3, #8
 80025da:	f003 0307 	and.w	r3, r3, #7
}
 80025de:	4618      	mov	r0, r3
 80025e0:	46bd      	mov	sp, r7
 80025e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e6:	4770      	bx	lr
 80025e8:	e000ed00 	.word	0xe000ed00

080025ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	4603      	mov	r3, r0
 80025f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	db0b      	blt.n	8002616 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	f003 021f 	and.w	r2, r3, #31
 8002604:	4907      	ldr	r1, [pc, #28]	; (8002624 <__NVIC_EnableIRQ+0x38>)
 8002606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800260a:	095b      	lsrs	r3, r3, #5
 800260c:	2001      	movs	r0, #1
 800260e:	fa00 f202 	lsl.w	r2, r0, r2
 8002612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002616:	bf00      	nop
 8002618:	370c      	adds	r7, #12
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	e000e100 	.word	0xe000e100

08002628 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	6039      	str	r1, [r7, #0]
 8002632:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002638:	2b00      	cmp	r3, #0
 800263a:	db0a      	blt.n	8002652 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	b2da      	uxtb	r2, r3
 8002640:	490c      	ldr	r1, [pc, #48]	; (8002674 <__NVIC_SetPriority+0x4c>)
 8002642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002646:	0112      	lsls	r2, r2, #4
 8002648:	b2d2      	uxtb	r2, r2
 800264a:	440b      	add	r3, r1
 800264c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002650:	e00a      	b.n	8002668 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	b2da      	uxtb	r2, r3
 8002656:	4908      	ldr	r1, [pc, #32]	; (8002678 <__NVIC_SetPriority+0x50>)
 8002658:	79fb      	ldrb	r3, [r7, #7]
 800265a:	f003 030f 	and.w	r3, r3, #15
 800265e:	3b04      	subs	r3, #4
 8002660:	0112      	lsls	r2, r2, #4
 8002662:	b2d2      	uxtb	r2, r2
 8002664:	440b      	add	r3, r1
 8002666:	761a      	strb	r2, [r3, #24]
}
 8002668:	bf00      	nop
 800266a:	370c      	adds	r7, #12
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	e000e100 	.word	0xe000e100
 8002678:	e000ed00 	.word	0xe000ed00

0800267c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800267c:	b480      	push	{r7}
 800267e:	b089      	sub	sp, #36	; 0x24
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	f003 0307 	and.w	r3, r3, #7
 800268e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002690:	69fb      	ldr	r3, [r7, #28]
 8002692:	f1c3 0307 	rsb	r3, r3, #7
 8002696:	2b04      	cmp	r3, #4
 8002698:	bf28      	it	cs
 800269a:	2304      	movcs	r3, #4
 800269c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800269e:	69fb      	ldr	r3, [r7, #28]
 80026a0:	3304      	adds	r3, #4
 80026a2:	2b06      	cmp	r3, #6
 80026a4:	d902      	bls.n	80026ac <NVIC_EncodePriority+0x30>
 80026a6:	69fb      	ldr	r3, [r7, #28]
 80026a8:	3b03      	subs	r3, #3
 80026aa:	e000      	b.n	80026ae <NVIC_EncodePriority+0x32>
 80026ac:	2300      	movs	r3, #0
 80026ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80026b4:	69bb      	ldr	r3, [r7, #24]
 80026b6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ba:	43da      	mvns	r2, r3
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	401a      	ands	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80026c4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80026c8:	697b      	ldr	r3, [r7, #20]
 80026ca:	fa01 f303 	lsl.w	r3, r1, r3
 80026ce:	43d9      	mvns	r1, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026d4:	4313      	orrs	r3, r2
         );
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	3724      	adds	r7, #36	; 0x24
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr

080026e2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026e2:	b580      	push	{r7, lr}
 80026e4:	b082      	sub	sp, #8
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff ff4c 	bl	8002588 <__NVIC_SetPriorityGrouping>
}
 80026f0:	bf00      	nop
 80026f2:	3708      	adds	r7, #8
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b086      	sub	sp, #24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
 8002704:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002706:	2300      	movs	r3, #0
 8002708:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800270a:	f7ff ff61 	bl	80025d0 <__NVIC_GetPriorityGrouping>
 800270e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	68b9      	ldr	r1, [r7, #8]
 8002714:	6978      	ldr	r0, [r7, #20]
 8002716:	f7ff ffb1 	bl	800267c <NVIC_EncodePriority>
 800271a:	4602      	mov	r2, r0
 800271c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002720:	4611      	mov	r1, r2
 8002722:	4618      	mov	r0, r3
 8002724:	f7ff ff80 	bl	8002628 <__NVIC_SetPriority>
}
 8002728:	bf00      	nop
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b082      	sub	sp, #8
 8002734:	af00      	add	r7, sp, #0
 8002736:	4603      	mov	r3, r0
 8002738:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff ff54 	bl	80025ec <__NVIC_EnableIRQ>
}
 8002744:	bf00      	nop
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b082      	sub	sp, #8
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d101      	bne.n	800275e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800275a:	2301      	movs	r3, #1
 800275c:	e014      	b.n	8002788 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	791b      	ldrb	r3, [r3, #4]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	2b00      	cmp	r3, #0
 8002766:	d105      	bne.n	8002774 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2200      	movs	r2, #0
 800276c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800276e:	6878      	ldr	r0, [r7, #4]
 8002770:	f7ff fb06 	bl	8001d80 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2202      	movs	r2, #2
 8002778:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2201      	movs	r2, #1
 8002784:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002786:	2300      	movs	r3, #0
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}

08002790 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
 800279c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 800279e:	2300      	movs	r3, #0
 80027a0:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	795b      	ldrb	r3, [r3, #5]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d101      	bne.n	80027ae <HAL_DAC_Start_DMA+0x1e>
 80027aa:	2302      	movs	r3, #2
 80027ac:	e09e      	b.n	80028ec <HAL_DAC_Start_DMA+0x15c>
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2201      	movs	r2, #1
 80027b2:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2202      	movs	r2, #2
 80027b8:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 80027ba:	68bb      	ldr	r3, [r7, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d12a      	bne.n	8002816 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	4a4b      	ldr	r2, [pc, #300]	; (80028f4 <HAL_DAC_Start_DMA+0x164>)
 80027c6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	689b      	ldr	r3, [r3, #8]
 80027cc:	4a4a      	ldr	r2, [pc, #296]	; (80028f8 <HAL_DAC_Start_DMA+0x168>)
 80027ce:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	4a49      	ldr	r2, [pc, #292]	; (80028fc <HAL_DAC_Start_DMA+0x16c>)
 80027d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027e6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 80027e8:	6a3b      	ldr	r3, [r7, #32]
 80027ea:	2b04      	cmp	r3, #4
 80027ec:	d009      	beq.n	8002802 <HAL_DAC_Start_DMA+0x72>
 80027ee:	2b08      	cmp	r3, #8
 80027f0:	d00c      	beq.n	800280c <HAL_DAC_Start_DMA+0x7c>
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d000      	beq.n	80027f8 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 80027f6:	e039      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	3308      	adds	r3, #8
 80027fe:	613b      	str	r3, [r7, #16]
        break;
 8002800:	e034      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	330c      	adds	r3, #12
 8002808:	613b      	str	r3, [r7, #16]
        break;
 800280a:	e02f      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	3310      	adds	r3, #16
 8002812:	613b      	str	r3, [r7, #16]
        break;
 8002814:	e02a      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	68db      	ldr	r3, [r3, #12]
 800281a:	4a39      	ldr	r2, [pc, #228]	; (8002900 <HAL_DAC_Start_DMA+0x170>)
 800281c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	4a38      	ldr	r2, [pc, #224]	; (8002904 <HAL_DAC_Start_DMA+0x174>)
 8002824:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	4a37      	ldr	r2, [pc, #220]	; (8002908 <HAL_DAC_Start_DMA+0x178>)
 800282c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800283c:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 800283e:	6a3b      	ldr	r3, [r7, #32]
 8002840:	2b04      	cmp	r3, #4
 8002842:	d009      	beq.n	8002858 <HAL_DAC_Start_DMA+0xc8>
 8002844:	2b08      	cmp	r3, #8
 8002846:	d00c      	beq.n	8002862 <HAL_DAC_Start_DMA+0xd2>
 8002848:	2b00      	cmp	r3, #0
 800284a:	d000      	beq.n	800284e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 800284c:	e00e      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	3314      	adds	r3, #20
 8002854:	613b      	str	r3, [r7, #16]
        break;
 8002856:	e009      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	3318      	adds	r3, #24
 800285e:	613b      	str	r3, [r7, #16]
        break;
 8002860:	e004      	b.n	800286c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	331c      	adds	r3, #28
 8002868:	613b      	str	r3, [r7, #16]
        break;
 800286a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 800286c:	68bb      	ldr	r3, [r7, #8]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d111      	bne.n	8002896 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	681a      	ldr	r2, [r3, #0]
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002880:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6898      	ldr	r0, [r3, #8]
 8002886:	6879      	ldr	r1, [r7, #4]
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	693a      	ldr	r2, [r7, #16]
 800288c:	f000 fd8e 	bl	80033ac <HAL_DMA_Start_IT>
 8002890:	4603      	mov	r3, r0
 8002892:	75fb      	strb	r3, [r7, #23]
 8002894:	e010      	b.n	80028b8 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80028a4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	68d8      	ldr	r0, [r3, #12]
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	683b      	ldr	r3, [r7, #0]
 80028ae:	693a      	ldr	r2, [r7, #16]
 80028b0:	f000 fd7c 	bl	80033ac <HAL_DMA_Start_IT>
 80028b4:	4603      	mov	r3, r0
 80028b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	2200      	movs	r2, #0
 80028bc:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80028be:	7dfb      	ldrb	r3, [r7, #23]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d10c      	bne.n	80028de <HAL_DAC_Start_DMA+0x14e>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	6819      	ldr	r1, [r3, #0]
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	f003 0310 	and.w	r3, r3, #16
 80028d0:	2201      	movs	r2, #1
 80028d2:	409a      	lsls	r2, r3
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	430a      	orrs	r2, r1
 80028da:	601a      	str	r2, [r3, #0]
 80028dc:	e005      	b.n	80028ea <HAL_DAC_Start_DMA+0x15a>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	691b      	ldr	r3, [r3, #16]
 80028e2:	f043 0204 	orr.w	r2, r3, #4
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}
 80028f4:	08002cbb 	.word	0x08002cbb
 80028f8:	08002cdd 	.word	0x08002cdd
 80028fc:	08002cf9 	.word	0x08002cf9
 8002900:	08002d77 	.word	0x08002d77
 8002904:	08002d99 	.word	0x08002d99
 8002908:	08002db5 	.word	0x08002db5

0800290c <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	6819      	ldr	r1, [r3, #0]
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	f003 0310 	and.w	r3, r3, #16
 8002922:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002926:	fa02 f303 	lsl.w	r3, r2, r3
 800292a:	43da      	mvns	r2, r3
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	400a      	ands	r2, r1
 8002932:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6819      	ldr	r1, [r3, #0]
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	f003 0310 	and.w	r3, r3, #16
 8002940:	2201      	movs	r2, #1
 8002942:	fa02 f303 	lsl.w	r3, r2, r3
 8002946:	43da      	mvns	r2, r3
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	400a      	ands	r2, r1
 800294e:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d10d      	bne.n	8002972 <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	4618      	mov	r0, r3
 800295c:	f000 fd86 	bl	800346c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	e00c      	b.n	800298c <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	4618      	mov	r0, r3
 8002978:	f000 fd78 	bl	800346c <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 800298a:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 800298c:	2300      	movs	r3, #0
}
 800298e:	4618      	mov	r0, r3
 8002990:	3708      	adds	r7, #8
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002996:	b580      	push	{r7, lr}
 8002998:	b082      	sub	sp, #8
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029ac:	d120      	bne.n	80029f0 <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80029b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80029bc:	d118      	bne.n	80029f0 <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2204      	movs	r2, #4
 80029c2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	691b      	ldr	r3, [r3, #16]
 80029c8:	f043 0201 	orr.w	r2, r3, #1
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029d8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029e8:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f000 f841 	bl	8002a72 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029fa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80029fe:	d120      	bne.n	8002a42 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a06:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a0e:	d118      	bne.n	8002a42 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2204      	movs	r2, #4
 8002a14:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	691b      	ldr	r3, [r3, #16]
 8002a1a:	f043 0202 	orr.w	r2, r3, #2
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8002a2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	681a      	ldr	r2, [r3, #0]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8002a3a:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 f990 	bl	8002d62 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b083      	sub	sp, #12
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8002a52:	bf00      	nop
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr

08002a5e <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	b083      	sub	sp, #12
 8002a62:	af00      	add	r7, sp, #0
 8002a64:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b083      	sub	sp, #12
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002a7a:	bf00      	nop
 8002a7c:	370c      	adds	r7, #12
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b088      	sub	sp, #32
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002a92:	2300      	movs	r3, #0
 8002a94:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	795b      	ldrb	r3, [r3, #5]
 8002a9a:	2b01      	cmp	r3, #1
 8002a9c:	d101      	bne.n	8002aa2 <HAL_DAC_ConfigChannel+0x1c>
 8002a9e:	2302      	movs	r3, #2
 8002aa0:	e107      	b.n	8002cb2 <HAL_DAC_ConfigChannel+0x22c>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	2201      	movs	r2, #1
 8002aa6:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2202      	movs	r2, #2
 8002aac:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	d174      	bne.n	8002ba0 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002ab6:	f7ff fd39 	bl	800252c <HAL_GetTick>
 8002aba:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d134      	bne.n	8002b2c <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002ac2:	e011      	b.n	8002ae8 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002ac4:	f7ff fd32 	bl	800252c <HAL_GetTick>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	1ad3      	subs	r3, r2, r3
 8002ace:	2b01      	cmp	r3, #1
 8002ad0:	d90a      	bls.n	8002ae8 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	691b      	ldr	r3, [r3, #16]
 8002ad6:	f043 0208 	orr.w	r2, r3, #8
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2203      	movs	r2, #3
 8002ae2:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002ae4:	2303      	movs	r3, #3
 8002ae6:	e0e4      	b.n	8002cb2 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002aee:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d1e6      	bne.n	8002ac4 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8002af6:	2001      	movs	r0, #1
 8002af8:	f7ff fd24 	bl	8002544 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	6992      	ldr	r2, [r2, #24]
 8002b04:	641a      	str	r2, [r3, #64]	; 0x40
 8002b06:	e01e      	b.n	8002b46 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002b08:	f7ff fd10 	bl	800252c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	69fb      	ldr	r3, [r7, #28]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d90a      	bls.n	8002b2c <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	f043 0208 	orr.w	r2, r3, #8
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2203      	movs	r2, #3
 8002b26:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e0c2      	b.n	8002cb2 <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	dbe8      	blt.n	8002b08 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8002b36:	2001      	movs	r0, #1
 8002b38:	f7ff fd04 	bl	8002544 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	6992      	ldr	r2, [r2, #24]
 8002b44:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	f003 0310 	and.w	r3, r3, #16
 8002b52:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8002b56:	fa01 f303 	lsl.w	r3, r1, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	ea02 0103 	and.w	r1, r2, r3
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	69da      	ldr	r2, [r3, #28]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	409a      	lsls	r2, r3
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	430a      	orrs	r2, r1
 8002b72:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	f003 0310 	and.w	r3, r3, #16
 8002b80:	21ff      	movs	r1, #255	; 0xff
 8002b82:	fa01 f303 	lsl.w	r3, r1, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	ea02 0103 	and.w	r1, r2, r3
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	6a1a      	ldr	r2, [r3, #32]
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	f003 0310 	and.w	r3, r3, #16
 8002b96:	409a      	lsls	r2, r3
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	430a      	orrs	r2, r1
 8002b9e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d11d      	bne.n	8002be4 <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bae:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f003 0310 	and.w	r3, r3, #16
 8002bb6:	221f      	movs	r2, #31
 8002bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbc:	43db      	mvns	r3, r3
 8002bbe:	69ba      	ldr	r2, [r7, #24]
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	695b      	ldr	r3, [r3, #20]
 8002bc8:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	f003 0310 	and.w	r3, r3, #16
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	69ba      	ldr	r2, [r7, #24]
 8002be2:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bea:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	f003 0310 	and.w	r3, r3, #16
 8002bf2:	2207      	movs	r2, #7
 8002bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	689b      	ldr	r3, [r3, #8]
 8002c08:	431a      	orrs	r2, r3
 8002c0a:	68bb      	ldr	r3, [r7, #8]
 8002c0c:	68db      	ldr	r3, [r3, #12]
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f003 0310 	and.w	r3, r3, #16
 8002c18:	697a      	ldr	r2, [r7, #20]
 8002c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1e:	69ba      	ldr	r2, [r7, #24]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6819      	ldr	r1, [r3, #0]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f003 0310 	and.w	r3, r3, #16
 8002c38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c40:	43da      	mvns	r2, r3
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	400a      	ands	r2, r1
 8002c48:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f003 0310 	and.w	r3, r3, #16
 8002c58:	f640 72fc 	movw	r2, #4092	; 0xffc
 8002c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c60:	43db      	mvns	r3, r3
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	4013      	ands	r3, r2
 8002c66:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8002c68:	68bb      	ldr	r3, [r7, #8]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	f003 0310 	and.w	r3, r3, #16
 8002c74:	697a      	ldr	r2, [r7, #20]
 8002c76:	fa02 f303 	lsl.w	r3, r2, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	69ba      	ldr	r2, [r7, #24]
 8002c86:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	6819      	ldr	r1, [r3, #0]
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	f003 0310 	and.w	r3, r3, #16
 8002c94:	22c0      	movs	r2, #192	; 0xc0
 8002c96:	fa02 f303 	lsl.w	r3, r2, r3
 8002c9a:	43da      	mvns	r2, r3
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	400a      	ands	r2, r1
 8002ca2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002cb0:	2300      	movs	r3, #0
}
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	3720      	adds	r7, #32
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	bd80      	pop	{r7, pc}

08002cba <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002cba:	b580      	push	{r7, lr}
 8002cbc:	b084      	sub	sp, #16
 8002cbe:	af00      	add	r7, sp, #0
 8002cc0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc6:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 8002cc8:	68f8      	ldr	r0, [r7, #12]
 8002cca:	f7fe fbf7 	bl	80014bc <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	711a      	strb	r2, [r3, #4]
}
 8002cd4:	bf00      	nop
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}

08002cdc <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce8:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8002cea:	68f8      	ldr	r0, [r7, #12]
 8002cec:	f7ff fead 	bl	8002a4a <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002cf0:	bf00      	nop
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b084      	sub	sp, #16
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d04:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f043 0204 	orr.w	r2, r3, #4
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f7ff fea3 	bl	8002a5e <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	711a      	strb	r2, [r3, #4]
}
 8002d1e:	bf00      	nop
 8002d20:	3710      	adds	r7, #16
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}

08002d26 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002d26:	b480      	push	{r7}
 8002d28:	b083      	sub	sp, #12
 8002d2a:	af00      	add	r7, sp, #0
 8002d2c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8002d2e:	bf00      	nop
 8002d30:	370c      	adds	r7, #12
 8002d32:	46bd      	mov	sp, r7
 8002d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d38:	4770      	bx	lr

08002d3a <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002d3a:	b480      	push	{r7}
 8002d3c:	b083      	sub	sp, #12
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8002d42:	bf00      	nop
 8002d44:	370c      	adds	r7, #12
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr

08002d4e <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002d4e:	b480      	push	{r7}
 8002d50:	b083      	sub	sp, #12
 8002d52:	af00      	add	r7, sp, #0
 8002d54:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8002d56:	bf00      	nop
 8002d58:	370c      	adds	r7, #12
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr

08002d62 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002d62:	b480      	push	{r7}
 8002d64:	b083      	sub	sp, #12
 8002d66:	af00      	add	r7, sp, #0
 8002d68:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002d6a:	bf00      	nop
 8002d6c:	370c      	adds	r7, #12
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr

08002d76 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b084      	sub	sp, #16
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d82:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8002d84:	68f8      	ldr	r0, [r7, #12]
 8002d86:	f7ff ffce 	bl	8002d26 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	711a      	strb	r2, [r3, #4]
}
 8002d90:	bf00      	nop
 8002d92:	3710      	adds	r7, #16
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b084      	sub	sp, #16
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da4:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8002da6:	68f8      	ldr	r0, [r7, #12]
 8002da8:	f7ff ffc7 	bl	8002d3a <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8002dac:	bf00      	nop
 8002dae:	3710      	adds	r7, #16
 8002db0:	46bd      	mov	sp, r7
 8002db2:	bd80      	pop	{r7, pc}

08002db4 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b084      	sub	sp, #16
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc0:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	691b      	ldr	r3, [r3, #16]
 8002dc6:	f043 0204 	orr.w	r2, r3, #4
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f7ff ffbd 	bl	8002d4e <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	711a      	strb	r2, [r3, #4]
}
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
	...

08002de4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b082      	sub	sp, #8
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d101      	bne.n	8002df6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e0ac      	b.n	8002f50 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 f9d2 	bl	80031a4 <DFSDM_GetChannelFromInstance>
 8002e00:	4602      	mov	r2, r0
 8002e02:	4b55      	ldr	r3, [pc, #340]	; (8002f58 <HAL_DFSDM_ChannelInit+0x174>)
 8002e04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e09f      	b.n	8002f50 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7ff f8b3 	bl	8001f7c <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002e16:	4b51      	ldr	r3, [pc, #324]	; (8002f5c <HAL_DFSDM_ChannelInit+0x178>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	4a4f      	ldr	r2, [pc, #316]	; (8002f5c <HAL_DFSDM_ChannelInit+0x178>)
 8002e1e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002e20:	4b4e      	ldr	r3, [pc, #312]	; (8002f5c <HAL_DFSDM_ChannelInit+0x178>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2b01      	cmp	r3, #1
 8002e26:	d125      	bne.n	8002e74 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002e28:	4b4d      	ldr	r3, [pc, #308]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a4c      	ldr	r2, [pc, #304]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e2e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002e32:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002e34:	4b4a      	ldr	r3, [pc, #296]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	4948      	ldr	r1, [pc, #288]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002e42:	4b47      	ldr	r3, [pc, #284]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a46      	ldr	r2, [pc, #280]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e48:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8002e4c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	791b      	ldrb	r3, [r3, #4]
 8002e52:	2b01      	cmp	r3, #1
 8002e54:	d108      	bne.n	8002e68 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002e56:	4b42      	ldr	r3, [pc, #264]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	041b      	lsls	r3, r3, #16
 8002e62:	493f      	ldr	r1, [pc, #252]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e64:	4313      	orrs	r3, r2
 8002e66:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002e68:	4b3d      	ldr	r3, [pc, #244]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a3c      	ldr	r2, [pc, #240]	; (8002f60 <HAL_DFSDM_ChannelInit+0x17c>)
 8002e6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002e72:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002e82:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6819      	ldr	r1, [r3, #0]
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002e92:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002e98:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	430a      	orrs	r2, r1
 8002ea0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f022 020f 	bic.w	r2, r2, #15
 8002eb0:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6819      	ldr	r1, [r3, #0]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 8002ec0:	431a      	orrs	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 8002ed8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	6899      	ldr	r1, [r3, #8]
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 8002eec:	431a      	orrs	r2, r3
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685a      	ldr	r2, [r3, #4]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f002 0207 	and.w	r2, r2, #7
 8002f04:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6859      	ldr	r1, [r3, #4]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f10:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f16:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002f18:	431a      	orrs	r2, r3
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	430a      	orrs	r2, r1
 8002f20:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	681a      	ldr	r2, [r3, #0]
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002f30:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2201      	movs	r2, #1
 8002f36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f000 f930 	bl	80031a4 <DFSDM_GetChannelFromInstance>
 8002f44:	4601      	mov	r1, r0
 8002f46:	4a04      	ldr	r2, [pc, #16]	; (8002f58 <HAL_DFSDM_ChannelInit+0x174>)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	f842 3021 	str.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8002f4e:	2300      	movs	r3, #0
}
 8002f50:	4618      	mov	r0, r3
 8002f52:	3708      	adds	r7, #8
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	200000a8 	.word	0x200000a8
 8002f5c:	200000a4 	.word	0x200000a4
 8002f60:	40016000 	.word	0x40016000

08002f64 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d101      	bne.n	8002f76 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	e0ca      	b.n	800310c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	4a66      	ldr	r2, [pc, #408]	; (8003114 <HAL_DFSDM_FilterInit+0x1b0>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d109      	bne.n	8002f94 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d003      	beq.n	8002f90 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e0bb      	b.n	800310c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2200      	movs	r2, #0
 8002faa:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7fe ff5b 	bl	8001e68 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	681a      	ldr	r2, [r3, #0]
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002fc0:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	7a1b      	ldrb	r3, [r3, #8]
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d108      	bne.n	8002fdc <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	681a      	ldr	r2, [r3, #0]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002fd8:	601a      	str	r2, [r3, #0]
 8002fda:	e007      	b.n	8002fec <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002fea:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	7a5b      	ldrb	r3, [r3, #9]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d108      	bne.n	8003006 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	681a      	ldr	r2, [r3, #0]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8003002:	601a      	str	r2, [r3, #0]
 8003004:	e007      	b.n	8003016 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003014:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	687a      	ldr	r2, [r7, #4]
 800301e:	6812      	ldr	r2, [r2, #0]
 8003020:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8003024:	f023 0308 	bic.w	r3, r3, #8
 8003028:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	2b02      	cmp	r3, #2
 8003030:	d108      	bne.n	8003044 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6819      	ldr	r1, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	695a      	ldr	r2, [r3, #20]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	430a      	orrs	r2, r1
 8003042:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	7c1b      	ldrb	r3, [r3, #16]
 8003048:	2b01      	cmp	r3, #1
 800304a:	d108      	bne.n	800305e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681a      	ldr	r2, [r3, #0]
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f042 0210 	orr.w	r2, r2, #16
 800305a:	601a      	str	r2, [r3, #0]
 800305c:	e007      	b.n	800306e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	681a      	ldr	r2, [r3, #0]
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f022 0210 	bic.w	r2, r2, #16
 800306c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	7c5b      	ldrb	r3, [r3, #17]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d108      	bne.n	8003088 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	681a      	ldr	r2, [r3, #0]
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f042 0220 	orr.w	r2, r2, #32
 8003084:	601a      	str	r2, [r3, #0]
 8003086:	e007      	b.n	8003098 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f022 0220 	bic.w	r2, r2, #32
 8003096:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	687a      	ldr	r2, [r7, #4]
 80030a0:	6812      	ldr	r2, [r2, #0]
 80030a2:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 80030a6:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 80030aa:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6959      	ldr	r1, [r3, #20]
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a1b      	ldr	r3, [r3, #32]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80030be:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c4:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80030c6:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	430a      	orrs	r2, r1
 80030ce:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685a      	ldr	r2, [r3, #4]
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68da      	ldr	r2, [r3, #12]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	699a      	ldr	r2, [r3, #24]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	7c1a      	ldrb	r2, [r3, #16]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681a      	ldr	r2, [r3, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0201 	orr.w	r2, r2, #1
 8003100:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2201      	movs	r2, #1
 8003106:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800310a:	2300      	movs	r3, #0
}
 800310c:	4618      	mov	r0, r3
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40016100 	.word	0x40016100

08003118 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003124:	2300      	movs	r3, #0
 8003126:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800312e:	2b00      	cmp	r3, #0
 8003130:	d02e      	beq.n	8003190 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8003138:	2bff      	cmp	r3, #255	; 0xff
 800313a:	d029      	beq.n	8003190 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	68fa      	ldr	r2, [r7, #12]
 8003144:	6812      	ldr	r2, [r2, #0]
 8003146:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800314a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800314e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d10d      	bne.n	8003172 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	021b      	lsls	r3, r3, #8
 8003160:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003164:	431a      	orrs	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	e00a      	b.n	8003188 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	6819      	ldr	r1, [r3, #0]
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	430a      	orrs	r2, r1
 8003186:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	687a      	ldr	r2, [r7, #4]
 800318c:	631a      	str	r2, [r3, #48]	; 0x30
 800318e:	e001      	b.n	8003194 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8003190:	2301      	movs	r3, #1
 8003192:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8003194:	7dfb      	ldrb	r3, [r7, #23]
}
 8003196:	4618      	mov	r0, r3
 8003198:	371c      	adds	r7, #28
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr
	...

080031a4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	4a1c      	ldr	r2, [pc, #112]	; (8003220 <DFSDM_GetChannelFromInstance+0x7c>)
 80031b0:	4293      	cmp	r3, r2
 80031b2:	d102      	bne.n	80031ba <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80031b4:	2300      	movs	r3, #0
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	e02b      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	4a19      	ldr	r2, [pc, #100]	; (8003224 <DFSDM_GetChannelFromInstance+0x80>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d102      	bne.n	80031c8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80031c2:	2301      	movs	r3, #1
 80031c4:	60fb      	str	r3, [r7, #12]
 80031c6:	e024      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	4a17      	ldr	r2, [pc, #92]	; (8003228 <DFSDM_GetChannelFromInstance+0x84>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d102      	bne.n	80031d6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80031d0:	2302      	movs	r3, #2
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	e01d      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	4a14      	ldr	r2, [pc, #80]	; (800322c <DFSDM_GetChannelFromInstance+0x88>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d102      	bne.n	80031e4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80031de:	2304      	movs	r3, #4
 80031e0:	60fb      	str	r3, [r7, #12]
 80031e2:	e016      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	4a12      	ldr	r2, [pc, #72]	; (8003230 <DFSDM_GetChannelFromInstance+0x8c>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d102      	bne.n	80031f2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80031ec:	2305      	movs	r3, #5
 80031ee:	60fb      	str	r3, [r7, #12]
 80031f0:	e00f      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a0f      	ldr	r2, [pc, #60]	; (8003234 <DFSDM_GetChannelFromInstance+0x90>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d102      	bne.n	8003200 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80031fa:	2306      	movs	r3, #6
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	e008      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a0d      	ldr	r2, [pc, #52]	; (8003238 <DFSDM_GetChannelFromInstance+0x94>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d102      	bne.n	800320e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8003208:	2307      	movs	r3, #7
 800320a:	60fb      	str	r3, [r7, #12]
 800320c:	e001      	b.n	8003212 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 800320e:	2303      	movs	r3, #3
 8003210:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	40016000 	.word	0x40016000
 8003224:	40016020 	.word	0x40016020
 8003228:	40016040 	.word	0x40016040
 800322c:	40016080 	.word	0x40016080
 8003230:	400160a0 	.word	0x400160a0
 8003234:	400160c0 	.word	0x400160c0
 8003238:	400160e0 	.word	0x400160e0

0800323c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800323c:	b480      	push	{r7}
 800323e:	b085      	sub	sp, #20
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e098      	b.n	8003380 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	461a      	mov	r2, r3
 8003254:	4b4d      	ldr	r3, [pc, #308]	; (800338c <HAL_DMA_Init+0x150>)
 8003256:	429a      	cmp	r2, r3
 8003258:	d80f      	bhi.n	800327a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	4b4b      	ldr	r3, [pc, #300]	; (8003390 <HAL_DMA_Init+0x154>)
 8003262:	4413      	add	r3, r2
 8003264:	4a4b      	ldr	r2, [pc, #300]	; (8003394 <HAL_DMA_Init+0x158>)
 8003266:	fba2 2303 	umull	r2, r3, r2, r3
 800326a:	091b      	lsrs	r3, r3, #4
 800326c:	009a      	lsls	r2, r3, #2
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a48      	ldr	r2, [pc, #288]	; (8003398 <HAL_DMA_Init+0x15c>)
 8003276:	641a      	str	r2, [r3, #64]	; 0x40
 8003278:	e00e      	b.n	8003298 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	461a      	mov	r2, r3
 8003280:	4b46      	ldr	r3, [pc, #280]	; (800339c <HAL_DMA_Init+0x160>)
 8003282:	4413      	add	r3, r2
 8003284:	4a43      	ldr	r2, [pc, #268]	; (8003394 <HAL_DMA_Init+0x158>)
 8003286:	fba2 2303 	umull	r2, r3, r2, r3
 800328a:	091b      	lsrs	r3, r3, #4
 800328c:	009a      	lsls	r2, r3, #2
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a42      	ldr	r2, [pc, #264]	; (80033a0 <HAL_DMA_Init+0x164>)
 8003296:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2202      	movs	r2, #2
 800329c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80032ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80032b2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80032bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	691b      	ldr	r3, [r3, #16]
 80032c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032d4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a1b      	ldr	r3, [r3, #32]
 80032da:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032dc:	68fa      	ldr	r2, [r7, #12]
 80032de:	4313      	orrs	r3, r2
 80032e0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68fa      	ldr	r2, [r7, #12]
 80032e8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80032f2:	d039      	beq.n	8003368 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f8:	4a27      	ldr	r2, [pc, #156]	; (8003398 <HAL_DMA_Init+0x15c>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d11a      	bne.n	8003334 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80032fe:	4b29      	ldr	r3, [pc, #164]	; (80033a4 <HAL_DMA_Init+0x168>)
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	f003 031c 	and.w	r3, r3, #28
 800330a:	210f      	movs	r1, #15
 800330c:	fa01 f303 	lsl.w	r3, r1, r3
 8003310:	43db      	mvns	r3, r3
 8003312:	4924      	ldr	r1, [pc, #144]	; (80033a4 <HAL_DMA_Init+0x168>)
 8003314:	4013      	ands	r3, r2
 8003316:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003318:	4b22      	ldr	r3, [pc, #136]	; (80033a4 <HAL_DMA_Init+0x168>)
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6859      	ldr	r1, [r3, #4]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003324:	f003 031c 	and.w	r3, r3, #28
 8003328:	fa01 f303 	lsl.w	r3, r1, r3
 800332c:	491d      	ldr	r1, [pc, #116]	; (80033a4 <HAL_DMA_Init+0x168>)
 800332e:	4313      	orrs	r3, r2
 8003330:	600b      	str	r3, [r1, #0]
 8003332:	e019      	b.n	8003368 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003334:	4b1c      	ldr	r3, [pc, #112]	; (80033a8 <HAL_DMA_Init+0x16c>)
 8003336:	681a      	ldr	r2, [r3, #0]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800333c:	f003 031c 	and.w	r3, r3, #28
 8003340:	210f      	movs	r1, #15
 8003342:	fa01 f303 	lsl.w	r3, r1, r3
 8003346:	43db      	mvns	r3, r3
 8003348:	4917      	ldr	r1, [pc, #92]	; (80033a8 <HAL_DMA_Init+0x16c>)
 800334a:	4013      	ands	r3, r2
 800334c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800334e:	4b16      	ldr	r3, [pc, #88]	; (80033a8 <HAL_DMA_Init+0x16c>)
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6859      	ldr	r1, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335a:	f003 031c 	and.w	r3, r3, #28
 800335e:	fa01 f303 	lsl.w	r3, r1, r3
 8003362:	4911      	ldr	r1, [pc, #68]	; (80033a8 <HAL_DMA_Init+0x16c>)
 8003364:	4313      	orrs	r3, r2
 8003366:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2200      	movs	r2, #0
 800337a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3714      	adds	r7, #20
 8003384:	46bd      	mov	sp, r7
 8003386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338a:	4770      	bx	lr
 800338c:	40020407 	.word	0x40020407
 8003390:	bffdfff8 	.word	0xbffdfff8
 8003394:	cccccccd 	.word	0xcccccccd
 8003398:	40020000 	.word	0x40020000
 800339c:	bffdfbf8 	.word	0xbffdfbf8
 80033a0:	40020400 	.word	0x40020400
 80033a4:	400200a8 	.word	0x400200a8
 80033a8:	400204a8 	.word	0x400204a8

080033ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b086      	sub	sp, #24
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	60f8      	str	r0, [r7, #12]
 80033b4:	60b9      	str	r1, [r7, #8]
 80033b6:	607a      	str	r2, [r7, #4]
 80033b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80033ba:	2300      	movs	r3, #0
 80033bc:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	d101      	bne.n	80033cc <HAL_DMA_Start_IT+0x20>
 80033c8:	2302      	movs	r3, #2
 80033ca:	e04b      	b.n	8003464 <HAL_DMA_Start_IT+0xb8>
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2201      	movs	r2, #1
 80033d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80033da:	b2db      	uxtb	r3, r3
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d13a      	bne.n	8003456 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2200      	movs	r2, #0
 80033ec:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f022 0201 	bic.w	r2, r2, #1
 80033fc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033fe:	683b      	ldr	r3, [r7, #0]
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	68b9      	ldr	r1, [r7, #8]
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 f91e 	bl	8003646 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340e:	2b00      	cmp	r3, #0
 8003410:	d008      	beq.n	8003424 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f042 020e 	orr.w	r2, r2, #14
 8003420:	601a      	str	r2, [r3, #0]
 8003422:	e00f      	b.n	8003444 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	681a      	ldr	r2, [r3, #0]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f022 0204 	bic.w	r2, r2, #4
 8003432:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f042 020a 	orr.w	r2, r2, #10
 8003442:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	681a      	ldr	r2, [r3, #0]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f042 0201 	orr.w	r2, r2, #1
 8003452:	601a      	str	r2, [r3, #0]
 8003454:	e005      	b.n	8003462 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800345e:	2302      	movs	r3, #2
 8003460:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003462:	7dfb      	ldrb	r3, [r7, #23]
}
 8003464:	4618      	mov	r0, r3
 8003466:	3718      	adds	r7, #24
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800346c:	b480      	push	{r7}
 800346e:	b085      	sub	sp, #20
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003474:	2300      	movs	r3, #0
 8003476:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800347e:	b2db      	uxtb	r3, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d008      	beq.n	8003496 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2204      	movs	r2, #4
 8003488:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003492:	2301      	movs	r3, #1
 8003494:	e022      	b.n	80034dc <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f022 020e 	bic.w	r2, r2, #14
 80034a4:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f022 0201 	bic.w	r2, r2, #1
 80034b4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034ba:	f003 021c 	and.w	r2, r3, #28
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c2:	2101      	movs	r1, #1
 80034c4:	fa01 f202 	lsl.w	r2, r1, r2
 80034c8:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80034da:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3714      	adds	r7, #20
 80034e0:	46bd      	mov	sp, r7
 80034e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e6:	4770      	bx	lr

080034e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	f003 031c 	and.w	r3, r3, #28
 8003508:	2204      	movs	r2, #4
 800350a:	409a      	lsls	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	4013      	ands	r3, r2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d026      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	f003 0304 	and.w	r3, r3, #4
 800351a:	2b00      	cmp	r3, #0
 800351c:	d021      	beq.n	8003562 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0320 	and.w	r3, r3, #32
 8003528:	2b00      	cmp	r3, #0
 800352a:	d107      	bne.n	800353c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	681a      	ldr	r2, [r3, #0]
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f022 0204 	bic.w	r2, r2, #4
 800353a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003540:	f003 021c 	and.w	r2, r3, #28
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003548:	2104      	movs	r1, #4
 800354a:	fa01 f202 	lsl.w	r2, r1, r2
 800354e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003554:	2b00      	cmp	r3, #0
 8003556:	d071      	beq.n	800363c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355c:	6878      	ldr	r0, [r7, #4]
 800355e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003560:	e06c      	b.n	800363c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003566:	f003 031c 	and.w	r3, r3, #28
 800356a:	2202      	movs	r2, #2
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d02e      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f003 0302 	and.w	r3, r3, #2
 800357c:	2b00      	cmp	r3, #0
 800357e:	d029      	beq.n	80035d4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0320 	and.w	r3, r3, #32
 800358a:	2b00      	cmp	r3, #0
 800358c:	d10b      	bne.n	80035a6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 020a 	bic.w	r2, r2, #10
 800359c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2201      	movs	r2, #1
 80035a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035aa:	f003 021c 	and.w	r2, r3, #28
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b2:	2102      	movs	r1, #2
 80035b4:	fa01 f202 	lsl.w	r2, r1, r2
 80035b8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2200      	movs	r2, #0
 80035be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d038      	beq.n	800363c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80035d2:	e033      	b.n	800363c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035d8:	f003 031c 	and.w	r3, r3, #28
 80035dc:	2208      	movs	r2, #8
 80035de:	409a      	lsls	r2, r3
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	4013      	ands	r3, r2
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d02a      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	f003 0308 	and.w	r3, r3, #8
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d025      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	681a      	ldr	r2, [r3, #0]
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f022 020e 	bic.w	r2, r2, #14
 8003600:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003606:	f003 021c 	and.w	r2, r3, #28
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2201      	movs	r2, #1
 800361a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003630:	2b00      	cmp	r3, #0
 8003632:	d004      	beq.n	800363e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003638:	6878      	ldr	r0, [r7, #4]
 800363a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800363c:	bf00      	nop
 800363e:	bf00      	nop
}
 8003640:	3710      	adds	r7, #16
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003646:	b480      	push	{r7}
 8003648:	b085      	sub	sp, #20
 800364a:	af00      	add	r7, sp, #0
 800364c:	60f8      	str	r0, [r7, #12]
 800364e:	60b9      	str	r1, [r7, #8]
 8003650:	607a      	str	r2, [r7, #4]
 8003652:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003658:	f003 021c 	and.w	r2, r3, #28
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003660:	2101      	movs	r1, #1
 8003662:	fa01 f202 	lsl.w	r2, r1, r2
 8003666:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2b10      	cmp	r3, #16
 8003676:	d108      	bne.n	800368a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68ba      	ldr	r2, [r7, #8]
 8003686:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003688:	e007      	b.n	800369a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	687a      	ldr	r2, [r7, #4]
 8003698:	60da      	str	r2, [r3, #12]
}
 800369a:	bf00      	nop
 800369c:	3714      	adds	r7, #20
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
	...

080036a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036a8:	b480      	push	{r7}
 80036aa:	b087      	sub	sp, #28
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80036b2:	2300      	movs	r3, #0
 80036b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80036b6:	e17f      	b.n	80039b8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	2101      	movs	r1, #1
 80036be:	697b      	ldr	r3, [r7, #20]
 80036c0:	fa01 f303 	lsl.w	r3, r1, r3
 80036c4:	4013      	ands	r3, r2
 80036c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	f000 8171 	beq.w	80039b2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	685b      	ldr	r3, [r3, #4]
 80036d4:	2b01      	cmp	r3, #1
 80036d6:	d00b      	beq.n	80036f0 <HAL_GPIO_Init+0x48>
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	2b02      	cmp	r3, #2
 80036de:	d007      	beq.n	80036f0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036e4:	2b11      	cmp	r3, #17
 80036e6:	d003      	beq.n	80036f0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b12      	cmp	r3, #18
 80036ee:	d130      	bne.n	8003752 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	689b      	ldr	r3, [r3, #8]
 80036f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	005b      	lsls	r3, r3, #1
 80036fa:	2203      	movs	r2, #3
 80036fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003700:	43db      	mvns	r3, r3
 8003702:	693a      	ldr	r2, [r7, #16]
 8003704:	4013      	ands	r3, r2
 8003706:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	68da      	ldr	r2, [r3, #12]
 800370c:	697b      	ldr	r3, [r7, #20]
 800370e:	005b      	lsls	r3, r3, #1
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	693a      	ldr	r2, [r7, #16]
 8003716:	4313      	orrs	r3, r2
 8003718:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003726:	2201      	movs	r2, #1
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	fa02 f303 	lsl.w	r3, r2, r3
 800372e:	43db      	mvns	r3, r3
 8003730:	693a      	ldr	r2, [r7, #16]
 8003732:	4013      	ands	r3, r2
 8003734:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003736:	683b      	ldr	r3, [r7, #0]
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	091b      	lsrs	r3, r3, #4
 800373c:	f003 0201 	and.w	r2, r3, #1
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	693a      	ldr	r2, [r7, #16]
 8003748:	4313      	orrs	r3, r2
 800374a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	693a      	ldr	r2, [r7, #16]
 8003750:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b03      	cmp	r3, #3
 800375c:	d118      	bne.n	8003790 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003762:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003764:	2201      	movs	r2, #1
 8003766:	697b      	ldr	r3, [r7, #20]
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	43db      	mvns	r3, r3
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4013      	ands	r3, r2
 8003772:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	08db      	lsrs	r3, r3, #3
 800377a:	f003 0201 	and.w	r2, r3, #1
 800377e:	697b      	ldr	r3, [r7, #20]
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	4313      	orrs	r3, r2
 8003788:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	005b      	lsls	r3, r3, #1
 800379a:	2203      	movs	r2, #3
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	693a      	ldr	r2, [r7, #16]
 80037a4:	4013      	ands	r3, r2
 80037a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689a      	ldr	r2, [r3, #8]
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	693a      	ldr	r2, [r7, #16]
 80037b6:	4313      	orrs	r3, r2
 80037b8:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	693a      	ldr	r2, [r7, #16]
 80037be:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	2b02      	cmp	r3, #2
 80037c6:	d003      	beq.n	80037d0 <HAL_GPIO_Init+0x128>
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	2b12      	cmp	r3, #18
 80037ce:	d123      	bne.n	8003818 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	08da      	lsrs	r2, r3, #3
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3208      	adds	r2, #8
 80037d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80037dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	f003 0307 	and.w	r3, r3, #7
 80037e4:	009b      	lsls	r3, r3, #2
 80037e6:	220f      	movs	r2, #15
 80037e8:	fa02 f303 	lsl.w	r3, r2, r3
 80037ec:	43db      	mvns	r3, r3
 80037ee:	693a      	ldr	r2, [r7, #16]
 80037f0:	4013      	ands	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	691a      	ldr	r2, [r3, #16]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	f003 0307 	and.w	r3, r3, #7
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	fa02 f303 	lsl.w	r3, r2, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4313      	orrs	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	08da      	lsrs	r2, r3, #3
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	3208      	adds	r2, #8
 8003812:	6939      	ldr	r1, [r7, #16]
 8003814:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	005b      	lsls	r3, r3, #1
 8003822:	2203      	movs	r2, #3
 8003824:	fa02 f303 	lsl.w	r3, r2, r3
 8003828:	43db      	mvns	r3, r3
 800382a:	693a      	ldr	r2, [r7, #16]
 800382c:	4013      	ands	r3, r2
 800382e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	f003 0203 	and.w	r2, r3, #3
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	005b      	lsls	r3, r3, #1
 800383c:	fa02 f303 	lsl.w	r3, r2, r3
 8003840:	693a      	ldr	r2, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	693a      	ldr	r2, [r7, #16]
 800384a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003854:	2b00      	cmp	r3, #0
 8003856:	f000 80ac 	beq.w	80039b2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800385a:	4b5e      	ldr	r3, [pc, #376]	; (80039d4 <HAL_GPIO_Init+0x32c>)
 800385c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800385e:	4a5d      	ldr	r2, [pc, #372]	; (80039d4 <HAL_GPIO_Init+0x32c>)
 8003860:	f043 0301 	orr.w	r3, r3, #1
 8003864:	6613      	str	r3, [r2, #96]	; 0x60
 8003866:	4b5b      	ldr	r3, [pc, #364]	; (80039d4 <HAL_GPIO_Init+0x32c>)
 8003868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800386a:	f003 0301 	and.w	r3, r3, #1
 800386e:	60bb      	str	r3, [r7, #8]
 8003870:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003872:	4a59      	ldr	r2, [pc, #356]	; (80039d8 <HAL_GPIO_Init+0x330>)
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	089b      	lsrs	r3, r3, #2
 8003878:	3302      	adds	r3, #2
 800387a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f003 0303 	and.w	r3, r3, #3
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	220f      	movs	r2, #15
 800388a:	fa02 f303 	lsl.w	r3, r2, r3
 800388e:	43db      	mvns	r3, r3
 8003890:	693a      	ldr	r2, [r7, #16]
 8003892:	4013      	ands	r3, r2
 8003894:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800389c:	d025      	beq.n	80038ea <HAL_GPIO_Init+0x242>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a4e      	ldr	r2, [pc, #312]	; (80039dc <HAL_GPIO_Init+0x334>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d01f      	beq.n	80038e6 <HAL_GPIO_Init+0x23e>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a4d      	ldr	r2, [pc, #308]	; (80039e0 <HAL_GPIO_Init+0x338>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d019      	beq.n	80038e2 <HAL_GPIO_Init+0x23a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a4c      	ldr	r2, [pc, #304]	; (80039e4 <HAL_GPIO_Init+0x33c>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d013      	beq.n	80038de <HAL_GPIO_Init+0x236>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a4b      	ldr	r2, [pc, #300]	; (80039e8 <HAL_GPIO_Init+0x340>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00d      	beq.n	80038da <HAL_GPIO_Init+0x232>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a4a      	ldr	r2, [pc, #296]	; (80039ec <HAL_GPIO_Init+0x344>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d007      	beq.n	80038d6 <HAL_GPIO_Init+0x22e>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a49      	ldr	r2, [pc, #292]	; (80039f0 <HAL_GPIO_Init+0x348>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d101      	bne.n	80038d2 <HAL_GPIO_Init+0x22a>
 80038ce:	2306      	movs	r3, #6
 80038d0:	e00c      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038d2:	2307      	movs	r3, #7
 80038d4:	e00a      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038d6:	2305      	movs	r3, #5
 80038d8:	e008      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038da:	2304      	movs	r3, #4
 80038dc:	e006      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038de:	2303      	movs	r3, #3
 80038e0:	e004      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038e2:	2302      	movs	r3, #2
 80038e4:	e002      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038e6:	2301      	movs	r3, #1
 80038e8:	e000      	b.n	80038ec <HAL_GPIO_Init+0x244>
 80038ea:	2300      	movs	r3, #0
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	f002 0203 	and.w	r2, r2, #3
 80038f2:	0092      	lsls	r2, r2, #2
 80038f4:	4093      	lsls	r3, r2
 80038f6:	693a      	ldr	r2, [r7, #16]
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80038fc:	4936      	ldr	r1, [pc, #216]	; (80039d8 <HAL_GPIO_Init+0x330>)
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	089b      	lsrs	r3, r3, #2
 8003902:	3302      	adds	r3, #2
 8003904:	693a      	ldr	r2, [r7, #16]
 8003906:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800390a:	4b3a      	ldr	r3, [pc, #232]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	43db      	mvns	r3, r3
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	4013      	ands	r3, r2
 8003918:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d003      	beq.n	800392e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003926:	693a      	ldr	r2, [r7, #16]
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	4313      	orrs	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800392e:	4a31      	ldr	r2, [pc, #196]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 8003930:	693b      	ldr	r3, [r7, #16]
 8003932:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003934:	4b2f      	ldr	r3, [pc, #188]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	43db      	mvns	r3, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4013      	ands	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800394c:	2b00      	cmp	r3, #0
 800394e:	d003      	beq.n	8003958 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003950:	693a      	ldr	r2, [r7, #16]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4313      	orrs	r3, r2
 8003956:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003958:	4a26      	ldr	r2, [pc, #152]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800395e:	4b25      	ldr	r3, [pc, #148]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	4313      	orrs	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003982:	4a1c      	ldr	r2, [pc, #112]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003988:	4b1a      	ldr	r3, [pc, #104]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 800398a:	68db      	ldr	r3, [r3, #12]
 800398c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	43db      	mvns	r3, r3
 8003992:	693a      	ldr	r2, [r7, #16]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003998:	683b      	ldr	r3, [r7, #0]
 800399a:	685b      	ldr	r3, [r3, #4]
 800399c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d003      	beq.n	80039ac <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80039a4:	693a      	ldr	r2, [r7, #16]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80039ac:	4a11      	ldr	r2, [pc, #68]	; (80039f4 <HAL_GPIO_Init+0x34c>)
 80039ae:	693b      	ldr	r3, [r7, #16]
 80039b0:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	3301      	adds	r3, #1
 80039b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	fa22 f303 	lsr.w	r3, r2, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	f47f ae78 	bne.w	80036b8 <HAL_GPIO_Init+0x10>
  }
}
 80039c8:	bf00      	nop
 80039ca:	371c      	adds	r7, #28
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	40021000 	.word	0x40021000
 80039d8:	40010000 	.word	0x40010000
 80039dc:	48000400 	.word	0x48000400
 80039e0:	48000800 	.word	0x48000800
 80039e4:	48000c00 	.word	0x48000c00
 80039e8:	48001000 	.word	0x48001000
 80039ec:	48001400 	.word	0x48001400
 80039f0:	48001800 	.word	0x48001800
 80039f4:	40010400 	.word	0x40010400

080039f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80039f8:	b480      	push	{r7}
 80039fa:	b087      	sub	sp, #28
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
 8003a00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003a06:	e0cd      	b.n	8003ba4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003a08:	2201      	movs	r2, #1
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a10:	683a      	ldr	r2, [r7, #0]
 8003a12:	4013      	ands	r3, r2
 8003a14:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	f000 80c0 	beq.w	8003b9e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8003a1e:	4a68      	ldr	r2, [pc, #416]	; (8003bc0 <HAL_GPIO_DeInit+0x1c8>)
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	089b      	lsrs	r3, r3, #2
 8003a24:	3302      	adds	r3, #2
 8003a26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a2a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	f003 0303 	and.w	r3, r3, #3
 8003a32:	009b      	lsls	r3, r3, #2
 8003a34:	220f      	movs	r2, #15
 8003a36:	fa02 f303 	lsl.w	r3, r2, r3
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003a46:	d025      	beq.n	8003a94 <HAL_GPIO_DeInit+0x9c>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4a5e      	ldr	r2, [pc, #376]	; (8003bc4 <HAL_GPIO_DeInit+0x1cc>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d01f      	beq.n	8003a90 <HAL_GPIO_DeInit+0x98>
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	4a5d      	ldr	r2, [pc, #372]	; (8003bc8 <HAL_GPIO_DeInit+0x1d0>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d019      	beq.n	8003a8c <HAL_GPIO_DeInit+0x94>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	4a5c      	ldr	r2, [pc, #368]	; (8003bcc <HAL_GPIO_DeInit+0x1d4>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d013      	beq.n	8003a88 <HAL_GPIO_DeInit+0x90>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a5b      	ldr	r2, [pc, #364]	; (8003bd0 <HAL_GPIO_DeInit+0x1d8>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d00d      	beq.n	8003a84 <HAL_GPIO_DeInit+0x8c>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a5a      	ldr	r2, [pc, #360]	; (8003bd4 <HAL_GPIO_DeInit+0x1dc>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d007      	beq.n	8003a80 <HAL_GPIO_DeInit+0x88>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a59      	ldr	r2, [pc, #356]	; (8003bd8 <HAL_GPIO_DeInit+0x1e0>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d101      	bne.n	8003a7c <HAL_GPIO_DeInit+0x84>
 8003a78:	2306      	movs	r3, #6
 8003a7a:	e00c      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a7c:	2307      	movs	r3, #7
 8003a7e:	e00a      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a80:	2305      	movs	r3, #5
 8003a82:	e008      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a84:	2304      	movs	r3, #4
 8003a86:	e006      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a88:	2303      	movs	r3, #3
 8003a8a:	e004      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a8c:	2302      	movs	r3, #2
 8003a8e:	e002      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a90:	2301      	movs	r3, #1
 8003a92:	e000      	b.n	8003a96 <HAL_GPIO_DeInit+0x9e>
 8003a94:	2300      	movs	r3, #0
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	f002 0203 	and.w	r2, r2, #3
 8003a9c:	0092      	lsls	r2, r2, #2
 8003a9e:	4093      	lsls	r3, r2
 8003aa0:	68fa      	ldr	r2, [r7, #12]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d132      	bne.n	8003b0c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8003aa6:	4b4d      	ldr	r3, [pc, #308]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	693b      	ldr	r3, [r7, #16]
 8003aac:	43db      	mvns	r3, r3
 8003aae:	494b      	ldr	r1, [pc, #300]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003ab0:	4013      	ands	r3, r2
 8003ab2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8003ab4:	4b49      	ldr	r3, [pc, #292]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	43db      	mvns	r3, r3
 8003abc:	4947      	ldr	r1, [pc, #284]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003abe:	4013      	ands	r3, r2
 8003ac0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8003ac2:	4b46      	ldr	r3, [pc, #280]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003ac4:	689a      	ldr	r2, [r3, #8]
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	43db      	mvns	r3, r3
 8003aca:	4944      	ldr	r1, [pc, #272]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003acc:	4013      	ands	r3, r2
 8003ace:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8003ad0:	4b42      	ldr	r3, [pc, #264]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003ad2:	68da      	ldr	r2, [r3, #12]
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	4940      	ldr	r1, [pc, #256]	; (8003bdc <HAL_GPIO_DeInit+0x1e4>)
 8003ada:	4013      	ands	r3, r2
 8003adc:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	f003 0303 	and.w	r3, r3, #3
 8003ae4:	009b      	lsls	r3, r3, #2
 8003ae6:	220f      	movs	r2, #15
 8003ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8003aec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8003aee:	4a34      	ldr	r2, [pc, #208]	; (8003bc0 <HAL_GPIO_DeInit+0x1c8>)
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	089b      	lsrs	r3, r3, #2
 8003af4:	3302      	adds	r3, #2
 8003af6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	43da      	mvns	r2, r3
 8003afe:	4830      	ldr	r0, [pc, #192]	; (8003bc0 <HAL_GPIO_DeInit+0x1c8>)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	089b      	lsrs	r3, r3, #2
 8003b04:	400a      	ands	r2, r1
 8003b06:	3302      	adds	r3, #2
 8003b08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	005b      	lsls	r3, r3, #1
 8003b14:	2103      	movs	r1, #3
 8003b16:	fa01 f303 	lsl.w	r3, r1, r3
 8003b1a:	431a      	orrs	r2, r3
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	08da      	lsrs	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	3208      	adds	r2, #8
 8003b28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003b2c:	697b      	ldr	r3, [r7, #20]
 8003b2e:	f003 0307 	and.w	r3, r3, #7
 8003b32:	009b      	lsls	r3, r3, #2
 8003b34:	220f      	movs	r2, #15
 8003b36:	fa02 f303 	lsl.w	r3, r2, r3
 8003b3a:	43db      	mvns	r3, r3
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	08d2      	lsrs	r2, r2, #3
 8003b40:	4019      	ands	r1, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	3208      	adds	r2, #8
 8003b46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	689a      	ldr	r2, [r3, #8]
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	005b      	lsls	r3, r3, #1
 8003b52:	2103      	movs	r1, #3
 8003b54:	fa01 f303 	lsl.w	r3, r1, r3
 8003b58:	43db      	mvns	r3, r3
 8003b5a:	401a      	ands	r2, r3
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	2101      	movs	r1, #1
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	fa01 f303 	lsl.w	r3, r1, r3
 8003b6c:	43db      	mvns	r3, r3
 8003b6e:	401a      	ands	r2, r3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	68da      	ldr	r2, [r3, #12]
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	005b      	lsls	r3, r3, #1
 8003b7c:	2103      	movs	r1, #3
 8003b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b82:	43db      	mvns	r3, r3
 8003b84:	401a      	ands	r2, r3
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b8e:	2101      	movs	r1, #1
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	fa01 f303 	lsl.w	r3, r1, r3
 8003b96:	43db      	mvns	r3, r3
 8003b98:	401a      	ands	r2, r3
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8003b9e:	697b      	ldr	r3, [r7, #20]
 8003ba0:	3301      	adds	r3, #1
 8003ba2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	f47f af2b 	bne.w	8003a08 <HAL_GPIO_DeInit+0x10>
  }
}
 8003bb2:	bf00      	nop
 8003bb4:	371c      	adds	r7, #28
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	48000400 	.word	0x48000400
 8003bc8:	48000800 	.word	0x48000800
 8003bcc:	48000c00 	.word	0x48000c00
 8003bd0:	48001000 	.word	0x48001000
 8003bd4:	48001400 	.word	0x48001400
 8003bd8:	48001800 	.word	0x48001800
 8003bdc:	40010400 	.word	0x40010400

08003be0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b083      	sub	sp, #12
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
 8003be8:	460b      	mov	r3, r1
 8003bea:	807b      	strh	r3, [r7, #2]
 8003bec:	4613      	mov	r3, r2
 8003bee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bf0:	787b      	ldrb	r3, [r7, #1]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d003      	beq.n	8003bfe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003bf6:	887a      	ldrh	r2, [r7, #2]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003bfc:	e002      	b.n	8003c04 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bfe:	887a      	ldrh	r2, [r7, #2]
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr

08003c10 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	4603      	mov	r3, r0
 8003c18:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c1a:	4b08      	ldr	r3, [pc, #32]	; (8003c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c1c:	695a      	ldr	r2, [r3, #20]
 8003c1e:	88fb      	ldrh	r3, [r7, #6]
 8003c20:	4013      	ands	r3, r2
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d006      	beq.n	8003c34 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c26:	4a05      	ldr	r2, [pc, #20]	; (8003c3c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c2c:	88fb      	ldrh	r3, [r7, #6]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 f806 	bl	8003c40 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c34:	bf00      	nop
 8003c36:	3708      	adds	r7, #8
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}
 8003c3c:	40010400 	.word	0x40010400

08003c40 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	4603      	mov	r3, r0
 8003c48:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr

08003c56 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c56:	b580      	push	{r7, lr}
 8003c58:	b082      	sub	sp, #8
 8003c5a:	af00      	add	r7, sp, #0
 8003c5c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d101      	bne.n	8003c68 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c64:	2301      	movs	r3, #1
 8003c66:	e081      	b.n	8003d6c <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d106      	bne.n	8003c82 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c7c:	6878      	ldr	r0, [r7, #4]
 8003c7e:	f7fe f9cb 	bl	8002018 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2224      	movs	r2, #36	; 0x24
 8003c86:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0201 	bic.w	r2, r2, #1
 8003c98:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003ca6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	689a      	ldr	r2, [r3, #8]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003cb6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d107      	bne.n	8003cd0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689a      	ldr	r2, [r3, #8]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ccc:	609a      	str	r2, [r3, #8]
 8003cce:	e006      	b.n	8003cde <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003cdc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d104      	bne.n	8003cf0 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003cee:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	6812      	ldr	r2, [r2, #0]
 8003cfa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003cfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d02:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68da      	ldr	r2, [r3, #12]
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d12:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	695b      	ldr	r3, [r3, #20]
 8003d1c:	ea42 0103 	orr.w	r1, r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	021a      	lsls	r2, r3, #8
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	69d9      	ldr	r1, [r3, #28]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1a      	ldr	r2, [r3, #32]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681a      	ldr	r2, [r3, #0]
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f042 0201 	orr.w	r2, r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	2200      	movs	r2, #0
 8003d66:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003d6a:	2300      	movs	r3, #0
}
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	3708      	adds	r7, #8
 8003d70:	46bd      	mov	sp, r7
 8003d72:	bd80      	pop	{r7, pc}

08003d74 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b083      	sub	sp, #12
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	6078      	str	r0, [r7, #4]
 8003d7c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d84:	b2db      	uxtb	r3, r3
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d138      	bne.n	8003dfc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	d101      	bne.n	8003d98 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003d94:	2302      	movs	r3, #2
 8003d96:	e032      	b.n	8003dfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2224      	movs	r2, #36	; 0x24
 8003da4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0201 	bic.w	r2, r2, #1
 8003db6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003dc6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	6819      	ldr	r1, [r3, #0]
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	683a      	ldr	r2, [r7, #0]
 8003dd4:	430a      	orrs	r2, r1
 8003dd6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f042 0201 	orr.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2220      	movs	r2, #32
 8003dec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2200      	movs	r2, #0
 8003df4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	e000      	b.n	8003dfe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003dfc:	2302      	movs	r3, #2
  }
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	370c      	adds	r7, #12
 8003e02:	46bd      	mov	sp, r7
 8003e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e08:	4770      	bx	lr

08003e0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003e0a:	b480      	push	{r7}
 8003e0c:	b085      	sub	sp, #20
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
 8003e12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	2b20      	cmp	r3, #32
 8003e1e:	d139      	bne.n	8003e94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d101      	bne.n	8003e2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003e2a:	2302      	movs	r3, #2
 8003e2c:	e033      	b.n	8003e96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2201      	movs	r2, #1
 8003e32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2224      	movs	r2, #36	; 0x24
 8003e3a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0201 	bic.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003e5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	021b      	lsls	r3, r3, #8
 8003e62:	68fa      	ldr	r2, [r7, #12]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2220      	movs	r2, #32
 8003e84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003e90:	2300      	movs	r3, #0
 8003e92:	e000      	b.n	8003e96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003e94:	2302      	movs	r3, #2
  }
}
 8003e96:	4618      	mov	r0, r3
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea0:	4770      	bx	lr
	...

08003ea4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ea8:	4b04      	ldr	r3, [pc, #16]	; (8003ebc <HAL_PWREx_GetVoltageRange+0x18>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40007000 	.word	0x40007000

08003ec0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ece:	d130      	bne.n	8003f32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ed0:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003ed8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003edc:	d038      	beq.n	8003f50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ede:	4b20      	ldr	r3, [pc, #128]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ee6:	4a1e      	ldr	r2, [pc, #120]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ee8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003eee:	4b1d      	ldr	r3, [pc, #116]	; (8003f64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2232      	movs	r2, #50	; 0x32
 8003ef4:	fb02 f303 	mul.w	r3, r2, r3
 8003ef8:	4a1b      	ldr	r2, [pc, #108]	; (8003f68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003efa:	fba2 2303 	umull	r2, r3, r2, r3
 8003efe:	0c9b      	lsrs	r3, r3, #18
 8003f00:	3301      	adds	r3, #1
 8003f02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f04:	e002      	b.n	8003f0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003f0c:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f0e:	695b      	ldr	r3, [r3, #20]
 8003f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f18:	d102      	bne.n	8003f20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d1f2      	bne.n	8003f06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003f20:	4b0f      	ldr	r3, [pc, #60]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f22:	695b      	ldr	r3, [r3, #20]
 8003f24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003f28:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f2c:	d110      	bne.n	8003f50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e00f      	b.n	8003f52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003f32:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003f3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003f3e:	d007      	beq.n	8003f50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003f40:	4b07      	ldr	r3, [pc, #28]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003f48:	4a05      	ldr	r2, [pc, #20]	; (8003f60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003f4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003f4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3714      	adds	r7, #20
 8003f56:	46bd      	mov	sp, r7
 8003f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f5c:	4770      	bx	lr
 8003f5e:	bf00      	nop
 8003f60:	40007000 	.word	0x40007000
 8003f64:	20000000 	.word	0x20000000
 8003f68:	431bde83 	.word	0x431bde83

08003f6c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	b086      	sub	sp, #24
 8003f70:	af02      	add	r7, sp, #8
 8003f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003f74:	f7fe fada 	bl	800252c <HAL_GetTick>
 8003f78:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003f80:	2301      	movs	r3, #1
 8003f82:	e063      	b.n	800404c <HAL_QSPI_Init+0xe0>
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d10b      	bne.n	8003fa8 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003f98:	6878      	ldr	r0, [r7, #4]
 8003f9a:	f7fe f881 	bl	80020a0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8003f9e:	f241 3188 	movw	r1, #5000	; 0x1388
 8003fa2:	6878      	ldr	r0, [r7, #4]
 8003fa4:	f000 faf7 	bl	8004596 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	689b      	ldr	r3, [r3, #8]
 8003fb6:	3b01      	subs	r3, #1
 8003fb8:	021a      	lsls	r2, r3, #8
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc6:	9300      	str	r3, [sp, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	2120      	movs	r1, #32
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f000 faef 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003fd8:	7afb      	ldrb	r3, [r7, #11]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d131      	bne.n	8004042 <HAL_QSPI_Init+0xd6>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003fe8:	f023 0310 	bic.w	r3, r3, #16
 8003fec:	687a      	ldr	r2, [r7, #4]
 8003fee:	6852      	ldr	r2, [r2, #4]
 8003ff0:	0611      	lsls	r1, r2, #24
 8003ff2:	687a      	ldr	r2, [r7, #4]
 8003ff4:	68d2      	ldr	r2, [r2, #12]
 8003ff6:	4311      	orrs	r1, r2
 8003ff8:	687a      	ldr	r2, [r7, #4]
 8003ffa:	6812      	ldr	r2, [r2, #0]
 8003ffc:	430b      	orrs	r3, r1
 8003ffe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <HAL_QSPI_Init+0xe8>)
 8004008:	4013      	ands	r3, r2
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	6912      	ldr	r2, [r2, #16]
 800400e:	0411      	lsls	r1, r2, #16
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	6952      	ldr	r2, [r2, #20]
 8004014:	4311      	orrs	r1, r2
 8004016:	687a      	ldr	r2, [r7, #4]
 8004018:	6992      	ldr	r2, [r2, #24]
 800401a:	4311      	orrs	r1, r2
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	6812      	ldr	r2, [r2, #0]
 8004020:	430b      	orrs	r3, r1
 8004022:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	681a      	ldr	r2, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f042 0201 	orr.w	r2, r2, #1
 8004032:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2200      	movs	r2, #0
 8004038:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 800404a:	7afb      	ldrb	r3, [r7, #11]
}
 800404c:	4618      	mov	r0, r3
 800404e:	3710      	adds	r7, #16
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	ffe0f8fe 	.word	0xffe0f8fe

08004058 <HAL_QSPI_DeInit>:
  * @brief De-Initialize the QSPI peripheral.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d101      	bne.n	800406a <HAL_QSPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e016      	b.n	8004098 <HAL_QSPI_DeInit+0x40>
  }

  /* Disable the QSPI Peripheral Clock */
  __HAL_QSPI_DISABLE(hqspi);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f022 0201 	bic.w	r2, r2, #1
 8004078:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware */
  hqspi->MspDeInitCallback(hqspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_QSPI_MspDeInit(hqspi);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f7fe f854 	bl	8002128 <HAL_QSPI_MspDeInit>
#endif

  /* Set QSPI error code to none */
  hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the QSPI state */
  hqspi->State = HAL_QSPI_STATE_RESET;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	3708      	adds	r7, #8
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}

080040a0 <HAL_QSPI_Command>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 80040a0:	b580      	push	{r7, lr}
 80040a2:	b088      	sub	sp, #32
 80040a4:	af02      	add	r7, sp, #8
 80040a6:	60f8      	str	r0, [r7, #12]
 80040a8:	60b9      	str	r1, [r7, #8]
 80040aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80040ac:	f7fe fa3e 	bl	800252c <HAL_GetTick>
 80040b0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_QSPI_Command+0x22>
 80040be:	2302      	movs	r3, #2
 80040c0:	e048      	b.n	8004154 <HAL_QSPI_Command+0xb4>
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d137      	bne.n	8004146 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2202      	movs	r2, #2
 80040e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	9300      	str	r3, [sp, #0]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	2200      	movs	r2, #0
 80040ec:	2120      	movs	r1, #32
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 fa5f 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 80040f4:	4603      	mov	r3, r0
 80040f6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80040f8:	7dfb      	ldrb	r3, [r7, #23]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d125      	bne.n	800414a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80040fe:	2200      	movs	r2, #0
 8004100:	68b9      	ldr	r1, [r7, #8]
 8004102:	68f8      	ldr	r0, [r7, #12]
 8004104:	f000 fa8c 	bl	8004620 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8004108:	68bb      	ldr	r3, [r7, #8]
 800410a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800410c:	2b00      	cmp	r3, #0
 800410e:	d115      	bne.n	800413c <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	9300      	str	r3, [sp, #0]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	2201      	movs	r2, #1
 8004118:	2102      	movs	r1, #2
 800411a:	68f8      	ldr	r0, [r7, #12]
 800411c:	f000 fa49 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8004120:	4603      	mov	r3, r0
 8004122:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004124:	7dfb      	ldrb	r3, [r7, #23]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d10f      	bne.n	800414a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	2202      	movs	r2, #2
 8004130:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800413a:	e006      	b.n	800414a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004144:	e001      	b.n	800414a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004146:	2302      	movs	r3, #2
 8004148:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	2200      	movs	r2, #0
 800414e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8004152:	7dfb      	ldrb	r3, [r7, #23]
}
 8004154:	4618      	mov	r0, r3
 8004156:	3718      	adds	r7, #24
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}

0800415c <HAL_QSPI_Transmit>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	b08a      	sub	sp, #40	; 0x28
 8004160:	af02      	add	r7, sp, #8
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004168:	2300      	movs	r3, #0
 800416a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800416c:	f7fe f9de 	bl	800252c <HAL_GetTick>
 8004170:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	3320      	adds	r3, #32
 8004178:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b01      	cmp	r3, #1
 8004184:	d101      	bne.n	800418a <HAL_QSPI_Transmit+0x2e>
 8004186:	2302      	movs	r3, #2
 8004188:	e07b      	b.n	8004282 <HAL_QSPI_Transmit+0x126>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2201      	movs	r2, #1
 800418e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b01      	cmp	r3, #1
 800419c:	d16a      	bne.n	8004274 <HAL_QSPI_Transmit+0x118>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d05b      	beq.n	8004262 <HAL_QSPI_Transmit+0x106>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	2212      	movs	r2, #18
 80041ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	691b      	ldr	r3, [r3, #16]
 80041b8:	1c5a      	adds	r2, r3, #1
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	625a      	str	r2, [r3, #36]	; 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	691b      	ldr	r3, [r3, #16]
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	695a      	ldr	r2, [r3, #20]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 80041de:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 80041e0:	e01b      	b.n	800421a <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	9300      	str	r3, [sp, #0]
 80041e6:	69bb      	ldr	r3, [r7, #24]
 80041e8:	2201      	movs	r2, #1
 80041ea:	2104      	movs	r1, #4
 80041ec:	68f8      	ldr	r0, [r7, #12]
 80041ee:	f000 f9e0 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 80041f2:	4603      	mov	r3, r0
 80041f4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80041f6:	7ffb      	ldrb	r3, [r7, #31]
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d113      	bne.n	8004224 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	69db      	ldr	r3, [r3, #28]
 8004200:	781a      	ldrb	r2, [r3, #0]
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	69db      	ldr	r3, [r3, #28]
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004214:	1e5a      	subs	r2, r3, #1
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	625a      	str	r2, [r3, #36]	; 0x24
      while(hqspi->TxXferCount > 0U)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800421e:	2b00      	cmp	r3, #0
 8004220:	d1df      	bne.n	80041e2 <HAL_QSPI_Transmit+0x86>
 8004222:	e000      	b.n	8004226 <HAL_QSPI_Transmit+0xca>
          break;
 8004224:	bf00      	nop
      }

      if (status == HAL_OK)
 8004226:	7ffb      	ldrb	r3, [r7, #31]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d115      	bne.n	8004258 <HAL_QSPI_Transmit+0xfc>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	9300      	str	r3, [sp, #0]
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	2201      	movs	r2, #1
 8004234:	2102      	movs	r1, #2
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 f9bb 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 800423c:	4603      	mov	r3, r0
 800423e:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004240:	7ffb      	ldrb	r3, [r7, #31]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d108      	bne.n	8004258 <HAL_QSPI_Transmit+0xfc>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2202      	movs	r2, #2
 800424c:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Clear Busy bit */
          status = HAL_QSPI_Abort(hqspi);
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f934 	bl	80044bc <HAL_QSPI_Abort>
 8004254:	4603      	mov	r3, r0
 8004256:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8004260:	e00a      	b.n	8004278 <HAL_QSPI_Transmit+0x11c>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004266:	f043 0208 	orr.w	r2, r3, #8
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	77fb      	strb	r3, [r7, #31]
 8004272:	e001      	b.n	8004278 <HAL_QSPI_Transmit+0x11c>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004274:	2302      	movs	r3, #2
 8004276:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2200      	movs	r2, #0
 800427c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 8004280:	7ffb      	ldrb	r3, [r7, #31]
}
 8004282:	4618      	mov	r0, r3
 8004284:	3720      	adds	r7, #32
 8004286:	46bd      	mov	sp, r7
 8004288:	bd80      	pop	{r7, pc}

0800428a <HAL_QSPI_Receive>:
  * @param Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800428a:	b580      	push	{r7, lr}
 800428c:	b08a      	sub	sp, #40	; 0x28
 800428e:	af02      	add	r7, sp, #8
 8004290:	60f8      	str	r0, [r7, #12]
 8004292:	60b9      	str	r1, [r7, #8]
 8004294:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004296:	2300      	movs	r3, #0
 8004298:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800429a:	f7fe f947 	bl	800252c <HAL_GetTick>
 800429e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	699b      	ldr	r3, [r3, #24]
 80042a6:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3320      	adds	r3, #32
 80042ae:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d101      	bne.n	80042c0 <HAL_QSPI_Receive+0x36>
 80042bc:	2302      	movs	r3, #2
 80042be:	e082      	b.n	80043c6 <HAL_QSPI_Receive+0x13c>
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b01      	cmp	r3, #1
 80042d2:	d171      	bne.n	80043b8 <HAL_QSPI_Receive+0x12e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2200      	movs	r2, #0
 80042d8:	63da      	str	r2, [r3, #60]	; 0x3c

    if(pData != NULL )
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d062      	beq.n	80043a6 <HAL_QSPI_Receive+0x11c>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2222      	movs	r2, #34	; 0x22
 80042e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	1c5a      	adds	r2, r3, #1
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	691b      	ldr	r3, [r3, #16]
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	62da      	str	r2, [r3, #44]	; 0x2c
      hqspi->pRxBuffPtr = pData;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	68ba      	ldr	r2, [r7, #8]
 8004304:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8004318:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8004322:	e01c      	b.n	800435e <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	2201      	movs	r2, #1
 800432c:	2106      	movs	r1, #6
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 f93f 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8004334:	4603      	mov	r3, r0
 8004336:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8004338:	7ffb      	ldrb	r3, [r7, #31]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d114      	bne.n	8004368 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	7812      	ldrb	r2, [r2, #0]
 8004346:	b2d2      	uxtb	r2, r2
 8004348:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	629a      	str	r2, [r3, #40]	; 0x28
        hqspi->RxXferCount--;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004358:	1e5a      	subs	r2, r3, #1
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	631a      	str	r2, [r3, #48]	; 0x30
      while(hqspi->RxXferCount > 0U)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1de      	bne.n	8004324 <HAL_QSPI_Receive+0x9a>
 8004366:	e000      	b.n	800436a <HAL_QSPI_Receive+0xe0>
          break;
 8004368:	bf00      	nop
      }

      if (status == HAL_OK)
 800436a:	7ffb      	ldrb	r3, [r7, #31]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d115      	bne.n	800439c <HAL_QSPI_Receive+0x112>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	9300      	str	r3, [sp, #0]
 8004374:	69bb      	ldr	r3, [r7, #24]
 8004376:	2201      	movs	r2, #1
 8004378:	2102      	movs	r1, #2
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 f919 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8004380:	4603      	mov	r3, r0
 8004382:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004384:	7ffb      	ldrb	r3, [r7, #31]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d108      	bne.n	800439c <HAL_QSPI_Receive+0x112>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2202      	movs	r2, #2
 8004390:	60da      	str	r2, [r3, #12]

#if  (defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx))
          /* Workaround - Extra data written in the FIFO at the end of a read transfer */
          status = HAL_QSPI_Abort(hqspi);
 8004392:	68f8      	ldr	r0, [r7, #12]
 8004394:	f000 f892 	bl	80044bc <HAL_QSPI_Abort>
 8004398:	4603      	mov	r3, r0
 800439a:	77fb      	strb	r3, [r7, #31]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80043a4:	e00a      	b.n	80043bc <HAL_QSPI_Receive+0x132>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043aa:	f043 0208 	orr.w	r2, r3, #8
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	63da      	str	r2, [r3, #60]	; 0x3c
      status = HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	77fb      	strb	r3, [r7, #31]
 80043b6:	e001      	b.n	80043bc <HAL_QSPI_Receive+0x132>
    }
  }
  else
  {
    status = HAL_BUSY;
 80043b8:	2302      	movs	r3, #2
 80043ba:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2200      	movs	r2, #0
 80043c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return status;
 80043c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3720      	adds	r7, #32
 80043ca:	46bd      	mov	sp, r7
 80043cc:	bd80      	pop	{r7, pc}

080043ce <HAL_QSPI_AutoPolling>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80043ce:	b580      	push	{r7, lr}
 80043d0:	b088      	sub	sp, #32
 80043d2:	af02      	add	r7, sp, #8
 80043d4:	60f8      	str	r0, [r7, #12]
 80043d6:	60b9      	str	r1, [r7, #8]
 80043d8:	607a      	str	r2, [r7, #4]
 80043da:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80043dc:	f7fe f8a6 	bl	800252c <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043e8:	b2db      	uxtb	r3, r3
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d101      	bne.n	80043f2 <HAL_QSPI_AutoPolling+0x24>
 80043ee:	2302      	movs	r3, #2
 80043f0:	e060      	b.n	80044b4 <HAL_QSPI_AutoPolling+0xe6>
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004400:	b2db      	uxtb	r3, r3
 8004402:	2b01      	cmp	r3, #1
 8004404:	d14f      	bne.n	80044a6 <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2200      	movs	r2, #0
 800440a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2242      	movs	r2, #66	; 0x42
 8004410:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	2200      	movs	r2, #0
 800441c:	2120      	movs	r1, #32
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f000 f8c7 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8004424:	4603      	mov	r3, r0
 8004426:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004428:	7dfb      	ldrb	r3, [r7, #23]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d13d      	bne.n	80044aa <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	6812      	ldr	r2, [r2, #0]
 8004436:	629a      	str	r2, [r3, #40]	; 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	687a      	ldr	r2, [r7, #4]
 800443e:	6852      	ldr	r2, [r2, #4]
 8004440:	625a      	str	r2, [r3, #36]	; 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	687a      	ldr	r2, [r7, #4]
 8004448:	6892      	ldr	r2, [r2, #8]
 800444a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	431a      	orrs	r2, r3
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004464:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	68da      	ldr	r2, [r3, #12]
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	629a      	str	r2, [r3, #40]	; 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 800446e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004472:	68b9      	ldr	r1, [r7, #8]
 8004474:	68f8      	ldr	r0, [r7, #12]
 8004476:	f000 f8d3 	bl	8004620 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	9300      	str	r3, [sp, #0]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	2201      	movs	r2, #1
 8004482:	2108      	movs	r1, #8
 8004484:	68f8      	ldr	r0, [r7, #12]
 8004486:	f000 f894 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 800448a:	4603      	mov	r3, r0
 800448c:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 800448e:	7dfb      	ldrb	r3, [r7, #23]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10a      	bne.n	80044aa <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	2208      	movs	r2, #8
 800449a:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2201      	movs	r2, #1
 80044a0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 80044a4:	e001      	b.n	80044aa <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80044a6:	2302      	movs	r3, #2
 80044a8:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	2200      	movs	r2, #0
 80044ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 80044b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <HAL_QSPI_Abort>:
* @brief  Abort the current transmission.
* @param  hqspi : QSPI handle
* @retval HAL status
*/
HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044c4:	2300      	movs	r3, #0
 80044c6:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80044c8:	f7fe f830 	bl	800252c <HAL_GetTick>
 80044cc:	60b8      	str	r0, [r7, #8]

  /* Check if the state is in one of the busy states */
  if (((uint32_t)hqspi->State & 0x2U) != 0U)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	f003 0302 	and.w	r3, r3, #2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d056      	beq.n	800458c <HAL_QSPI_Abort+0xd0>
  {
    /* Process unlocked */
    __HAL_UNLOCK(hqspi);
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if ((hqspi->Instance->CR & QUADSPI_CR_DMAEN) != 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d017      	beq.n	8004524 <HAL_QSPI_Abort+0x68>
    {
      /* Disable the DMA transfer by clearing the DMAEN bit in the QSPI CR register */
      CLEAR_BIT(hqspi->Instance->CR, QUADSPI_CR_DMAEN);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0204 	bic.w	r2, r2, #4
 8004502:	601a      	str	r2, [r3, #0]

      /* Abort DMA channel */
      status = HAL_DMA_Abort(hqspi->hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004508:	4618      	mov	r0, r3
 800450a:	f7fe ffaf 	bl	800346c <HAL_DMA_Abort>
 800450e:	4603      	mov	r3, r0
 8004510:	73fb      	strb	r3, [r7, #15]
      if(status != HAL_OK)
 8004512:	7bfb      	ldrb	r3, [r7, #15]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d005      	beq.n	8004524 <HAL_QSPI_Abort+0x68>
      {
        hqspi->ErrorCode |= HAL_QSPI_ERROR_DMA;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800451c:	f043 0204 	orr.w	r2, r3, #4
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }

    /* Configure QSPI: CR register with Abort request */
    SET_BIT(hqspi->Instance->CR, QUADSPI_CR_ABORT);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681a      	ldr	r2, [r3, #0]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f042 0202 	orr.w	r2, r2, #2
 8004532:	601a      	str	r2, [r3, #0]

    /* Wait until TC flag is set to go back in idle state */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, hqspi->Timeout);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004538:	9300      	str	r3, [sp, #0]
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2201      	movs	r2, #1
 800453e:	2102      	movs	r1, #2
 8004540:	6878      	ldr	r0, [r7, #4]
 8004542:	f000 f836 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 8004546:	4603      	mov	r3, r0
 8004548:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800454a:	7bfb      	ldrb	r3, [r7, #15]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10e      	bne.n	800456e <HAL_QSPI_Abort+0xb2>
    {
      __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	2202      	movs	r2, #2
 8004556:	60da      	str	r2, [r3, #12]

      /* Wait until BUSY flag is reset */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455c:	9300      	str	r3, [sp, #0]
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	2200      	movs	r2, #0
 8004562:	2120      	movs	r1, #32
 8004564:	6878      	ldr	r0, [r7, #4]
 8004566:	f000 f824 	bl	80045b2 <QSPI_WaitFlagStateUntilTimeout>
 800456a:	4603      	mov	r3, r0
 800456c:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800456e:	7bfb      	ldrb	r3, [r7, #15]
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10b      	bne.n	800458c <HAL_QSPI_Abort+0xd0>
    {
      /* Reset functional mode configuration to indirect write mode by default */
      CLEAR_BIT(hqspi->Instance->CCR, QUADSPI_CCR_FMODE);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	695a      	ldr	r2, [r3, #20]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8004582:	615a      	str	r2, [r3, #20]

      /* Update state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }
  }

  return status;
 800458c:	7bfb      	ldrb	r3, [r7, #15]
}
 800458e:	4618      	mov	r0, r3
 8004590:	3710      	adds	r7, #16
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}

08004596 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8004596:	b480      	push	{r7}
 8004598:	b083      	sub	sp, #12
 800459a:	af00      	add	r7, sp, #0
 800459c:	6078      	str	r0, [r7, #4]
 800459e:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	683a      	ldr	r2, [r7, #0]
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40
}
 80045a6:	bf00      	nop
 80045a8:	370c      	adds	r7, #12
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr

080045b2 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b084      	sub	sp, #16
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	60f8      	str	r0, [r7, #12]
 80045ba:	60b9      	str	r1, [r7, #8]
 80045bc:	603b      	str	r3, [r7, #0]
 80045be:	4613      	mov	r3, r2
 80045c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80045c2:	e01a      	b.n	80045fa <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045c4:	69bb      	ldr	r3, [r7, #24]
 80045c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80045ca:	d016      	beq.n	80045fa <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045cc:	f7fd ffae 	bl	800252c <HAL_GetTick>
 80045d0:	4602      	mov	r2, r0
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	1ad3      	subs	r3, r2, r3
 80045d6:	69ba      	ldr	r2, [r7, #24]
 80045d8:	429a      	cmp	r2, r3
 80045da:	d302      	bcc.n	80045e2 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d10b      	bne.n	80045fa <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	2204      	movs	r2, #4
 80045e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ee:	f043 0201 	orr.w	r2, r3, #1
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045f6:	2301      	movs	r3, #1
 80045f8:	e00e      	b.n	8004618 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	689a      	ldr	r2, [r3, #8]
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	4013      	ands	r3, r2
 8004604:	2b00      	cmp	r3, #0
 8004606:	bf14      	ite	ne
 8004608:	2301      	movne	r3, #1
 800460a:	2300      	moveq	r3, #0
 800460c:	b2db      	uxtb	r3, r3
 800460e:	461a      	mov	r2, r3
 8004610:	79fb      	ldrb	r3, [r7, #7]
 8004612:	429a      	cmp	r2, r3
 8004614:	d1d6      	bne.n	80045c4 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	3710      	adds	r7, #16
 800461c:	46bd      	mov	sp, r7
 800461e:	bd80      	pop	{r7, pc}

08004620 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 8004620:	b480      	push	{r7}
 8004622:	b085      	sub	sp, #20
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004630:	2b00      	cmp	r3, #0
 8004632:	d009      	beq.n	8004648 <QSPI_Config+0x28>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800463a:	d005      	beq.n	8004648 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	3a01      	subs	r2, #1
 8004646:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	699b      	ldr	r3, [r3, #24]
 800464c:	2b00      	cmp	r3, #0
 800464e:	f000 80b9 	beq.w	80047c4 <QSPI_Config+0x1a4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8004652:	68bb      	ldr	r3, [r7, #8]
 8004654:	6a1b      	ldr	r3, [r3, #32]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d05f      	beq.n	800471a <QSPI_Config+0xfa>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	68ba      	ldr	r2, [r7, #8]
 8004660:	6892      	ldr	r2, [r2, #8]
 8004662:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d031      	beq.n	80046d0 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800466c:	68bb      	ldr	r3, [r7, #8]
 800466e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004674:	431a      	orrs	r2, r3
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800467a:	431a      	orrs	r2, r3
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	431a      	orrs	r2, r3
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	695b      	ldr	r3, [r3, #20]
 8004686:	049b      	lsls	r3, r3, #18
 8004688:	431a      	orrs	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	691b      	ldr	r3, [r3, #16]
 800468e:	431a      	orrs	r2, r3
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	6a1b      	ldr	r3, [r3, #32]
 8004694:	431a      	orrs	r2, r3
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	68db      	ldr	r3, [r3, #12]
 800469a:	431a      	orrs	r2, r3
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	69db      	ldr	r3, [r3, #28]
 80046a0:	431a      	orrs	r2, r3
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	431a      	orrs	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	ea42 0103 	orr.w	r1, r2, r3
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	687a      	ldr	r2, [r7, #4]
 80046b6:	430a      	orrs	r2, r1
 80046b8:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80046c0:	f000 812e 	beq.w	8004920 <QSPI_Config+0x300>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68ba      	ldr	r2, [r7, #8]
 80046ca:	6852      	ldr	r2, [r2, #4]
 80046cc:	619a      	str	r2, [r3, #24]
                                           cmd->InstructionMode | FunctionalMode));
        }
      }
    }
  }
}
 80046ce:	e127      	b.n	8004920 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046d8:	431a      	orrs	r2, r3
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046de:	431a      	orrs	r2, r3
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e4:	431a      	orrs	r2, r3
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	049b      	lsls	r3, r3, #18
 80046ec:	431a      	orrs	r2, r3
 80046ee:	68bb      	ldr	r3, [r7, #8]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	6a1b      	ldr	r3, [r3, #32]
 80046f8:	431a      	orrs	r2, r3
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	431a      	orrs	r2, r3
 8004700:	68bb      	ldr	r3, [r7, #8]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	431a      	orrs	r2, r3
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	ea42 0103 	orr.w	r1, r2, r3
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	687a      	ldr	r2, [r7, #4]
 8004714:	430a      	orrs	r2, r1
 8004716:	615a      	str	r2, [r3, #20]
}
 8004718:	e102      	b.n	8004920 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d02e      	beq.n	8004780 <QSPI_Config+0x160>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800472a:	431a      	orrs	r2, r3
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004730:	431a      	orrs	r2, r3
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004736:	431a      	orrs	r2, r3
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	695b      	ldr	r3, [r3, #20]
 800473c:	049b      	lsls	r3, r3, #18
 800473e:	431a      	orrs	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	6a1b      	ldr	r3, [r3, #32]
 8004744:	431a      	orrs	r2, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	68db      	ldr	r3, [r3, #12]
 800474a:	431a      	orrs	r2, r3
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	69db      	ldr	r3, [r3, #28]
 8004750:	431a      	orrs	r2, r3
 8004752:	68bb      	ldr	r3, [r7, #8]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	431a      	orrs	r2, r3
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	ea42 0103 	orr.w	r1, r2, r3
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	430a      	orrs	r2, r1
 8004768:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8004770:	f000 80d6 	beq.w	8004920 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	6852      	ldr	r2, [r2, #4]
 800477c:	619a      	str	r2, [r3, #24]
}
 800477e:	e0cf      	b.n	8004920 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004788:	431a      	orrs	r2, r3
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800478e:	431a      	orrs	r2, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004794:	431a      	orrs	r2, r3
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	049b      	lsls	r3, r3, #18
 800479c:	431a      	orrs	r2, r3
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	6a1b      	ldr	r3, [r3, #32]
 80047a2:	431a      	orrs	r2, r3
 80047a4:	68bb      	ldr	r3, [r7, #8]
 80047a6:	69db      	ldr	r3, [r3, #28]
 80047a8:	431a      	orrs	r2, r3
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	699b      	ldr	r3, [r3, #24]
 80047ae:	431a      	orrs	r2, r3
 80047b0:	68bb      	ldr	r3, [r7, #8]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	ea42 0103 	orr.w	r1, r2, r3
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	687a      	ldr	r2, [r7, #4]
 80047be:	430a      	orrs	r2, r1
 80047c0:	615a      	str	r2, [r3, #20]
}
 80047c2:	e0ad      	b.n	8004920 <QSPI_Config+0x300>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80047c4:	68bb      	ldr	r3, [r7, #8]
 80047c6:	6a1b      	ldr	r3, [r3, #32]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d058      	beq.n	800487e <QSPI_Config+0x25e>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	68ba      	ldr	r2, [r7, #8]
 80047d2:	6892      	ldr	r2, [r2, #8]
 80047d4:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80047d6:	68bb      	ldr	r3, [r7, #8]
 80047d8:	69db      	ldr	r3, [r3, #28]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d02d      	beq.n	800483a <QSPI_Config+0x21a>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047e2:	68bb      	ldr	r3, [r7, #8]
 80047e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e6:	431a      	orrs	r2, r3
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047ec:	431a      	orrs	r2, r3
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	431a      	orrs	r2, r3
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	695b      	ldr	r3, [r3, #20]
 80047f8:	049b      	lsls	r3, r3, #18
 80047fa:	431a      	orrs	r2, r3
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	431a      	orrs	r2, r3
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	6a1b      	ldr	r3, [r3, #32]
 8004806:	431a      	orrs	r2, r3
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	68db      	ldr	r3, [r3, #12]
 800480c:	431a      	orrs	r2, r3
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	69db      	ldr	r3, [r3, #28]
 8004812:	431a      	orrs	r2, r3
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	699b      	ldr	r3, [r3, #24]
 8004818:	ea42 0103 	orr.w	r1, r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	687a      	ldr	r2, [r7, #4]
 8004822:	430a      	orrs	r2, r1
 8004824:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800482c:	d078      	beq.n	8004920 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	68ba      	ldr	r2, [r7, #8]
 8004834:	6852      	ldr	r2, [r2, #4]
 8004836:	619a      	str	r2, [r3, #24]
}
 8004838:	e072      	b.n	8004920 <QSPI_Config+0x300>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800483a:	68bb      	ldr	r3, [r7, #8]
 800483c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	431a      	orrs	r2, r3
 8004844:	68bb      	ldr	r3, [r7, #8]
 8004846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004848:	431a      	orrs	r2, r3
 800484a:	68bb      	ldr	r3, [r7, #8]
 800484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800484e:	431a      	orrs	r2, r3
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	049b      	lsls	r3, r3, #18
 8004856:	431a      	orrs	r2, r3
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	431a      	orrs	r2, r3
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	6a1b      	ldr	r3, [r3, #32]
 8004862:	431a      	orrs	r2, r3
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	69db      	ldr	r3, [r3, #28]
 8004868:	431a      	orrs	r2, r3
 800486a:	68bb      	ldr	r3, [r7, #8]
 800486c:	699b      	ldr	r3, [r3, #24]
 800486e:	ea42 0103 	orr.w	r1, r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	430a      	orrs	r2, r1
 800487a:	615a      	str	r2, [r3, #20]
}
 800487c:	e050      	b.n	8004920 <QSPI_Config+0x300>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	69db      	ldr	r3, [r3, #28]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d02a      	beq.n	80048dc <QSPI_Config+0x2bc>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8004886:	68bb      	ldr	r3, [r7, #8]
 8004888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800488e:	431a      	orrs	r2, r3
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004894:	431a      	orrs	r2, r3
 8004896:	68bb      	ldr	r3, [r7, #8]
 8004898:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489a:	431a      	orrs	r2, r3
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	695b      	ldr	r3, [r3, #20]
 80048a0:	049b      	lsls	r3, r3, #18
 80048a2:	431a      	orrs	r2, r3
 80048a4:	68bb      	ldr	r3, [r7, #8]
 80048a6:	6a1b      	ldr	r3, [r3, #32]
 80048a8:	431a      	orrs	r2, r3
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	431a      	orrs	r2, r3
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	69db      	ldr	r3, [r3, #28]
 80048b4:	431a      	orrs	r2, r3
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	699b      	ldr	r3, [r3, #24]
 80048ba:	ea42 0103 	orr.w	r1, r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	430a      	orrs	r2, r1
 80048c6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 80048ce:	d027      	beq.n	8004920 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	6852      	ldr	r2, [r2, #4]
 80048d8:	619a      	str	r2, [r3, #24]
}
 80048da:	e021      	b.n	8004920 <QSPI_Config+0x300>
        if (cmd->DataMode != QSPI_DATA_NONE)
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d01d      	beq.n	8004920 <QSPI_Config+0x300>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ec:	431a      	orrs	r2, r3
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80048f2:	431a      	orrs	r2, r3
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	431a      	orrs	r2, r3
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	695b      	ldr	r3, [r3, #20]
 80048fe:	049b      	lsls	r3, r3, #18
 8004900:	431a      	orrs	r2, r3
 8004902:	68bb      	ldr	r3, [r7, #8]
 8004904:	6a1b      	ldr	r3, [r3, #32]
 8004906:	431a      	orrs	r2, r3
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	69db      	ldr	r3, [r3, #28]
 800490c:	431a      	orrs	r2, r3
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	ea42 0103 	orr.w	r1, r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	430a      	orrs	r2, r1
 800491e:	615a      	str	r2, [r3, #20]
}
 8004920:	bf00      	nop
 8004922:	3714      	adds	r7, #20
 8004924:	46bd      	mov	sp, r7
 8004926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492a:	4770      	bx	lr

0800492c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b088      	sub	sp, #32
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d101      	bne.n	800493e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800493a:	2301      	movs	r3, #1
 800493c:	e3d4      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800493e:	4ba1      	ldr	r3, [pc, #644]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f003 030c 	and.w	r3, r3, #12
 8004946:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004948:	4b9e      	ldr	r3, [pc, #632]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 800494a:	68db      	ldr	r3, [r3, #12]
 800494c:	f003 0303 	and.w	r3, r3, #3
 8004950:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0310 	and.w	r3, r3, #16
 800495a:	2b00      	cmp	r3, #0
 800495c:	f000 80e4 	beq.w	8004b28 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004960:	69bb      	ldr	r3, [r7, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d007      	beq.n	8004976 <HAL_RCC_OscConfig+0x4a>
 8004966:	69bb      	ldr	r3, [r7, #24]
 8004968:	2b0c      	cmp	r3, #12
 800496a:	f040 808b 	bne.w	8004a84 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800496e:	697b      	ldr	r3, [r7, #20]
 8004970:	2b01      	cmp	r3, #1
 8004972:	f040 8087 	bne.w	8004a84 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004976:	4b93      	ldr	r3, [pc, #588]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f003 0302 	and.w	r3, r3, #2
 800497e:	2b00      	cmp	r3, #0
 8004980:	d005      	beq.n	800498e <HAL_RCC_OscConfig+0x62>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d101      	bne.n	800498e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800498a:	2301      	movs	r3, #1
 800498c:	e3ac      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6a1a      	ldr	r2, [r3, #32]
 8004992:	4b8c      	ldr	r3, [pc, #560]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0308 	and.w	r3, r3, #8
 800499a:	2b00      	cmp	r3, #0
 800499c:	d004      	beq.n	80049a8 <HAL_RCC_OscConfig+0x7c>
 800499e:	4b89      	ldr	r3, [pc, #548]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049a6:	e005      	b.n	80049b4 <HAL_RCC_OscConfig+0x88>
 80049a8:	4b86      	ldr	r3, [pc, #536]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80049ae:	091b      	lsrs	r3, r3, #4
 80049b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d223      	bcs.n	8004a00 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a1b      	ldr	r3, [r3, #32]
 80049bc:	4618      	mov	r0, r3
 80049be:	f000 fd71 	bl	80054a4 <RCC_SetFlashLatencyFromMSIRange>
 80049c2:	4603      	mov	r3, r0
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d001      	beq.n	80049cc <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80049c8:	2301      	movs	r3, #1
 80049ca:	e38d      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049cc:	4b7d      	ldr	r3, [pc, #500]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	4a7c      	ldr	r2, [pc, #496]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049d2:	f043 0308 	orr.w	r3, r3, #8
 80049d6:	6013      	str	r3, [r2, #0]
 80049d8:	4b7a      	ldr	r3, [pc, #488]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6a1b      	ldr	r3, [r3, #32]
 80049e4:	4977      	ldr	r1, [pc, #476]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049e6:	4313      	orrs	r3, r2
 80049e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ea:	4b76      	ldr	r3, [pc, #472]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049ec:	685b      	ldr	r3, [r3, #4]
 80049ee:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	69db      	ldr	r3, [r3, #28]
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	4972      	ldr	r1, [pc, #456]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	604b      	str	r3, [r1, #4]
 80049fe:	e025      	b.n	8004a4c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a00:	4b70      	ldr	r3, [pc, #448]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a6f      	ldr	r2, [pc, #444]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a06:	f043 0308 	orr.w	r3, r3, #8
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	4b6d      	ldr	r3, [pc, #436]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	496a      	ldr	r1, [pc, #424]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a1a:	4313      	orrs	r3, r2
 8004a1c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a1e:	4b69      	ldr	r3, [pc, #420]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	69db      	ldr	r3, [r3, #28]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	4965      	ldr	r1, [pc, #404]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d109      	bne.n	8004a4c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	6a1b      	ldr	r3, [r3, #32]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f000 fd31 	bl	80054a4 <RCC_SetFlashLatencyFromMSIRange>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e34d      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a4c:	f000 fc36 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8004a50:	4601      	mov	r1, r0
 8004a52:	4b5c      	ldr	r3, [pc, #368]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	091b      	lsrs	r3, r3, #4
 8004a58:	f003 030f 	and.w	r3, r3, #15
 8004a5c:	4a5a      	ldr	r2, [pc, #360]	; (8004bc8 <HAL_RCC_OscConfig+0x29c>)
 8004a5e:	5cd3      	ldrb	r3, [r2, r3]
 8004a60:	f003 031f 	and.w	r3, r3, #31
 8004a64:	fa21 f303 	lsr.w	r3, r1, r3
 8004a68:	4a58      	ldr	r2, [pc, #352]	; (8004bcc <HAL_RCC_OscConfig+0x2a0>)
 8004a6a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a6c:	4b58      	ldr	r3, [pc, #352]	; (8004bd0 <HAL_RCC_OscConfig+0x2a4>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7fd fbdf 	bl	8002234 <HAL_InitTick>
 8004a76:	4603      	mov	r3, r0
 8004a78:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a7a:	7bfb      	ldrb	r3, [r7, #15]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d052      	beq.n	8004b26 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a80:	7bfb      	ldrb	r3, [r7, #15]
 8004a82:	e331      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	699b      	ldr	r3, [r3, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d032      	beq.n	8004af2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a8c:	4b4d      	ldr	r3, [pc, #308]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	4a4c      	ldr	r2, [pc, #304]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004a92:	f043 0301 	orr.w	r3, r3, #1
 8004a96:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a98:	f7fd fd48 	bl	800252c <HAL_GetTick>
 8004a9c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004aa0:	f7fd fd44 	bl	800252c <HAL_GetTick>
 8004aa4:	4602      	mov	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b02      	cmp	r3, #2
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e31a      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004ab2:	4b44      	ldr	r3, [pc, #272]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d0f0      	beq.n	8004aa0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004abe:	4b41      	ldr	r3, [pc, #260]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	4a40      	ldr	r2, [pc, #256]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ac4:	f043 0308 	orr.w	r3, r3, #8
 8004ac8:	6013      	str	r3, [r2, #0]
 8004aca:	4b3e      	ldr	r3, [pc, #248]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	493b      	ldr	r1, [pc, #236]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ad8:	4313      	orrs	r3, r2
 8004ada:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004adc:	4b39      	ldr	r3, [pc, #228]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	021b      	lsls	r3, r3, #8
 8004aea:	4936      	ldr	r1, [pc, #216]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	604b      	str	r3, [r1, #4]
 8004af0:	e01a      	b.n	8004b28 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004af2:	4b34      	ldr	r3, [pc, #208]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a33      	ldr	r2, [pc, #204]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004af8:	f023 0301 	bic.w	r3, r3, #1
 8004afc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004afe:	f7fd fd15 	bl	800252c <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b06:	f7fd fd11 	bl	800252c <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b02      	cmp	r3, #2
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e2e7      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b18:	4b2a      	ldr	r3, [pc, #168]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f003 0302 	and.w	r3, r3, #2
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d1f0      	bne.n	8004b06 <HAL_RCC_OscConfig+0x1da>
 8004b24:	e000      	b.n	8004b28 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b26:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0301 	and.w	r3, r3, #1
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d074      	beq.n	8004c1e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d005      	beq.n	8004b46 <HAL_RCC_OscConfig+0x21a>
 8004b3a:	69bb      	ldr	r3, [r7, #24]
 8004b3c:	2b0c      	cmp	r3, #12
 8004b3e:	d10e      	bne.n	8004b5e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b40:	697b      	ldr	r3, [r7, #20]
 8004b42:	2b03      	cmp	r3, #3
 8004b44:	d10b      	bne.n	8004b5e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b46:	4b1f      	ldr	r3, [pc, #124]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d064      	beq.n	8004c1c <HAL_RCC_OscConfig+0x2f0>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d160      	bne.n	8004c1c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e2c4      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	685b      	ldr	r3, [r3, #4]
 8004b62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004b66:	d106      	bne.n	8004b76 <HAL_RCC_OscConfig+0x24a>
 8004b68:	4b16      	ldr	r3, [pc, #88]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a15      	ldr	r2, [pc, #84]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	e01d      	b.n	8004bb2 <HAL_RCC_OscConfig+0x286>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
 8004b7a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b7e:	d10c      	bne.n	8004b9a <HAL_RCC_OscConfig+0x26e>
 8004b80:	4b10      	ldr	r3, [pc, #64]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a0f      	ldr	r2, [pc, #60]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b86:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b8a:	6013      	str	r3, [r2, #0]
 8004b8c:	4b0d      	ldr	r3, [pc, #52]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	4a0c      	ldr	r2, [pc, #48]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b92:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b96:	6013      	str	r3, [r2, #0]
 8004b98:	e00b      	b.n	8004bb2 <HAL_RCC_OscConfig+0x286>
 8004b9a:	4b0a      	ldr	r3, [pc, #40]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4a09      	ldr	r2, [pc, #36]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ba0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ba4:	6013      	str	r3, [r2, #0]
 8004ba6:	4b07      	ldr	r3, [pc, #28]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4a06      	ldr	r2, [pc, #24]	; (8004bc4 <HAL_RCC_OscConfig+0x298>)
 8004bac:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004bb0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d01c      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bba:	f7fd fcb7 	bl	800252c <HAL_GetTick>
 8004bbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bc0:	e011      	b.n	8004be6 <HAL_RCC_OscConfig+0x2ba>
 8004bc2:	bf00      	nop
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	080073b4 	.word	0x080073b4
 8004bcc:	20000000 	.word	0x20000000
 8004bd0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd4:	f7fd fcaa 	bl	800252c <HAL_GetTick>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	1ad3      	subs	r3, r2, r3
 8004bde:	2b64      	cmp	r3, #100	; 0x64
 8004be0:	d901      	bls.n	8004be6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004be2:	2303      	movs	r3, #3
 8004be4:	e280      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004be6:	4baf      	ldr	r3, [pc, #700]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d0f0      	beq.n	8004bd4 <HAL_RCC_OscConfig+0x2a8>
 8004bf2:	e014      	b.n	8004c1e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bf4:	f7fd fc9a 	bl	800252c <HAL_GetTick>
 8004bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bfa:	e008      	b.n	8004c0e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bfc:	f7fd fc96 	bl	800252c <HAL_GetTick>
 8004c00:	4602      	mov	r2, r0
 8004c02:	693b      	ldr	r3, [r7, #16]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	2b64      	cmp	r3, #100	; 0x64
 8004c08:	d901      	bls.n	8004c0e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004c0a:	2303      	movs	r3, #3
 8004c0c:	e26c      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c0e:	4ba5      	ldr	r3, [pc, #660]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1f0      	bne.n	8004bfc <HAL_RCC_OscConfig+0x2d0>
 8004c1a:	e000      	b.n	8004c1e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f003 0302 	and.w	r3, r3, #2
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d060      	beq.n	8004cec <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c2a:	69bb      	ldr	r3, [r7, #24]
 8004c2c:	2b04      	cmp	r3, #4
 8004c2e:	d005      	beq.n	8004c3c <HAL_RCC_OscConfig+0x310>
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	2b0c      	cmp	r3, #12
 8004c34:	d119      	bne.n	8004c6a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d116      	bne.n	8004c6a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c3c:	4b99      	ldr	r3, [pc, #612]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d005      	beq.n	8004c54 <HAL_RCC_OscConfig+0x328>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d101      	bne.n	8004c54 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c50:	2301      	movs	r3, #1
 8004c52:	e249      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c54:	4b93      	ldr	r3, [pc, #588]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	061b      	lsls	r3, r3, #24
 8004c62:	4990      	ldr	r1, [pc, #576]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c64:	4313      	orrs	r3, r2
 8004c66:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c68:	e040      	b.n	8004cec <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d023      	beq.n	8004cba <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c72:	4b8c      	ldr	r3, [pc, #560]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a8b      	ldr	r2, [pc, #556]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c7e:	f7fd fc55 	bl	800252c <HAL_GetTick>
 8004c82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c84:	e008      	b.n	8004c98 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c86:	f7fd fc51 	bl	800252c <HAL_GetTick>
 8004c8a:	4602      	mov	r2, r0
 8004c8c:	693b      	ldr	r3, [r7, #16]
 8004c8e:	1ad3      	subs	r3, r2, r3
 8004c90:	2b02      	cmp	r3, #2
 8004c92:	d901      	bls.n	8004c98 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c94:	2303      	movs	r3, #3
 8004c96:	e227      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c98:	4b82      	ldr	r3, [pc, #520]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d0f0      	beq.n	8004c86 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ca4:	4b7f      	ldr	r3, [pc, #508]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	061b      	lsls	r3, r3, #24
 8004cb2:	497c      	ldr	r1, [pc, #496]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	604b      	str	r3, [r1, #4]
 8004cb8:	e018      	b.n	8004cec <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cba:	4b7a      	ldr	r3, [pc, #488]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	4a79      	ldr	r2, [pc, #484]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004cc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc6:	f7fd fc31 	bl	800252c <HAL_GetTick>
 8004cca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ccc:	e008      	b.n	8004ce0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cce:	f7fd fc2d 	bl	800252c <HAL_GetTick>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	693b      	ldr	r3, [r7, #16]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	2b02      	cmp	r3, #2
 8004cda:	d901      	bls.n	8004ce0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004cdc:	2303      	movs	r3, #3
 8004cde:	e203      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ce0:	4b70      	ldr	r3, [pc, #448]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d1f0      	bne.n	8004cce <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 0308 	and.w	r3, r3, #8
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d03c      	beq.n	8004d72 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	695b      	ldr	r3, [r3, #20]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d01c      	beq.n	8004d3a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d00:	4b68      	ldr	r3, [pc, #416]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d06:	4a67      	ldr	r2, [pc, #412]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d08:	f043 0301 	orr.w	r3, r3, #1
 8004d0c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d10:	f7fd fc0c 	bl	800252c <HAL_GetTick>
 8004d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d16:	e008      	b.n	8004d2a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d18:	f7fd fc08 	bl	800252c <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	693b      	ldr	r3, [r7, #16]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e1de      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d2a:	4b5e      	ldr	r3, [pc, #376]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d2c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d30:	f003 0302 	and.w	r3, r3, #2
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d0ef      	beq.n	8004d18 <HAL_RCC_OscConfig+0x3ec>
 8004d38:	e01b      	b.n	8004d72 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d3a:	4b5a      	ldr	r3, [pc, #360]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d40:	4a58      	ldr	r2, [pc, #352]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d42:	f023 0301 	bic.w	r3, r3, #1
 8004d46:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d4a:	f7fd fbef 	bl	800252c <HAL_GetTick>
 8004d4e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d50:	e008      	b.n	8004d64 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d52:	f7fd fbeb 	bl	800252c <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d901      	bls.n	8004d64 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d60:	2303      	movs	r3, #3
 8004d62:	e1c1      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d64:	4b4f      	ldr	r3, [pc, #316]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004d6a:	f003 0302 	and.w	r3, r3, #2
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d1ef      	bne.n	8004d52 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0304 	and.w	r3, r3, #4
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	f000 80a6 	beq.w	8004ecc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d80:	2300      	movs	r3, #0
 8004d82:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d84:	4b47      	ldr	r3, [pc, #284]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d10d      	bne.n	8004dac <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d90:	4b44      	ldr	r3, [pc, #272]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d94:	4a43      	ldr	r2, [pc, #268]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d9a:	6593      	str	r3, [r2, #88]	; 0x58
 8004d9c:	4b41      	ldr	r3, [pc, #260]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004d9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004da0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004da4:	60bb      	str	r3, [r7, #8]
 8004da6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004da8:	2301      	movs	r3, #1
 8004daa:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dac:	4b3e      	ldr	r3, [pc, #248]	; (8004ea8 <HAL_RCC_OscConfig+0x57c>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d118      	bne.n	8004dea <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004db8:	4b3b      	ldr	r3, [pc, #236]	; (8004ea8 <HAL_RCC_OscConfig+0x57c>)
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4a3a      	ldr	r2, [pc, #232]	; (8004ea8 <HAL_RCC_OscConfig+0x57c>)
 8004dbe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dc2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dc4:	f7fd fbb2 	bl	800252c <HAL_GetTick>
 8004dc8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dca:	e008      	b.n	8004dde <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dcc:	f7fd fbae 	bl	800252c <HAL_GetTick>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	1ad3      	subs	r3, r2, r3
 8004dd6:	2b02      	cmp	r3, #2
 8004dd8:	d901      	bls.n	8004dde <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004dda:	2303      	movs	r3, #3
 8004ddc:	e184      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dde:	4b32      	ldr	r3, [pc, #200]	; (8004ea8 <HAL_RCC_OscConfig+0x57c>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d0f0      	beq.n	8004dcc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d108      	bne.n	8004e04 <HAL_RCC_OscConfig+0x4d8>
 8004df2:	4b2c      	ldr	r3, [pc, #176]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004df8:	4a2a      	ldr	r2, [pc, #168]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004dfa:	f043 0301 	orr.w	r3, r3, #1
 8004dfe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e02:	e024      	b.n	8004e4e <HAL_RCC_OscConfig+0x522>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b05      	cmp	r3, #5
 8004e0a:	d110      	bne.n	8004e2e <HAL_RCC_OscConfig+0x502>
 8004e0c:	4b25      	ldr	r3, [pc, #148]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e12:	4a24      	ldr	r2, [pc, #144]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e14:	f043 0304 	orr.w	r3, r3, #4
 8004e18:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e1c:	4b21      	ldr	r3, [pc, #132]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e22:	4a20      	ldr	r2, [pc, #128]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e24:	f043 0301 	orr.w	r3, r3, #1
 8004e28:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e2c:	e00f      	b.n	8004e4e <HAL_RCC_OscConfig+0x522>
 8004e2e:	4b1d      	ldr	r3, [pc, #116]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e30:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e34:	4a1b      	ldr	r2, [pc, #108]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e36:	f023 0301 	bic.w	r3, r3, #1
 8004e3a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004e3e:	4b19      	ldr	r3, [pc, #100]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e44:	4a17      	ldr	r2, [pc, #92]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e46:	f023 0304 	bic.w	r3, r3, #4
 8004e4a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d016      	beq.n	8004e84 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e56:	f7fd fb69 	bl	800252c <HAL_GetTick>
 8004e5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e5c:	e00a      	b.n	8004e74 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e5e:	f7fd fb65 	bl	800252c <HAL_GetTick>
 8004e62:	4602      	mov	r2, r0
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	1ad3      	subs	r3, r2, r3
 8004e68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d901      	bls.n	8004e74 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e139      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e74:	4b0b      	ldr	r3, [pc, #44]	; (8004ea4 <HAL_RCC_OscConfig+0x578>)
 8004e76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e7a:	f003 0302 	and.w	r3, r3, #2
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d0ed      	beq.n	8004e5e <HAL_RCC_OscConfig+0x532>
 8004e82:	e01a      	b.n	8004eba <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e84:	f7fd fb52 	bl	800252c <HAL_GetTick>
 8004e88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e8a:	e00f      	b.n	8004eac <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e8c:	f7fd fb4e 	bl	800252c <HAL_GetTick>
 8004e90:	4602      	mov	r2, r0
 8004e92:	693b      	ldr	r3, [r7, #16]
 8004e94:	1ad3      	subs	r3, r2, r3
 8004e96:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d906      	bls.n	8004eac <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e122      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
 8004ea2:	bf00      	nop
 8004ea4:	40021000 	.word	0x40021000
 8004ea8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004eac:	4b90      	ldr	r3, [pc, #576]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb2:	f003 0302 	and.w	r3, r3, #2
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e8      	bne.n	8004e8c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004eba:	7ffb      	ldrb	r3, [r7, #31]
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	d105      	bne.n	8004ecc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ec0:	4b8b      	ldr	r3, [pc, #556]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ec4:	4a8a      	ldr	r2, [pc, #552]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ec6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004eca:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	f000 8108 	beq.w	80050e6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eda:	2b02      	cmp	r3, #2
 8004edc:	f040 80d0 	bne.w	8005080 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ee0:	4b83      	ldr	r3, [pc, #524]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ee2:	68db      	ldr	r3, [r3, #12]
 8004ee4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f003 0203 	and.w	r2, r3, #3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d130      	bne.n	8004f56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004efe:	3b01      	subs	r3, #1
 8004f00:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d127      	bne.n	8004f56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f10:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d11f      	bne.n	8004f56 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f1c:	687a      	ldr	r2, [r7, #4]
 8004f1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004f20:	2a07      	cmp	r2, #7
 8004f22:	bf14      	ite	ne
 8004f24:	2201      	movne	r2, #1
 8004f26:	2200      	moveq	r2, #0
 8004f28:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d113      	bne.n	8004f56 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f38:	085b      	lsrs	r3, r3, #1
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d109      	bne.n	8004f56 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f42:	697b      	ldr	r3, [r7, #20]
 8004f44:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f4c:	085b      	lsrs	r3, r3, #1
 8004f4e:	3b01      	subs	r3, #1
 8004f50:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f52:	429a      	cmp	r2, r3
 8004f54:	d06e      	beq.n	8005034 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f56:	69bb      	ldr	r3, [r7, #24]
 8004f58:	2b0c      	cmp	r3, #12
 8004f5a:	d069      	beq.n	8005030 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f5c:	4b64      	ldr	r3, [pc, #400]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d105      	bne.n	8004f74 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f68:	4b61      	ldr	r3, [pc, #388]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d001      	beq.n	8004f78 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f74:	2301      	movs	r3, #1
 8004f76:	e0b7      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f78:	4b5d      	ldr	r3, [pc, #372]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a5c      	ldr	r2, [pc, #368]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004f7e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f82:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f84:	f7fd fad2 	bl	800252c <HAL_GetTick>
 8004f88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f8a:	e008      	b.n	8004f9e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f8c:	f7fd face 	bl	800252c <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e0a4      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f9e:	4b54      	ldr	r3, [pc, #336]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d1f0      	bne.n	8004f8c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004faa:	4b51      	ldr	r3, [pc, #324]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004fac:	68da      	ldr	r2, [r3, #12]
 8004fae:	4b51      	ldr	r3, [pc, #324]	; (80050f4 <HAL_RCC_OscConfig+0x7c8>)
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	687a      	ldr	r2, [r7, #4]
 8004fb4:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004fba:	3a01      	subs	r2, #1
 8004fbc:	0112      	lsls	r2, r2, #4
 8004fbe:	4311      	orrs	r1, r2
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004fc4:	0212      	lsls	r2, r2, #8
 8004fc6:	4311      	orrs	r1, r2
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004fcc:	0852      	lsrs	r2, r2, #1
 8004fce:	3a01      	subs	r2, #1
 8004fd0:	0552      	lsls	r2, r2, #21
 8004fd2:	4311      	orrs	r1, r2
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004fd8:	0852      	lsrs	r2, r2, #1
 8004fda:	3a01      	subs	r2, #1
 8004fdc:	0652      	lsls	r2, r2, #25
 8004fde:	4311      	orrs	r1, r2
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fe4:	0912      	lsrs	r2, r2, #4
 8004fe6:	0452      	lsls	r2, r2, #17
 8004fe8:	430a      	orrs	r2, r1
 8004fea:	4941      	ldr	r1, [pc, #260]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ff0:	4b3f      	ldr	r3, [pc, #252]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a3e      	ldr	r2, [pc, #248]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ff6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ffa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004ffc:	4b3c      	ldr	r3, [pc, #240]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	4a3b      	ldr	r2, [pc, #236]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005002:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005006:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005008:	f7fd fa90 	bl	800252c <HAL_GetTick>
 800500c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800500e:	e008      	b.n	8005022 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005010:	f7fd fa8c 	bl	800252c <HAL_GetTick>
 8005014:	4602      	mov	r2, r0
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	1ad3      	subs	r3, r2, r3
 800501a:	2b02      	cmp	r3, #2
 800501c:	d901      	bls.n	8005022 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800501e:	2303      	movs	r3, #3
 8005020:	e062      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005022:	4b33      	ldr	r3, [pc, #204]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800502a:	2b00      	cmp	r3, #0
 800502c:	d0f0      	beq.n	8005010 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800502e:	e05a      	b.n	80050e6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005030:	2301      	movs	r3, #1
 8005032:	e059      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005034:	4b2e      	ldr	r3, [pc, #184]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800503c:	2b00      	cmp	r3, #0
 800503e:	d152      	bne.n	80050e6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005040:	4b2b      	ldr	r3, [pc, #172]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a2a      	ldr	r2, [pc, #168]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005046:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800504a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800504c:	4b28      	ldr	r3, [pc, #160]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	4a27      	ldr	r2, [pc, #156]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005052:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005056:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005058:	f7fd fa68 	bl	800252c <HAL_GetTick>
 800505c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800505e:	e008      	b.n	8005072 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005060:	f7fd fa64 	bl	800252c <HAL_GetTick>
 8005064:	4602      	mov	r2, r0
 8005066:	693b      	ldr	r3, [r7, #16]
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	2b02      	cmp	r3, #2
 800506c:	d901      	bls.n	8005072 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800506e:	2303      	movs	r3, #3
 8005070:	e03a      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005072:	4b1f      	ldr	r3, [pc, #124]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0f0      	beq.n	8005060 <HAL_RCC_OscConfig+0x734>
 800507e:	e032      	b.n	80050e6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005080:	69bb      	ldr	r3, [r7, #24]
 8005082:	2b0c      	cmp	r3, #12
 8005084:	d02d      	beq.n	80050e2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005086:	4b1a      	ldr	r3, [pc, #104]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a19      	ldr	r2, [pc, #100]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 800508c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005090:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8005092:	4b17      	ldr	r3, [pc, #92]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d105      	bne.n	80050aa <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800509e:	4b14      	ldr	r3, [pc, #80]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	4a13      	ldr	r2, [pc, #76]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 80050a4:	f023 0303 	bic.w	r3, r3, #3
 80050a8:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80050aa:	4b11      	ldr	r3, [pc, #68]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 80050ac:	68db      	ldr	r3, [r3, #12]
 80050ae:	4a10      	ldr	r2, [pc, #64]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 80050b0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80050b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050b8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ba:	f7fd fa37 	bl	800252c <HAL_GetTick>
 80050be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050c0:	e008      	b.n	80050d4 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050c2:	f7fd fa33 	bl	800252c <HAL_GetTick>
 80050c6:	4602      	mov	r2, r0
 80050c8:	693b      	ldr	r3, [r7, #16]
 80050ca:	1ad3      	subs	r3, r2, r3
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d901      	bls.n	80050d4 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 80050d0:	2303      	movs	r3, #3
 80050d2:	e009      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050d4:	4b06      	ldr	r3, [pc, #24]	; (80050f0 <HAL_RCC_OscConfig+0x7c4>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d1f0      	bne.n	80050c2 <HAL_RCC_OscConfig+0x796>
 80050e0:	e001      	b.n	80050e6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e000      	b.n	80050e8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80050e6:	2300      	movs	r3, #0
}
 80050e8:	4618      	mov	r0, r3
 80050ea:	3720      	adds	r7, #32
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40021000 	.word	0x40021000
 80050f4:	f99d808c 	.word	0xf99d808c

080050f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b084      	sub	sp, #16
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
 8005100:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d101      	bne.n	800510c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	e0c8      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800510c:	4b66      	ldr	r3, [pc, #408]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f003 0307 	and.w	r3, r3, #7
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	429a      	cmp	r2, r3
 8005118:	d910      	bls.n	800513c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800511a:	4b63      	ldr	r3, [pc, #396]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f023 0207 	bic.w	r2, r3, #7
 8005122:	4961      	ldr	r1, [pc, #388]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	4313      	orrs	r3, r2
 8005128:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800512a:	4b5f      	ldr	r3, [pc, #380]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0307 	and.w	r3, r3, #7
 8005132:	683a      	ldr	r2, [r7, #0]
 8005134:	429a      	cmp	r2, r3
 8005136:	d001      	beq.n	800513c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	e0b0      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d04c      	beq.n	80051e2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	2b03      	cmp	r3, #3
 800514e:	d107      	bne.n	8005160 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005150:	4b56      	ldr	r3, [pc, #344]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005158:	2b00      	cmp	r3, #0
 800515a:	d121      	bne.n	80051a0 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800515c:	2301      	movs	r3, #1
 800515e:	e09e      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d107      	bne.n	8005178 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005168:	4b50      	ldr	r3, [pc, #320]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005170:	2b00      	cmp	r3, #0
 8005172:	d115      	bne.n	80051a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e092      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d107      	bne.n	8005190 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005180:	4b4a      	ldr	r3, [pc, #296]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d109      	bne.n	80051a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800518c:	2301      	movs	r3, #1
 800518e:	e086      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005190:	4b46      	ldr	r3, [pc, #280]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005198:	2b00      	cmp	r3, #0
 800519a:	d101      	bne.n	80051a0 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e07e      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80051a0:	4b42      	ldr	r3, [pc, #264]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f023 0203 	bic.w	r2, r3, #3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	493f      	ldr	r1, [pc, #252]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 80051ae:	4313      	orrs	r3, r2
 80051b0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051b2:	f7fd f9bb 	bl	800252c <HAL_GetTick>
 80051b6:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051b8:	e00a      	b.n	80051d0 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051ba:	f7fd f9b7 	bl	800252c <HAL_GetTick>
 80051be:	4602      	mov	r2, r0
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	1ad3      	subs	r3, r2, r3
 80051c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d901      	bls.n	80051d0 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80051cc:	2303      	movs	r3, #3
 80051ce:	e066      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051d0:	4b36      	ldr	r3, [pc, #216]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 80051d2:	689b      	ldr	r3, [r3, #8]
 80051d4:	f003 020c 	and.w	r2, r3, #12
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	429a      	cmp	r2, r3
 80051e0:	d1eb      	bne.n	80051ba <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d008      	beq.n	8005200 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051ee:	4b2f      	ldr	r3, [pc, #188]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 80051f0:	689b      	ldr	r3, [r3, #8]
 80051f2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	492c      	ldr	r1, [pc, #176]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 80051fc:	4313      	orrs	r3, r2
 80051fe:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005200:	4b29      	ldr	r3, [pc, #164]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f003 0307 	and.w	r3, r3, #7
 8005208:	683a      	ldr	r2, [r7, #0]
 800520a:	429a      	cmp	r2, r3
 800520c:	d210      	bcs.n	8005230 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800520e:	4b26      	ldr	r3, [pc, #152]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f023 0207 	bic.w	r2, r3, #7
 8005216:	4924      	ldr	r1, [pc, #144]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	4313      	orrs	r3, r2
 800521c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800521e:	4b22      	ldr	r3, [pc, #136]	; (80052a8 <HAL_RCC_ClockConfig+0x1b0>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	429a      	cmp	r2, r3
 800522a:	d001      	beq.n	8005230 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e036      	b.n	800529e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f003 0304 	and.w	r3, r3, #4
 8005238:	2b00      	cmp	r3, #0
 800523a:	d008      	beq.n	800524e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800523c:	4b1b      	ldr	r3, [pc, #108]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	4918      	ldr	r1, [pc, #96]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 800524a:	4313      	orrs	r3, r2
 800524c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	2b00      	cmp	r3, #0
 8005258:	d009      	beq.n	800526e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800525a:	4b14      	ldr	r3, [pc, #80]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	691b      	ldr	r3, [r3, #16]
 8005266:	00db      	lsls	r3, r3, #3
 8005268:	4910      	ldr	r1, [pc, #64]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 800526a:	4313      	orrs	r3, r2
 800526c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800526e:	f000 f825 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8005272:	4601      	mov	r1, r0
 8005274:	4b0d      	ldr	r3, [pc, #52]	; (80052ac <HAL_RCC_ClockConfig+0x1b4>)
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	091b      	lsrs	r3, r3, #4
 800527a:	f003 030f 	and.w	r3, r3, #15
 800527e:	4a0c      	ldr	r2, [pc, #48]	; (80052b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005280:	5cd3      	ldrb	r3, [r2, r3]
 8005282:	f003 031f 	and.w	r3, r3, #31
 8005286:	fa21 f303 	lsr.w	r3, r1, r3
 800528a:	4a0a      	ldr	r2, [pc, #40]	; (80052b4 <HAL_RCC_ClockConfig+0x1bc>)
 800528c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800528e:	4b0a      	ldr	r3, [pc, #40]	; (80052b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	4618      	mov	r0, r3
 8005294:	f7fc ffce 	bl	8002234 <HAL_InitTick>
 8005298:	4603      	mov	r3, r0
 800529a:	72fb      	strb	r3, [r7, #11]

  return status;
 800529c:	7afb      	ldrb	r3, [r7, #11]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40022000 	.word	0x40022000
 80052ac:	40021000 	.word	0x40021000
 80052b0:	080073b4 	.word	0x080073b4
 80052b4:	20000000 	.word	0x20000000
 80052b8:	20000004 	.word	0x20000004

080052bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052bc:	b480      	push	{r7}
 80052be:	b089      	sub	sp, #36	; 0x24
 80052c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80052c2:	2300      	movs	r3, #0
 80052c4:	61fb      	str	r3, [r7, #28]
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052ca:	4b3d      	ldr	r3, [pc, #244]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 030c 	and.w	r3, r3, #12
 80052d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052d4:	4b3a      	ldr	r3, [pc, #232]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 80052d6:	68db      	ldr	r3, [r3, #12]
 80052d8:	f003 0303 	and.w	r3, r3, #3
 80052dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d005      	beq.n	80052f0 <HAL_RCC_GetSysClockFreq+0x34>
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	2b0c      	cmp	r3, #12
 80052e8:	d121      	bne.n	800532e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d11e      	bne.n	800532e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052f0:	4b33      	ldr	r3, [pc, #204]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0308 	and.w	r3, r3, #8
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d107      	bne.n	800530c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052fc:	4b30      	ldr	r3, [pc, #192]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 80052fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005302:	0a1b      	lsrs	r3, r3, #8
 8005304:	f003 030f 	and.w	r3, r3, #15
 8005308:	61fb      	str	r3, [r7, #28]
 800530a:	e005      	b.n	8005318 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800530c:	4b2c      	ldr	r3, [pc, #176]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	091b      	lsrs	r3, r3, #4
 8005312:	f003 030f 	and.w	r3, r3, #15
 8005316:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005318:	4a2a      	ldr	r2, [pc, #168]	; (80053c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800531a:	69fb      	ldr	r3, [r7, #28]
 800531c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005320:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10d      	bne.n	8005344 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005328:	69fb      	ldr	r3, [r7, #28]
 800532a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800532c:	e00a      	b.n	8005344 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800532e:	693b      	ldr	r3, [r7, #16]
 8005330:	2b04      	cmp	r3, #4
 8005332:	d102      	bne.n	800533a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005334:	4b24      	ldr	r3, [pc, #144]	; (80053c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005336:	61bb      	str	r3, [r7, #24]
 8005338:	e004      	b.n	8005344 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	2b08      	cmp	r3, #8
 800533e:	d101      	bne.n	8005344 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005340:	4b22      	ldr	r3, [pc, #136]	; (80053cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005342:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005344:	693b      	ldr	r3, [r7, #16]
 8005346:	2b0c      	cmp	r3, #12
 8005348:	d133      	bne.n	80053b2 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800534a:	4b1d      	ldr	r3, [pc, #116]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 800534c:	68db      	ldr	r3, [r3, #12]
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	2b02      	cmp	r3, #2
 8005358:	d002      	beq.n	8005360 <HAL_RCC_GetSysClockFreq+0xa4>
 800535a:	2b03      	cmp	r3, #3
 800535c:	d003      	beq.n	8005366 <HAL_RCC_GetSysClockFreq+0xaa>
 800535e:	e005      	b.n	800536c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005360:	4b19      	ldr	r3, [pc, #100]	; (80053c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005362:	617b      	str	r3, [r7, #20]
      break;
 8005364:	e005      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005366:	4b19      	ldr	r3, [pc, #100]	; (80053cc <HAL_RCC_GetSysClockFreq+0x110>)
 8005368:	617b      	str	r3, [r7, #20]
      break;
 800536a:	e002      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	617b      	str	r3, [r7, #20]
      break;
 8005370:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005372:	4b13      	ldr	r3, [pc, #76]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	091b      	lsrs	r3, r3, #4
 8005378:	f003 0307 	and.w	r3, r3, #7
 800537c:	3301      	adds	r3, #1
 800537e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005380:	4b0f      	ldr	r3, [pc, #60]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 8005382:	68db      	ldr	r3, [r3, #12]
 8005384:	0a1b      	lsrs	r3, r3, #8
 8005386:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800538a:	697a      	ldr	r2, [r7, #20]
 800538c:	fb02 f203 	mul.w	r2, r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	fbb2 f3f3 	udiv	r3, r2, r3
 8005396:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005398:	4b09      	ldr	r3, [pc, #36]	; (80053c0 <HAL_RCC_GetSysClockFreq+0x104>)
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	0e5b      	lsrs	r3, r3, #25
 800539e:	f003 0303 	and.w	r3, r3, #3
 80053a2:	3301      	adds	r3, #1
 80053a4:	005b      	lsls	r3, r3, #1
 80053a6:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053a8:	697a      	ldr	r2, [r7, #20]
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b0:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80053b2:	69bb      	ldr	r3, [r7, #24]
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3724      	adds	r7, #36	; 0x24
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr
 80053c0:	40021000 	.word	0x40021000
 80053c4:	080073cc 	.word	0x080073cc
 80053c8:	00f42400 	.word	0x00f42400
 80053cc:	007a1200 	.word	0x007a1200

080053d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053d0:	b480      	push	{r7}
 80053d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053d4:	4b03      	ldr	r3, [pc, #12]	; (80053e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80053d6:	681b      	ldr	r3, [r3, #0]
}
 80053d8:	4618      	mov	r0, r3
 80053da:	46bd      	mov	sp, r7
 80053dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20000000 	.word	0x20000000

080053e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053ec:	f7ff fff0 	bl	80053d0 <HAL_RCC_GetHCLKFreq>
 80053f0:	4601      	mov	r1, r0
 80053f2:	4b06      	ldr	r3, [pc, #24]	; (800540c <HAL_RCC_GetPCLK1Freq+0x24>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	0a1b      	lsrs	r3, r3, #8
 80053f8:	f003 0307 	and.w	r3, r3, #7
 80053fc:	4a04      	ldr	r2, [pc, #16]	; (8005410 <HAL_RCC_GetPCLK1Freq+0x28>)
 80053fe:	5cd3      	ldrb	r3, [r2, r3]
 8005400:	f003 031f 	and.w	r3, r3, #31
 8005404:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005408:	4618      	mov	r0, r3
 800540a:	bd80      	pop	{r7, pc}
 800540c:	40021000 	.word	0x40021000
 8005410:	080073c4 	.word	0x080073c4

08005414 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005418:	f7ff ffda 	bl	80053d0 <HAL_RCC_GetHCLKFreq>
 800541c:	4601      	mov	r1, r0
 800541e:	4b06      	ldr	r3, [pc, #24]	; (8005438 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	0adb      	lsrs	r3, r3, #11
 8005424:	f003 0307 	and.w	r3, r3, #7
 8005428:	4a04      	ldr	r2, [pc, #16]	; (800543c <HAL_RCC_GetPCLK2Freq+0x28>)
 800542a:	5cd3      	ldrb	r3, [r2, r3]
 800542c:	f003 031f 	and.w	r3, r3, #31
 8005430:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005434:	4618      	mov	r0, r3
 8005436:	bd80      	pop	{r7, pc}
 8005438:	40021000 	.word	0x40021000
 800543c:	080073c4 	.word	0x080073c4

08005440 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
 8005448:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	220f      	movs	r2, #15
 800544e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005450:	4b12      	ldr	r3, [pc, #72]	; (800549c <HAL_RCC_GetClockConfig+0x5c>)
 8005452:	689b      	ldr	r3, [r3, #8]
 8005454:	f003 0203 	and.w	r2, r3, #3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800545c:	4b0f      	ldr	r3, [pc, #60]	; (800549c <HAL_RCC_GetClockConfig+0x5c>)
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005468:	4b0c      	ldr	r3, [pc, #48]	; (800549c <HAL_RCC_GetClockConfig+0x5c>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005474:	4b09      	ldr	r3, [pc, #36]	; (800549c <HAL_RCC_GetClockConfig+0x5c>)
 8005476:	689b      	ldr	r3, [r3, #8]
 8005478:	08db      	lsrs	r3, r3, #3
 800547a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005482:	4b07      	ldr	r3, [pc, #28]	; (80054a0 <HAL_RCC_GetClockConfig+0x60>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f003 0207 	and.w	r2, r3, #7
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	601a      	str	r2, [r3, #0]
}
 800548e:	bf00      	nop
 8005490:	370c      	adds	r7, #12
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr
 800549a:	bf00      	nop
 800549c:	40021000 	.word	0x40021000
 80054a0:	40022000 	.word	0x40022000

080054a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b086      	sub	sp, #24
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054ac:	2300      	movs	r3, #0
 80054ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054b0:	4b2a      	ldr	r3, [pc, #168]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d003      	beq.n	80054c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054bc:	f7fe fcf2 	bl	8003ea4 <HAL_PWREx_GetVoltageRange>
 80054c0:	6178      	str	r0, [r7, #20]
 80054c2:	e014      	b.n	80054ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054c4:	4b25      	ldr	r3, [pc, #148]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c8:	4a24      	ldr	r2, [pc, #144]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054ce:	6593      	str	r3, [r2, #88]	; 0x58
 80054d0:	4b22      	ldr	r3, [pc, #136]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054d8:	60fb      	str	r3, [r7, #12]
 80054da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054dc:	f7fe fce2 	bl	8003ea4 <HAL_PWREx_GetVoltageRange>
 80054e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054e2:	4b1e      	ldr	r3, [pc, #120]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054e6:	4a1d      	ldr	r2, [pc, #116]	; (800555c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ec:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054f4:	d10b      	bne.n	800550e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b80      	cmp	r3, #128	; 0x80
 80054fa:	d919      	bls.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2ba0      	cmp	r3, #160	; 0xa0
 8005500:	d902      	bls.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005502:	2302      	movs	r3, #2
 8005504:	613b      	str	r3, [r7, #16]
 8005506:	e013      	b.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005508:	2301      	movs	r3, #1
 800550a:	613b      	str	r3, [r7, #16]
 800550c:	e010      	b.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	2b80      	cmp	r3, #128	; 0x80
 8005512:	d902      	bls.n	800551a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005514:	2303      	movs	r3, #3
 8005516:	613b      	str	r3, [r7, #16]
 8005518:	e00a      	b.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b80      	cmp	r3, #128	; 0x80
 800551e:	d102      	bne.n	8005526 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005520:	2302      	movs	r3, #2
 8005522:	613b      	str	r3, [r7, #16]
 8005524:	e004      	b.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2b70      	cmp	r3, #112	; 0x70
 800552a:	d101      	bne.n	8005530 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800552c:	2301      	movs	r3, #1
 800552e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005530:	4b0b      	ldr	r3, [pc, #44]	; (8005560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f023 0207 	bic.w	r2, r3, #7
 8005538:	4909      	ldr	r1, [pc, #36]	; (8005560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	4313      	orrs	r3, r2
 800553e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005540:	4b07      	ldr	r3, [pc, #28]	; (8005560 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0307 	and.w	r3, r3, #7
 8005548:	693a      	ldr	r2, [r7, #16]
 800554a:	429a      	cmp	r2, r3
 800554c:	d001      	beq.n	8005552 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e000      	b.n	8005554 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3718      	adds	r7, #24
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}
 800555c:	40021000 	.word	0x40021000
 8005560:	40022000 	.word	0x40022000

08005564 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b086      	sub	sp, #24
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800556c:	2300      	movs	r3, #0
 800556e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005570:	2300      	movs	r3, #0
 8005572:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800557c:	2b00      	cmp	r3, #0
 800557e:	d03f      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005584:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005588:	d01c      	beq.n	80055c4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800558a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800558e:	d802      	bhi.n	8005596 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8005590:	2b00      	cmp	r3, #0
 8005592:	d00e      	beq.n	80055b2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8005594:	e01f      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8005596:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800559a:	d003      	beq.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800559c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80055a0:	d01c      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x78>
 80055a2:	e018      	b.n	80055d6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055a4:	4b85      	ldr	r3, [pc, #532]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	4a84      	ldr	r2, [pc, #528]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055ae:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055b0:	e015      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	3304      	adds	r3, #4
 80055b6:	2100      	movs	r1, #0
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 fab9 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 80055be:	4603      	mov	r3, r0
 80055c0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055c2:	e00c      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	3320      	adds	r3, #32
 80055c8:	2100      	movs	r1, #0
 80055ca:	4618      	mov	r0, r3
 80055cc:	f000 fba0 	bl	8005d10 <RCCEx_PLLSAI2_Config>
 80055d0:	4603      	mov	r3, r0
 80055d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055d4:	e003      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	74fb      	strb	r3, [r7, #19]
      break;
 80055da:	e000      	b.n	80055de <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80055dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055de:	7cfb      	ldrb	r3, [r7, #19]
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d10b      	bne.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055e4:	4b75      	ldr	r3, [pc, #468]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80055ea:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80055f2:	4972      	ldr	r1, [pc, #456]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80055fa:	e001      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055fc:	7cfb      	ldrb	r3, [r7, #19]
 80055fe:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005608:	2b00      	cmp	r3, #0
 800560a:	d03f      	beq.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005610:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005614:	d01c      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005616:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800561a:	d802      	bhi.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800561c:	2b00      	cmp	r3, #0
 800561e:	d00e      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005620:	e01f      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005622:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005626:	d003      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8005628:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800562c:	d01c      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800562e:	e018      	b.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005630:	4b62      	ldr	r3, [pc, #392]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005632:	68db      	ldr	r3, [r3, #12]
 8005634:	4a61      	ldr	r2, [pc, #388]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005636:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800563a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800563c:	e015      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	3304      	adds	r3, #4
 8005642:	2100      	movs	r1, #0
 8005644:	4618      	mov	r0, r3
 8005646:	f000 fa73 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 800564a:	4603      	mov	r3, r0
 800564c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800564e:	e00c      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	3320      	adds	r3, #32
 8005654:	2100      	movs	r1, #0
 8005656:	4618      	mov	r0, r3
 8005658:	f000 fb5a 	bl	8005d10 <RCCEx_PLLSAI2_Config>
 800565c:	4603      	mov	r3, r0
 800565e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005660:	e003      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005662:	2301      	movs	r3, #1
 8005664:	74fb      	strb	r3, [r7, #19]
      break;
 8005666:	e000      	b.n	800566a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8005668:	bf00      	nop
    }

    if(ret == HAL_OK)
 800566a:	7cfb      	ldrb	r3, [r7, #19]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d10b      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005670:	4b52      	ldr	r3, [pc, #328]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005672:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005676:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800567e:	494f      	ldr	r1, [pc, #316]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005680:	4313      	orrs	r3, r2
 8005682:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005686:	e001      	b.n	800568c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005688:	7cfb      	ldrb	r3, [r7, #19]
 800568a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005694:	2b00      	cmp	r3, #0
 8005696:	f000 80a0 	beq.w	80057da <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800569a:	2300      	movs	r3, #0
 800569c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800569e:	4b47      	ldr	r3, [pc, #284]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d101      	bne.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0x14a>
 80056aa:	2301      	movs	r3, #1
 80056ac:	e000      	b.n	80056b0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80056ae:	2300      	movs	r3, #0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00d      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056b4:	4b41      	ldr	r3, [pc, #260]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056b8:	4a40      	ldr	r2, [pc, #256]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056be:	6593      	str	r3, [r2, #88]	; 0x58
 80056c0:	4b3e      	ldr	r3, [pc, #248]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80056c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80056c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80056c8:	60bb      	str	r3, [r7, #8]
 80056ca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056cc:	2301      	movs	r3, #1
 80056ce:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056d0:	4b3b      	ldr	r3, [pc, #236]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	4a3a      	ldr	r2, [pc, #232]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80056da:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056dc:	f7fc ff26 	bl	800252c <HAL_GetTick>
 80056e0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056e2:	e009      	b.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056e4:	f7fc ff22 	bl	800252c <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d902      	bls.n	80056f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	74fb      	strb	r3, [r7, #19]
        break;
 80056f6:	e005      	b.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056f8:	4b31      	ldr	r3, [pc, #196]	; (80057c0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005700:	2b00      	cmp	r3, #0
 8005702:	d0ef      	beq.n	80056e4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8005704:	7cfb      	ldrb	r3, [r7, #19]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d15c      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800570a:	4b2c      	ldr	r3, [pc, #176]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800570c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005710:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005714:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005716:	697b      	ldr	r3, [r7, #20]
 8005718:	2b00      	cmp	r3, #0
 800571a:	d01f      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	429a      	cmp	r2, r3
 8005726:	d019      	beq.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005728:	4b24      	ldr	r3, [pc, #144]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800572a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800572e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005732:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005734:	4b21      	ldr	r3, [pc, #132]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005736:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800573a:	4a20      	ldr	r2, [pc, #128]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800573c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005740:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005744:	4b1d      	ldr	r3, [pc, #116]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005746:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800574a:	4a1c      	ldr	r2, [pc, #112]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800574c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005750:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005754:	4a19      	ldr	r2, [pc, #100]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	f003 0301 	and.w	r3, r3, #1
 8005762:	2b00      	cmp	r3, #0
 8005764:	d016      	beq.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005766:	f7fc fee1 	bl	800252c <HAL_GetTick>
 800576a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800576c:	e00b      	b.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800576e:	f7fc fedd 	bl	800252c <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	f241 3288 	movw	r2, #5000	; 0x1388
 800577c:	4293      	cmp	r3, r2
 800577e:	d902      	bls.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	74fb      	strb	r3, [r7, #19]
            break;
 8005784:	e006      	b.n	8005794 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005786:	4b0d      	ldr	r3, [pc, #52]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8005788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d0ec      	beq.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8005794:	7cfb      	ldrb	r3, [r7, #19]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d10c      	bne.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800579a:	4b08      	ldr	r3, [pc, #32]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800579c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057a0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80057aa:	4904      	ldr	r1, [pc, #16]	; (80057bc <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80057b2:	e009      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057b4:	7cfb      	ldrb	r3, [r7, #19]
 80057b6:	74bb      	strb	r3, [r7, #18]
 80057b8:	e006      	b.n	80057c8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80057ba:	bf00      	nop
 80057bc:	40021000 	.word	0x40021000
 80057c0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057c4:	7cfb      	ldrb	r3, [r7, #19]
 80057c6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057c8:	7c7b      	ldrb	r3, [r7, #17]
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d105      	bne.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057ce:	4b9e      	ldr	r3, [pc, #632]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057d2:	4a9d      	ldr	r2, [pc, #628]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80057d8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f003 0301 	and.w	r3, r3, #1
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00a      	beq.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057e6:	4b98      	ldr	r3, [pc, #608]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ec:	f023 0203 	bic.w	r2, r3, #3
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f4:	4994      	ldr	r1, [pc, #592]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80057f6:	4313      	orrs	r3, r2
 80057f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f003 0302 	and.w	r3, r3, #2
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00a      	beq.n	800581e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005808:	4b8f      	ldr	r3, [pc, #572]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800580a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800580e:	f023 020c 	bic.w	r2, r3, #12
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005816:	498c      	ldr	r1, [pc, #560]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005818:	4313      	orrs	r3, r2
 800581a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0304 	and.w	r3, r3, #4
 8005826:	2b00      	cmp	r3, #0
 8005828:	d00a      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800582a:	4b87      	ldr	r3, [pc, #540]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800582c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005830:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005838:	4983      	ldr	r1, [pc, #524]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f003 0308 	and.w	r3, r3, #8
 8005848:	2b00      	cmp	r3, #0
 800584a:	d00a      	beq.n	8005862 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800584c:	4b7e      	ldr	r3, [pc, #504]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800584e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005852:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800585a:	497b      	ldr	r1, [pc, #492]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800585c:	4313      	orrs	r3, r2
 800585e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0310 	and.w	r3, r3, #16
 800586a:	2b00      	cmp	r3, #0
 800586c:	d00a      	beq.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800586e:	4b76      	ldr	r3, [pc, #472]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005870:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005874:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800587c:	4972      	ldr	r1, [pc, #456]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800587e:	4313      	orrs	r3, r2
 8005880:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 0320 	and.w	r3, r3, #32
 800588c:	2b00      	cmp	r3, #0
 800588e:	d00a      	beq.n	80058a6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005890:	4b6d      	ldr	r3, [pc, #436]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005892:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005896:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800589e:	496a      	ldr	r1, [pc, #424]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d00a      	beq.n	80058c8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058b2:	4b65      	ldr	r3, [pc, #404]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058c0:	4961      	ldr	r1, [pc, #388]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058c2:	4313      	orrs	r3, r2
 80058c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d00a      	beq.n	80058ea <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058d4:	4b5c      	ldr	r3, [pc, #368]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80058e2:	4959      	ldr	r1, [pc, #356]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058e4:	4313      	orrs	r3, r2
 80058e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d00a      	beq.n	800590c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80058f6:	4b54      	ldr	r3, [pc, #336]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80058f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058fc:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005904:	4950      	ldr	r1, [pc, #320]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005906:	4313      	orrs	r3, r2
 8005908:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005914:	2b00      	cmp	r3, #0
 8005916:	d00a      	beq.n	800592e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005918:	4b4b      	ldr	r3, [pc, #300]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800591a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800591e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005926:	4948      	ldr	r1, [pc, #288]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005928:	4313      	orrs	r3, r2
 800592a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005936:	2b00      	cmp	r3, #0
 8005938:	d00a      	beq.n	8005950 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800593a:	4b43      	ldr	r3, [pc, #268]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800593c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005940:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005948:	493f      	ldr	r1, [pc, #252]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800594a:	4313      	orrs	r3, r2
 800594c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d028      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800595c:	4b3a      	ldr	r3, [pc, #232]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800595e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005962:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800596a:	4937      	ldr	r1, [pc, #220]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800596c:	4313      	orrs	r3, r2
 800596e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005976:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800597a:	d106      	bne.n	800598a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800597c:	4b32      	ldr	r3, [pc, #200]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	4a31      	ldr	r2, [pc, #196]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005982:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005986:	60d3      	str	r3, [r2, #12]
 8005988:	e011      	b.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800598e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005992:	d10c      	bne.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	3304      	adds	r3, #4
 8005998:	2101      	movs	r1, #1
 800599a:	4618      	mov	r0, r3
 800599c:	f000 f8c8 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 80059a0:	4603      	mov	r3, r0
 80059a2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80059a4:	7cfb      	ldrb	r3, [r7, #19]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d001      	beq.n	80059ae <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 80059aa:	7cfb      	ldrb	r3, [r7, #19]
 80059ac:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d028      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059ba:	4b23      	ldr	r3, [pc, #140]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80059bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059c8:	491f      	ldr	r1, [pc, #124]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80059ca:	4313      	orrs	r3, r2
 80059cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80059d8:	d106      	bne.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059da:	4b1b      	ldr	r3, [pc, #108]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80059dc:	68db      	ldr	r3, [r3, #12]
 80059de:	4a1a      	ldr	r2, [pc, #104]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80059e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80059e4:	60d3      	str	r3, [r2, #12]
 80059e6:	e011      	b.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059ec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80059f0:	d10c      	bne.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	3304      	adds	r3, #4
 80059f6:	2101      	movs	r1, #1
 80059f8:	4618      	mov	r0, r3
 80059fa:	f000 f899 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 80059fe:	4603      	mov	r3, r0
 8005a00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a02:	7cfb      	ldrb	r3, [r7, #19]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d001      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8005a08:	7cfb      	ldrb	r3, [r7, #19]
 8005a0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d02b      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a18:	4b0b      	ldr	r3, [pc, #44]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a1e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a26:	4908      	ldr	r1, [pc, #32]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a36:	d109      	bne.n	8005a4c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a38:	4b03      	ldr	r3, [pc, #12]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	4a02      	ldr	r2, [pc, #8]	; (8005a48 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8005a3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a42:	60d3      	str	r3, [r2, #12]
 8005a44:	e014      	b.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8005a46:	bf00      	nop
 8005a48:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a54:	d10c      	bne.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	3304      	adds	r3, #4
 8005a5a:	2101      	movs	r1, #1
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	f000 f867 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 8005a62:	4603      	mov	r3, r0
 8005a64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a66:	7cfb      	ldrb	r3, [r7, #19]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8005a6c:	7cfb      	ldrb	r3, [r7, #19]
 8005a6e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d02f      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a7c:	4b2b      	ldr	r3, [pc, #172]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a82:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a8a:	4928      	ldr	r1, [pc, #160]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a96:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005a9a:	d10d      	bne.n	8005ab8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	3304      	adds	r3, #4
 8005aa0:	2102      	movs	r1, #2
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f000 f844 	bl	8005b30 <RCCEx_PLLSAI1_Config>
 8005aa8:	4603      	mov	r3, r0
 8005aaa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005aac:	7cfb      	ldrb	r3, [r7, #19]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d014      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005ab2:	7cfb      	ldrb	r3, [r7, #19]
 8005ab4:	74bb      	strb	r3, [r7, #18]
 8005ab6:	e011      	b.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005abc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005ac0:	d10c      	bne.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	3320      	adds	r3, #32
 8005ac6:	2102      	movs	r1, #2
 8005ac8:	4618      	mov	r0, r3
 8005aca:	f000 f921 	bl	8005d10 <RCCEx_PLLSAI2_Config>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ad2:	7cfb      	ldrb	r3, [r7, #19]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d001      	beq.n	8005adc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8005ad8:	7cfb      	ldrb	r3, [r7, #19]
 8005ada:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d00a      	beq.n	8005afe <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005ae8:	4b10      	ldr	r3, [pc, #64]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005aee:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005af6:	490d      	ldr	r1, [pc, #52]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005af8:	4313      	orrs	r3, r2
 8005afa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00b      	beq.n	8005b22 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b0a:	4b08      	ldr	r3, [pc, #32]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005b1a:	4904      	ldr	r1, [pc, #16]	; (8005b2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b22:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	3718      	adds	r7, #24
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	bd80      	pop	{r7, pc}
 8005b2c:	40021000 	.word	0x40021000

08005b30 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b084      	sub	sp, #16
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b3e:	4b73      	ldr	r3, [pc, #460]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b40:	68db      	ldr	r3, [r3, #12]
 8005b42:	f003 0303 	and.w	r3, r3, #3
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d018      	beq.n	8005b7c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005b4a:	4b70      	ldr	r3, [pc, #448]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f003 0203 	and.w	r2, r3, #3
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d10d      	bne.n	8005b76 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
       ||
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d009      	beq.n	8005b76 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005b62:	4b6a      	ldr	r3, [pc, #424]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b64:	68db      	ldr	r3, [r3, #12]
 8005b66:	091b      	lsrs	r3, r3, #4
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	1c5a      	adds	r2, r3, #1
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	685b      	ldr	r3, [r3, #4]
       ||
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d044      	beq.n	8005c00 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	73fb      	strb	r3, [r7, #15]
 8005b7a:	e041      	b.n	8005c00 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2b02      	cmp	r3, #2
 8005b82:	d00c      	beq.n	8005b9e <RCCEx_PLLSAI1_Config+0x6e>
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d013      	beq.n	8005bb0 <RCCEx_PLLSAI1_Config+0x80>
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d120      	bne.n	8005bce <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005b8c:	4b5f      	ldr	r3, [pc, #380]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d11d      	bne.n	8005bd4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005b9c:	e01a      	b.n	8005bd4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005b9e:	4b5b      	ldr	r3, [pc, #364]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d116      	bne.n	8005bd8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bae:	e013      	b.n	8005bd8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005bb0:	4b56      	ldr	r3, [pc, #344]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d10f      	bne.n	8005bdc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bbc:	4b53      	ldr	r3, [pc, #332]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d109      	bne.n	8005bdc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005bcc:	e006      	b.n	8005bdc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	73fb      	strb	r3, [r7, #15]
      break;
 8005bd2:	e004      	b.n	8005bde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005bd4:	bf00      	nop
 8005bd6:	e002      	b.n	8005bde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005bd8:	bf00      	nop
 8005bda:	e000      	b.n	8005bde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8005bdc:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bde:	7bfb      	ldrb	r3, [r7, #15]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d10d      	bne.n	8005c00 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005be4:	4b49      	ldr	r3, [pc, #292]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005be6:	68db      	ldr	r3, [r3, #12]
 8005be8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6819      	ldr	r1, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	685b      	ldr	r3, [r3, #4]
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	011b      	lsls	r3, r3, #4
 8005bf8:	430b      	orrs	r3, r1
 8005bfa:	4944      	ldr	r1, [pc, #272]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005bfc:	4313      	orrs	r3, r2
 8005bfe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c00:	7bfb      	ldrb	r3, [r7, #15]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d17d      	bne.n	8005d02 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005c06:	4b41      	ldr	r3, [pc, #260]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a40      	ldr	r2, [pc, #256]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005c10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c12:	f7fc fc8b 	bl	800252c <HAL_GetTick>
 8005c16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c18:	e009      	b.n	8005c2e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c1a:	f7fc fc87 	bl	800252c <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	1ad3      	subs	r3, r2, r3
 8005c24:	2b02      	cmp	r3, #2
 8005c26:	d902      	bls.n	8005c2e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005c28:	2303      	movs	r3, #3
 8005c2a:	73fb      	strb	r3, [r7, #15]
        break;
 8005c2c:	e005      	b.n	8005c3a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c2e:	4b37      	ldr	r3, [pc, #220]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d1ef      	bne.n	8005c1a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005c3a:	7bfb      	ldrb	r3, [r7, #15]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d160      	bne.n	8005d02 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c40:	683b      	ldr	r3, [r7, #0]
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d111      	bne.n	8005c6a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c46:	4b31      	ldr	r3, [pc, #196]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c48:	691b      	ldr	r3, [r3, #16]
 8005c4a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005c4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c52:	687a      	ldr	r2, [r7, #4]
 8005c54:	6892      	ldr	r2, [r2, #8]
 8005c56:	0211      	lsls	r1, r2, #8
 8005c58:	687a      	ldr	r2, [r7, #4]
 8005c5a:	68d2      	ldr	r2, [r2, #12]
 8005c5c:	0912      	lsrs	r2, r2, #4
 8005c5e:	0452      	lsls	r2, r2, #17
 8005c60:	430a      	orrs	r2, r1
 8005c62:	492a      	ldr	r1, [pc, #168]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	610b      	str	r3, [r1, #16]
 8005c68:	e027      	b.n	8005cba <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	2b01      	cmp	r3, #1
 8005c6e:	d112      	bne.n	8005c96 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c70:	4b26      	ldr	r3, [pc, #152]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c72:	691b      	ldr	r3, [r3, #16]
 8005c74:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8005c78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005c7c:	687a      	ldr	r2, [r7, #4]
 8005c7e:	6892      	ldr	r2, [r2, #8]
 8005c80:	0211      	lsls	r1, r2, #8
 8005c82:	687a      	ldr	r2, [r7, #4]
 8005c84:	6912      	ldr	r2, [r2, #16]
 8005c86:	0852      	lsrs	r2, r2, #1
 8005c88:	3a01      	subs	r2, #1
 8005c8a:	0552      	lsls	r2, r2, #21
 8005c8c:	430a      	orrs	r2, r1
 8005c8e:	491f      	ldr	r1, [pc, #124]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	610b      	str	r3, [r1, #16]
 8005c94:	e011      	b.n	8005cba <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c96:	4b1d      	ldr	r3, [pc, #116]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005c98:	691b      	ldr	r3, [r3, #16]
 8005c9a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005c9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005ca2:	687a      	ldr	r2, [r7, #4]
 8005ca4:	6892      	ldr	r2, [r2, #8]
 8005ca6:	0211      	lsls	r1, r2, #8
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	6952      	ldr	r2, [r2, #20]
 8005cac:	0852      	lsrs	r2, r2, #1
 8005cae:	3a01      	subs	r2, #1
 8005cb0:	0652      	lsls	r2, r2, #25
 8005cb2:	430a      	orrs	r2, r1
 8005cb4:	4915      	ldr	r1, [pc, #84]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005cba:	4b14      	ldr	r3, [pc, #80]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a13      	ldr	r2, [pc, #76]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cc0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005cc4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cc6:	f7fc fc31 	bl	800252c <HAL_GetTick>
 8005cca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ccc:	e009      	b.n	8005ce2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cce:	f7fc fc2d 	bl	800252c <HAL_GetTick>
 8005cd2:	4602      	mov	r2, r0
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d902      	bls.n	8005ce2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	73fb      	strb	r3, [r7, #15]
          break;
 8005ce0:	e005      	b.n	8005cee <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ce2:	4b0a      	ldr	r3, [pc, #40]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d0ef      	beq.n	8005cce <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8005cee:	7bfb      	ldrb	r3, [r7, #15]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d106      	bne.n	8005d02 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005cf4:	4b05      	ldr	r3, [pc, #20]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cf6:	691a      	ldr	r2, [r3, #16]
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	699b      	ldr	r3, [r3, #24]
 8005cfc:	4903      	ldr	r1, [pc, #12]	; (8005d0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005d02:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3710      	adds	r7, #16
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bd80      	pop	{r7, pc}
 8005d0c:	40021000 	.word	0x40021000

08005d10 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d1e:	4b68      	ldr	r3, [pc, #416]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d20:	68db      	ldr	r3, [r3, #12]
 8005d22:	f003 0303 	and.w	r3, r3, #3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d018      	beq.n	8005d5c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005d2a:	4b65      	ldr	r3, [pc, #404]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d2c:	68db      	ldr	r3, [r3, #12]
 8005d2e:	f003 0203 	and.w	r2, r3, #3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	429a      	cmp	r2, r3
 8005d38:	d10d      	bne.n	8005d56 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
       ||
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d009      	beq.n	8005d56 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005d42:	4b5f      	ldr	r3, [pc, #380]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	091b      	lsrs	r3, r3, #4
 8005d48:	f003 0307 	and.w	r3, r3, #7
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
       ||
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d044      	beq.n	8005de0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	73fb      	strb	r3, [r7, #15]
 8005d5a:	e041      	b.n	8005de0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d00c      	beq.n	8005d7e <RCCEx_PLLSAI2_Config+0x6e>
 8005d64:	2b03      	cmp	r3, #3
 8005d66:	d013      	beq.n	8005d90 <RCCEx_PLLSAI2_Config+0x80>
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d120      	bne.n	8005dae <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d6c:	4b54      	ldr	r3, [pc, #336]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d11d      	bne.n	8005db4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005d78:	2301      	movs	r3, #1
 8005d7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d7c:	e01a      	b.n	8005db4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d7e:	4b50      	ldr	r3, [pc, #320]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d116      	bne.n	8005db8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d8e:	e013      	b.n	8005db8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d90:	4b4b      	ldr	r3, [pc, #300]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d10f      	bne.n	8005dbc <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005d9c:	4b48      	ldr	r3, [pc, #288]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d109      	bne.n	8005dbc <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005dac:	e006      	b.n	8005dbc <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
      break;
 8005db2:	e004      	b.n	8005dbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005db4:	bf00      	nop
 8005db6:	e002      	b.n	8005dbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005db8:	bf00      	nop
 8005dba:	e000      	b.n	8005dbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8005dbc:	bf00      	nop
    }

    if(status == HAL_OK)
 8005dbe:	7bfb      	ldrb	r3, [r7, #15]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d10d      	bne.n	8005de0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005dc4:	4b3e      	ldr	r3, [pc, #248]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005dc6:	68db      	ldr	r3, [r3, #12]
 8005dc8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6819      	ldr	r1, [r3, #0]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	3b01      	subs	r3, #1
 8005dd6:	011b      	lsls	r3, r3, #4
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	4939      	ldr	r1, [pc, #228]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005de0:	7bfb      	ldrb	r3, [r7, #15]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d167      	bne.n	8005eb6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005de6:	4b36      	ldr	r3, [pc, #216]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a35      	ldr	r2, [pc, #212]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005dec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005df0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005df2:	f7fc fb9b 	bl	800252c <HAL_GetTick>
 8005df6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005df8:	e009      	b.n	8005e0e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005dfa:	f7fc fb97 	bl	800252c <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	68bb      	ldr	r3, [r7, #8]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	2b02      	cmp	r3, #2
 8005e06:	d902      	bls.n	8005e0e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8005e08:	2303      	movs	r3, #3
 8005e0a:	73fb      	strb	r3, [r7, #15]
        break;
 8005e0c:	e005      	b.n	8005e1a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e0e:	4b2c      	ldr	r3, [pc, #176]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1ef      	bne.n	8005dfa <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8005e1a:	7bfb      	ldrb	r3, [r7, #15]
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d14a      	bne.n	8005eb6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d111      	bne.n	8005e4a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e26:	4b26      	ldr	r3, [pc, #152]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e28:	695b      	ldr	r3, [r3, #20]
 8005e2a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8005e2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	6892      	ldr	r2, [r2, #8]
 8005e36:	0211      	lsls	r1, r2, #8
 8005e38:	687a      	ldr	r2, [r7, #4]
 8005e3a:	68d2      	ldr	r2, [r2, #12]
 8005e3c:	0912      	lsrs	r2, r2, #4
 8005e3e:	0452      	lsls	r2, r2, #17
 8005e40:	430a      	orrs	r2, r1
 8005e42:	491f      	ldr	r1, [pc, #124]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	614b      	str	r3, [r1, #20]
 8005e48:	e011      	b.n	8005e6e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e4a:	4b1d      	ldr	r3, [pc, #116]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e4c:	695b      	ldr	r3, [r3, #20]
 8005e4e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005e52:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	6892      	ldr	r2, [r2, #8]
 8005e5a:	0211      	lsls	r1, r2, #8
 8005e5c:	687a      	ldr	r2, [r7, #4]
 8005e5e:	6912      	ldr	r2, [r2, #16]
 8005e60:	0852      	lsrs	r2, r2, #1
 8005e62:	3a01      	subs	r2, #1
 8005e64:	0652      	lsls	r2, r2, #25
 8005e66:	430a      	orrs	r2, r1
 8005e68:	4915      	ldr	r1, [pc, #84]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e6a:	4313      	orrs	r3, r2
 8005e6c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e6e:	4b14      	ldr	r3, [pc, #80]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a13      	ldr	r2, [pc, #76]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e78:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e7a:	f7fc fb57 	bl	800252c <HAL_GetTick>
 8005e7e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e80:	e009      	b.n	8005e96 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e82:	f7fc fb53 	bl	800252c <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d902      	bls.n	8005e96 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	73fb      	strb	r3, [r7, #15]
          break;
 8005e94:	e005      	b.n	8005ea2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e96:	4b0a      	ldr	r3, [pc, #40]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d0ef      	beq.n	8005e82 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005ea2:	7bfb      	ldrb	r3, [r7, #15]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d106      	bne.n	8005eb6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ea8:	4b05      	ldr	r3, [pc, #20]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005eaa:	695a      	ldr	r2, [r3, #20]
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	4903      	ldr	r1, [pc, #12]	; (8005ec0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005eb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3710      	adds	r7, #16
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}
 8005ec0:	40021000 	.word	0x40021000

08005ec4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ec4:	b580      	push	{r7, lr}
 8005ec6:	b082      	sub	sp, #8
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d101      	bne.n	8005ed6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ed2:	2301      	movs	r3, #1
 8005ed4:	e049      	b.n	8005f6a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005edc:	b2db      	uxtb	r3, r3
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f7fc f93a 	bl	8002164 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2202      	movs	r2, #2
 8005ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681a      	ldr	r2, [r3, #0]
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	3304      	adds	r3, #4
 8005f00:	4619      	mov	r1, r3
 8005f02:	4610      	mov	r0, r2
 8005f04:	f000 fb0e 	bl	8006524 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2201      	movs	r2, #1
 8005f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2201      	movs	r2, #1
 8005f34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2201      	movs	r2, #1
 8005f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	2201      	movs	r2, #1
 8005f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3708      	adds	r7, #8
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
	...

08005f74 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005f74:	b480      	push	{r7}
 8005f76:	b085      	sub	sp, #20
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d001      	beq.n	8005f8c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005f88:	2301      	movs	r3, #1
 8005f8a:	e047      	b.n	800601c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	2202      	movs	r2, #2
 8005f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a23      	ldr	r2, [pc, #140]	; (8006028 <HAL_TIM_Base_Start+0xb4>)
 8005f9a:	4293      	cmp	r3, r2
 8005f9c:	d01d      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005fa6:	d018      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a1f      	ldr	r2, [pc, #124]	; (800602c <HAL_TIM_Base_Start+0xb8>)
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d013      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	4a1e      	ldr	r2, [pc, #120]	; (8006030 <HAL_TIM_Base_Start+0xbc>)
 8005fb8:	4293      	cmp	r3, r2
 8005fba:	d00e      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a1c      	ldr	r2, [pc, #112]	; (8006034 <HAL_TIM_Base_Start+0xc0>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d009      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4a1b      	ldr	r2, [pc, #108]	; (8006038 <HAL_TIM_Base_Start+0xc4>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d004      	beq.n	8005fda <HAL_TIM_Base_Start+0x66>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	4a19      	ldr	r2, [pc, #100]	; (800603c <HAL_TIM_Base_Start+0xc8>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d115      	bne.n	8006006 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	689a      	ldr	r2, [r3, #8]
 8005fe0:	4b17      	ldr	r3, [pc, #92]	; (8006040 <HAL_TIM_Base_Start+0xcc>)
 8005fe2:	4013      	ands	r3, r2
 8005fe4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2b06      	cmp	r3, #6
 8005fea:	d015      	beq.n	8006018 <HAL_TIM_Base_Start+0xa4>
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005ff2:	d011      	beq.n	8006018 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681a      	ldr	r2, [r3, #0]
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f042 0201 	orr.w	r2, r2, #1
 8006002:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006004:	e008      	b.n	8006018 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f042 0201 	orr.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]
 8006016:	e000      	b.n	800601a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006018:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	40012c00 	.word	0x40012c00
 800602c:	40000400 	.word	0x40000400
 8006030:	40000800 	.word	0x40000800
 8006034:	40000c00 	.word	0x40000c00
 8006038:	40013400 	.word	0x40013400
 800603c:	40014000 	.word	0x40014000
 8006040:	00010007 	.word	0x00010007

08006044 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006044:	b480      	push	{r7}
 8006046:	b085      	sub	sp, #20
 8006048:	af00      	add	r7, sp, #0
 800604a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006052:	b2db      	uxtb	r3, r3
 8006054:	2b01      	cmp	r3, #1
 8006056:	d001      	beq.n	800605c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006058:	2301      	movs	r3, #1
 800605a:	e04f      	b.n	80060fc <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2202      	movs	r2, #2
 8006060:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	68da      	ldr	r2, [r3, #12]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f042 0201 	orr.w	r2, r2, #1
 8006072:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a23      	ldr	r2, [pc, #140]	; (8006108 <HAL_TIM_Base_Start_IT+0xc4>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d01d      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006086:	d018      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	4a1f      	ldr	r2, [pc, #124]	; (800610c <HAL_TIM_Base_Start_IT+0xc8>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d013      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a1e      	ldr	r2, [pc, #120]	; (8006110 <HAL_TIM_Base_Start_IT+0xcc>)
 8006098:	4293      	cmp	r3, r2
 800609a:	d00e      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	4a1c      	ldr	r2, [pc, #112]	; (8006114 <HAL_TIM_Base_Start_IT+0xd0>)
 80060a2:	4293      	cmp	r3, r2
 80060a4:	d009      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a1b      	ldr	r2, [pc, #108]	; (8006118 <HAL_TIM_Base_Start_IT+0xd4>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d004      	beq.n	80060ba <HAL_TIM_Base_Start_IT+0x76>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a19      	ldr	r2, [pc, #100]	; (800611c <HAL_TIM_Base_Start_IT+0xd8>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d115      	bne.n	80060e6 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	689a      	ldr	r2, [r3, #8]
 80060c0:	4b17      	ldr	r3, [pc, #92]	; (8006120 <HAL_TIM_Base_Start_IT+0xdc>)
 80060c2:	4013      	ands	r3, r2
 80060c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	2b06      	cmp	r3, #6
 80060ca:	d015      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0xb4>
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060d2:	d011      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	681a      	ldr	r2, [r3, #0]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f042 0201 	orr.w	r2, r2, #1
 80060e2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060e4:	e008      	b.n	80060f8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	681a      	ldr	r2, [r3, #0]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f042 0201 	orr.w	r2, r2, #1
 80060f4:	601a      	str	r2, [r3, #0]
 80060f6:	e000      	b.n	80060fa <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060f8:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	40012c00 	.word	0x40012c00
 800610c:	40000400 	.word	0x40000400
 8006110:	40000800 	.word	0x40000800
 8006114:	40000c00 	.word	0x40000c00
 8006118:	40013400 	.word	0x40013400
 800611c:	40014000 	.word	0x40014000
 8006120:	00010007 	.word	0x00010007

08006124 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b082      	sub	sp, #8
 8006128:	af00      	add	r7, sp, #0
 800612a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	691b      	ldr	r3, [r3, #16]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b02      	cmp	r3, #2
 8006138:	d122      	bne.n	8006180 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	68db      	ldr	r3, [r3, #12]
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b02      	cmp	r3, #2
 8006146:	d11b      	bne.n	8006180 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f06f 0202 	mvn.w	r2, #2
 8006150:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2201      	movs	r2, #1
 8006156:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	f003 0303 	and.w	r3, r3, #3
 8006162:	2b00      	cmp	r3, #0
 8006164:	d003      	beq.n	800616e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f9be 	bl	80064e8 <HAL_TIM_IC_CaptureCallback>
 800616c:	e005      	b.n	800617a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800616e:	6878      	ldr	r0, [r7, #4]
 8006170:	f000 f9b0 	bl	80064d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006174:	6878      	ldr	r0, [r7, #4]
 8006176:	f000 f9c1 	bl	80064fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	2200      	movs	r2, #0
 800617e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	691b      	ldr	r3, [r3, #16]
 8006186:	f003 0304 	and.w	r3, r3, #4
 800618a:	2b04      	cmp	r3, #4
 800618c:	d122      	bne.n	80061d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	f003 0304 	and.w	r3, r3, #4
 8006198:	2b04      	cmp	r3, #4
 800619a:	d11b      	bne.n	80061d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f06f 0204 	mvn.w	r2, #4
 80061a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	2202      	movs	r2, #2
 80061aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	699b      	ldr	r3, [r3, #24]
 80061b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d003      	beq.n	80061c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f994 	bl	80064e8 <HAL_TIM_IC_CaptureCallback>
 80061c0:	e005      	b.n	80061ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 f986 	bl	80064d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c8:	6878      	ldr	r0, [r7, #4]
 80061ca:	f000 f997 	bl	80064fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	2200      	movs	r2, #0
 80061d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	f003 0308 	and.w	r3, r3, #8
 80061de:	2b08      	cmp	r3, #8
 80061e0:	d122      	bne.n	8006228 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f003 0308 	and.w	r3, r3, #8
 80061ec:	2b08      	cmp	r3, #8
 80061ee:	d11b      	bne.n	8006228 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f06f 0208 	mvn.w	r2, #8
 80061f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2204      	movs	r2, #4
 80061fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	69db      	ldr	r3, [r3, #28]
 8006206:	f003 0303 	and.w	r3, r3, #3
 800620a:	2b00      	cmp	r3, #0
 800620c:	d003      	beq.n	8006216 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800620e:	6878      	ldr	r0, [r7, #4]
 8006210:	f000 f96a 	bl	80064e8 <HAL_TIM_IC_CaptureCallback>
 8006214:	e005      	b.n	8006222 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f000 f95c 	bl	80064d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	f000 f96d 	bl	80064fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	691b      	ldr	r3, [r3, #16]
 800622e:	f003 0310 	and.w	r3, r3, #16
 8006232:	2b10      	cmp	r3, #16
 8006234:	d122      	bne.n	800627c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	68db      	ldr	r3, [r3, #12]
 800623c:	f003 0310 	and.w	r3, r3, #16
 8006240:	2b10      	cmp	r3, #16
 8006242:	d11b      	bne.n	800627c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	f06f 0210 	mvn.w	r2, #16
 800624c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2208      	movs	r2, #8
 8006252:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f940 	bl	80064e8 <HAL_TIM_IC_CaptureCallback>
 8006268:	e005      	b.n	8006276 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f932 	bl	80064d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f000 f943 	bl	80064fc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	691b      	ldr	r3, [r3, #16]
 8006282:	f003 0301 	and.w	r3, r3, #1
 8006286:	2b01      	cmp	r3, #1
 8006288:	d10e      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	68db      	ldr	r3, [r3, #12]
 8006290:	f003 0301 	and.w	r3, r3, #1
 8006294:	2b01      	cmp	r3, #1
 8006296:	d107      	bne.n	80062a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f06f 0201 	mvn.w	r2, #1
 80062a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f7fb f93e 	bl	8001524 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b2:	2b80      	cmp	r3, #128	; 0x80
 80062b4:	d10e      	bne.n	80062d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062c0:	2b80      	cmp	r3, #128	; 0x80
 80062c2:	d107      	bne.n	80062d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80062cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f000 faee 	bl	80068b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	691b      	ldr	r3, [r3, #16]
 80062da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062e2:	d10e      	bne.n	8006302 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ee:	2b80      	cmp	r3, #128	; 0x80
 80062f0:	d107      	bne.n	8006302 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80062fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 fae1 	bl	80068c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	691b      	ldr	r3, [r3, #16]
 8006308:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800630c:	2b40      	cmp	r3, #64	; 0x40
 800630e:	d10e      	bne.n	800632e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800631a:	2b40      	cmp	r3, #64	; 0x40
 800631c:	d107      	bne.n	800632e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006326:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f000 f8f1 	bl	8006510 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	691b      	ldr	r3, [r3, #16]
 8006334:	f003 0320 	and.w	r3, r3, #32
 8006338:	2b20      	cmp	r3, #32
 800633a:	d10e      	bne.n	800635a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	68db      	ldr	r3, [r3, #12]
 8006342:	f003 0320 	and.w	r3, r3, #32
 8006346:	2b20      	cmp	r3, #32
 8006348:	d107      	bne.n	800635a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f06f 0220 	mvn.w	r2, #32
 8006352:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006354:	6878      	ldr	r0, [r7, #4]
 8006356:	f000 faa1 	bl	800689c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800635a:	bf00      	nop
 800635c:	3708      	adds	r7, #8
 800635e:	46bd      	mov	sp, r7
 8006360:	bd80      	pop	{r7, pc}

08006362 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006362:	b580      	push	{r7, lr}
 8006364:	b084      	sub	sp, #16
 8006366:	af00      	add	r7, sp, #0
 8006368:	6078      	str	r0, [r7, #4]
 800636a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006372:	2b01      	cmp	r3, #1
 8006374:	d101      	bne.n	800637a <HAL_TIM_ConfigClockSource+0x18>
 8006376:	2302      	movs	r3, #2
 8006378:	e0a8      	b.n	80064cc <HAL_TIM_ConfigClockSource+0x16a>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2201      	movs	r2, #1
 800637e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2202      	movs	r2, #2
 8006386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006398:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800639c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063a4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	2b40      	cmp	r3, #64	; 0x40
 80063b4:	d067      	beq.n	8006486 <HAL_TIM_ConfigClockSource+0x124>
 80063b6:	2b40      	cmp	r3, #64	; 0x40
 80063b8:	d80b      	bhi.n	80063d2 <HAL_TIM_ConfigClockSource+0x70>
 80063ba:	2b10      	cmp	r3, #16
 80063bc:	d073      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0x144>
 80063be:	2b10      	cmp	r3, #16
 80063c0:	d802      	bhi.n	80063c8 <HAL_TIM_ConfigClockSource+0x66>
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d06f      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0x144>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80063c6:	e078      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80063c8:	2b20      	cmp	r3, #32
 80063ca:	d06c      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0x144>
 80063cc:	2b30      	cmp	r3, #48	; 0x30
 80063ce:	d06a      	beq.n	80064a6 <HAL_TIM_ConfigClockSource+0x144>
      break;
 80063d0:	e073      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80063d2:	2b70      	cmp	r3, #112	; 0x70
 80063d4:	d00d      	beq.n	80063f2 <HAL_TIM_ConfigClockSource+0x90>
 80063d6:	2b70      	cmp	r3, #112	; 0x70
 80063d8:	d804      	bhi.n	80063e4 <HAL_TIM_ConfigClockSource+0x82>
 80063da:	2b50      	cmp	r3, #80	; 0x50
 80063dc:	d033      	beq.n	8006446 <HAL_TIM_ConfigClockSource+0xe4>
 80063de:	2b60      	cmp	r3, #96	; 0x60
 80063e0:	d041      	beq.n	8006466 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80063e2:	e06a      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80063e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063e8:	d066      	beq.n	80064b8 <HAL_TIM_ConfigClockSource+0x156>
 80063ea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ee:	d017      	beq.n	8006420 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80063f0:	e063      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6818      	ldr	r0, [r3, #0]
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	6899      	ldr	r1, [r3, #8]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	685a      	ldr	r2, [r3, #4]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	f000 f9a3 	bl	800674c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	689b      	ldr	r3, [r3, #8]
 800640c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006414:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	68fa      	ldr	r2, [r7, #12]
 800641c:	609a      	str	r2, [r3, #8]
      break;
 800641e:	e04c      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6818      	ldr	r0, [r3, #0]
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	6899      	ldr	r1, [r3, #8]
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	685a      	ldr	r2, [r3, #4]
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	68db      	ldr	r3, [r3, #12]
 8006430:	f000 f98c 	bl	800674c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	689a      	ldr	r2, [r3, #8]
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006442:	609a      	str	r2, [r3, #8]
      break;
 8006444:	e039      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	6859      	ldr	r1, [r3, #4]
 800644e:	683b      	ldr	r3, [r7, #0]
 8006450:	68db      	ldr	r3, [r3, #12]
 8006452:	461a      	mov	r2, r3
 8006454:	f000 f900 	bl	8006658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	2150      	movs	r1, #80	; 0x50
 800645e:	4618      	mov	r0, r3
 8006460:	f000 f959 	bl	8006716 <TIM_ITRx_SetConfig>
      break;
 8006464:	e029      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6818      	ldr	r0, [r3, #0]
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	6859      	ldr	r1, [r3, #4]
 800646e:	683b      	ldr	r3, [r7, #0]
 8006470:	68db      	ldr	r3, [r3, #12]
 8006472:	461a      	mov	r2, r3
 8006474:	f000 f91f 	bl	80066b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	2160      	movs	r1, #96	; 0x60
 800647e:	4618      	mov	r0, r3
 8006480:	f000 f949 	bl	8006716 <TIM_ITRx_SetConfig>
      break;
 8006484:	e019      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6818      	ldr	r0, [r3, #0]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	6859      	ldr	r1, [r3, #4]
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	461a      	mov	r2, r3
 8006494:	f000 f8e0 	bl	8006658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2140      	movs	r1, #64	; 0x40
 800649e:	4618      	mov	r0, r3
 80064a0:	f000 f939 	bl	8006716 <TIM_ITRx_SetConfig>
      break;
 80064a4:	e009      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681a      	ldr	r2, [r3, #0]
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4619      	mov	r1, r3
 80064b0:	4610      	mov	r0, r2
 80064b2:	f000 f930 	bl	8006716 <TIM_ITRx_SetConfig>
        break;
 80064b6:	e000      	b.n	80064ba <HAL_TIM_ConfigClockSource+0x158>
      break;
 80064b8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2201      	movs	r2, #1
 80064be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064ca:	2300      	movs	r3, #0
}
 80064cc:	4618      	mov	r0, r3
 80064ce:	3710      	adds	r7, #16
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}

080064d4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80064d4:	b480      	push	{r7}
 80064d6:	b083      	sub	sp, #12
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064dc:	bf00      	nop
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr

080064e8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064f0:	bf00      	nop
 80064f2:	370c      	adds	r7, #12
 80064f4:	46bd      	mov	sp, r7
 80064f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fa:	4770      	bx	lr

080064fc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006524:	b480      	push	{r7}
 8006526:	b085      	sub	sp, #20
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
 800652c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	4a40      	ldr	r2, [pc, #256]	; (8006638 <TIM_Base_SetConfig+0x114>)
 8006538:	4293      	cmp	r3, r2
 800653a:	d013      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006542:	d00f      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	4a3d      	ldr	r2, [pc, #244]	; (800663c <TIM_Base_SetConfig+0x118>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d00b      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	4a3c      	ldr	r2, [pc, #240]	; (8006640 <TIM_Base_SetConfig+0x11c>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d007      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	4a3b      	ldr	r2, [pc, #236]	; (8006644 <TIM_Base_SetConfig+0x120>)
 8006558:	4293      	cmp	r3, r2
 800655a:	d003      	beq.n	8006564 <TIM_Base_SetConfig+0x40>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a3a      	ldr	r2, [pc, #232]	; (8006648 <TIM_Base_SetConfig+0x124>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d108      	bne.n	8006576 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800656a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	68fa      	ldr	r2, [r7, #12]
 8006572:	4313      	orrs	r3, r2
 8006574:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	4a2f      	ldr	r2, [pc, #188]	; (8006638 <TIM_Base_SetConfig+0x114>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d01f      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006584:	d01b      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a2c      	ldr	r2, [pc, #176]	; (800663c <TIM_Base_SetConfig+0x118>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d017      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a2b      	ldr	r2, [pc, #172]	; (8006640 <TIM_Base_SetConfig+0x11c>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d013      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	4a2a      	ldr	r2, [pc, #168]	; (8006644 <TIM_Base_SetConfig+0x120>)
 800659a:	4293      	cmp	r3, r2
 800659c:	d00f      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	4a29      	ldr	r2, [pc, #164]	; (8006648 <TIM_Base_SetConfig+0x124>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d00b      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	4a28      	ldr	r2, [pc, #160]	; (800664c <TIM_Base_SetConfig+0x128>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d007      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a27      	ldr	r2, [pc, #156]	; (8006650 <TIM_Base_SetConfig+0x12c>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d003      	beq.n	80065be <TIM_Base_SetConfig+0x9a>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	4a26      	ldr	r2, [pc, #152]	; (8006654 <TIM_Base_SetConfig+0x130>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d108      	bne.n	80065d0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	4313      	orrs	r3, r2
 80065ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	695b      	ldr	r3, [r3, #20]
 80065da:	4313      	orrs	r3, r2
 80065dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	68fa      	ldr	r2, [r7, #12]
 80065e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	689a      	ldr	r2, [r3, #8]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681a      	ldr	r2, [r3, #0]
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a10      	ldr	r2, [pc, #64]	; (8006638 <TIM_Base_SetConfig+0x114>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d00f      	beq.n	800661c <TIM_Base_SetConfig+0xf8>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a12      	ldr	r2, [pc, #72]	; (8006648 <TIM_Base_SetConfig+0x124>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d00b      	beq.n	800661c <TIM_Base_SetConfig+0xf8>
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	4a11      	ldr	r2, [pc, #68]	; (800664c <TIM_Base_SetConfig+0x128>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d007      	beq.n	800661c <TIM_Base_SetConfig+0xf8>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	4a10      	ldr	r2, [pc, #64]	; (8006650 <TIM_Base_SetConfig+0x12c>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d003      	beq.n	800661c <TIM_Base_SetConfig+0xf8>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a0f      	ldr	r2, [pc, #60]	; (8006654 <TIM_Base_SetConfig+0x130>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d103      	bne.n	8006624 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	691a      	ldr	r2, [r3, #16]
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2201      	movs	r2, #1
 8006628:	615a      	str	r2, [r3, #20]
}
 800662a:	bf00      	nop
 800662c:	3714      	adds	r7, #20
 800662e:	46bd      	mov	sp, r7
 8006630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006634:	4770      	bx	lr
 8006636:	bf00      	nop
 8006638:	40012c00 	.word	0x40012c00
 800663c:	40000400 	.word	0x40000400
 8006640:	40000800 	.word	0x40000800
 8006644:	40000c00 	.word	0x40000c00
 8006648:	40013400 	.word	0x40013400
 800664c:	40014000 	.word	0x40014000
 8006650:	40014400 	.word	0x40014400
 8006654:	40014800 	.word	0x40014800

08006658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	6a1b      	ldr	r3, [r3, #32]
 8006668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	6a1b      	ldr	r3, [r3, #32]
 800666e:	f023 0201 	bic.w	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	693a      	ldr	r2, [r7, #16]
 800668a:	4313      	orrs	r3, r2
 800668c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f023 030a 	bic.w	r3, r3, #10
 8006694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	4313      	orrs	r3, r2
 800669c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	693a      	ldr	r2, [r7, #16]
 80066a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	621a      	str	r2, [r3, #32]
}
 80066aa:	bf00      	nop
 80066ac:	371c      	adds	r7, #28
 80066ae:	46bd      	mov	sp, r7
 80066b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b4:	4770      	bx	lr

080066b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b087      	sub	sp, #28
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	60f8      	str	r0, [r7, #12]
 80066be:	60b9      	str	r1, [r7, #8]
 80066c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6a1b      	ldr	r3, [r3, #32]
 80066c6:	f023 0210 	bic.w	r2, r3, #16
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6a1b      	ldr	r3, [r3, #32]
 80066d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066da:	697b      	ldr	r3, [r7, #20]
 80066dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	031b      	lsls	r3, r3, #12
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	4313      	orrs	r3, r2
 80066ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066ec:	693b      	ldr	r3, [r7, #16]
 80066ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80066f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	011b      	lsls	r3, r3, #4
 80066f8:	693a      	ldr	r2, [r7, #16]
 80066fa:	4313      	orrs	r3, r2
 80066fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	697a      	ldr	r2, [r7, #20]
 8006702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	693a      	ldr	r2, [r7, #16]
 8006708:	621a      	str	r2, [r3, #32]
}
 800670a:	bf00      	nop
 800670c:	371c      	adds	r7, #28
 800670e:	46bd      	mov	sp, r7
 8006710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006714:	4770      	bx	lr

08006716 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006716:	b480      	push	{r7}
 8006718:	b085      	sub	sp, #20
 800671a:	af00      	add	r7, sp, #0
 800671c:	6078      	str	r0, [r7, #4]
 800671e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	689b      	ldr	r3, [r3, #8]
 8006724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800672c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800672e:	683a      	ldr	r2, [r7, #0]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	4313      	orrs	r3, r2
 8006734:	f043 0307 	orr.w	r3, r3, #7
 8006738:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68fa      	ldr	r2, [r7, #12]
 800673e:	609a      	str	r2, [r3, #8]
}
 8006740:	bf00      	nop
 8006742:	3714      	adds	r7, #20
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr

0800674c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800674c:	b480      	push	{r7}
 800674e:	b087      	sub	sp, #28
 8006750:	af00      	add	r7, sp, #0
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	60b9      	str	r1, [r7, #8]
 8006756:	607a      	str	r2, [r7, #4]
 8006758:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006760:	697b      	ldr	r3, [r7, #20]
 8006762:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006766:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	021a      	lsls	r2, r3, #8
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	431a      	orrs	r2, r3
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	4313      	orrs	r3, r2
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	697a      	ldr	r2, [r7, #20]
 800677e:	609a      	str	r2, [r3, #8]
}
 8006780:	bf00      	nop
 8006782:	371c      	adds	r7, #28
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800678c:	b480      	push	{r7}
 800678e:	b085      	sub	sp, #20
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800679c:	2b01      	cmp	r3, #1
 800679e:	d101      	bne.n	80067a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80067a0:	2302      	movs	r3, #2
 80067a2:	e068      	b.n	8006876 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2202      	movs	r2, #2
 80067b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	685b      	ldr	r3, [r3, #4]
 80067ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	689b      	ldr	r3, [r3, #8]
 80067c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a2e      	ldr	r2, [pc, #184]	; (8006884 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d004      	beq.n	80067d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a2d      	ldr	r2, [pc, #180]	; (8006888 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d108      	bne.n	80067ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80067de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	4313      	orrs	r3, r2
 80067e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	4313      	orrs	r3, r2
 80067fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	4a1e      	ldr	r2, [pc, #120]	; (8006884 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d01d      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006816:	d018      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	4a1b      	ldr	r2, [pc, #108]	; (800688c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800681e:	4293      	cmp	r3, r2
 8006820:	d013      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a1a      	ldr	r2, [pc, #104]	; (8006890 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d00e      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a18      	ldr	r2, [pc, #96]	; (8006894 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d009      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a13      	ldr	r2, [pc, #76]	; (8006888 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d004      	beq.n	800684a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a14      	ldr	r2, [pc, #80]	; (8006898 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d10c      	bne.n	8006864 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006850:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	689b      	ldr	r3, [r3, #8]
 8006856:	68ba      	ldr	r2, [r7, #8]
 8006858:	4313      	orrs	r3, r2
 800685a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68ba      	ldr	r2, [r7, #8]
 8006862:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	2201      	movs	r2, #1
 8006868:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006874:	2300      	movs	r3, #0
}
 8006876:	4618      	mov	r0, r3
 8006878:	3714      	adds	r7, #20
 800687a:	46bd      	mov	sp, r7
 800687c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006880:	4770      	bx	lr
 8006882:	bf00      	nop
 8006884:	40012c00 	.word	0x40012c00
 8006888:	40013400 	.word	0x40013400
 800688c:	40000400 	.word	0x40000400
 8006890:	40000800 	.word	0x40000800
 8006894:	40000c00 	.word	0x40000c00
 8006898:	40014000 	.word	0x40014000

0800689c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068a4:	bf00      	nop
 80068a6:	370c      	adds	r7, #12
 80068a8:	46bd      	mov	sp, r7
 80068aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ae:	4770      	bx	lr

080068b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b083      	sub	sp, #12
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068b8:	bf00      	nop
 80068ba:	370c      	adds	r7, #12
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b083      	sub	sp, #12
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80068cc:	bf00      	nop
 80068ce:	370c      	adds	r7, #12
 80068d0:	46bd      	mov	sp, r7
 80068d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d6:	4770      	bx	lr

080068d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	b082      	sub	sp, #8
 80068dc:	af00      	add	r7, sp, #0
 80068de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d101      	bne.n	80068ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80068e6:	2301      	movs	r3, #1
 80068e8:	e040      	b.n	800696c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d106      	bne.n	8006900 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	2200      	movs	r2, #0
 80068f6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f7fb fc56 	bl	80021ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2224      	movs	r2, #36	; 0x24
 8006904:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	681a      	ldr	r2, [r3, #0]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f022 0201 	bic.w	r2, r2, #1
 8006914:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 f82c 	bl	8006974 <UART_SetConfig>
 800691c:	4603      	mov	r3, r0
 800691e:	2b01      	cmp	r3, #1
 8006920:	d101      	bne.n	8006926 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e022      	b.n	800696c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692a:	2b00      	cmp	r3, #0
 800692c:	d002      	beq.n	8006934 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800692e:	6878      	ldr	r0, [r7, #4]
 8006930:	f000 faaa 	bl	8006e88 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	685a      	ldr	r2, [r3, #4]
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006942:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689a      	ldr	r2, [r3, #8]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006952:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	681a      	ldr	r2, [r3, #0]
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f042 0201 	orr.w	r2, r2, #1
 8006962:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	f000 fb31 	bl	8006fcc <UART_CheckIdleState>
 800696a:	4603      	mov	r3, r0
}
 800696c:	4618      	mov	r0, r3
 800696e:	3708      	adds	r7, #8
 8006970:	46bd      	mov	sp, r7
 8006972:	bd80      	pop	{r7, pc}

08006974 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006974:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006978:	b088      	sub	sp, #32
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800697e:	2300      	movs	r3, #0
 8006980:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	689a      	ldr	r2, [r3, #8]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	431a      	orrs	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	695b      	ldr	r3, [r3, #20]
 8006990:	431a      	orrs	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	69db      	ldr	r3, [r3, #28]
 8006996:	4313      	orrs	r3, r2
 8006998:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	681a      	ldr	r2, [r3, #0]
 80069a0:	4bac      	ldr	r3, [pc, #688]	; (8006c54 <UART_SetConfig+0x2e0>)
 80069a2:	4013      	ands	r3, r2
 80069a4:	687a      	ldr	r2, [r7, #4]
 80069a6:	6812      	ldr	r2, [r2, #0]
 80069a8:	69f9      	ldr	r1, [r7, #28]
 80069aa:	430b      	orrs	r3, r1
 80069ac:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	699b      	ldr	r3, [r3, #24]
 80069c8:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	4aa2      	ldr	r2, [pc, #648]	; (8006c58 <UART_SetConfig+0x2e4>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d004      	beq.n	80069de <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a1b      	ldr	r3, [r3, #32]
 80069d8:	69fa      	ldr	r2, [r7, #28]
 80069da:	4313      	orrs	r3, r2
 80069dc:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	69fa      	ldr	r2, [r7, #28]
 80069ee:	430a      	orrs	r2, r1
 80069f0:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	4a99      	ldr	r2, [pc, #612]	; (8006c5c <UART_SetConfig+0x2e8>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d121      	bne.n	8006a40 <UART_SetConfig+0xcc>
 80069fc:	4b98      	ldr	r3, [pc, #608]	; (8006c60 <UART_SetConfig+0x2ec>)
 80069fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a02:	f003 0303 	and.w	r3, r3, #3
 8006a06:	2b03      	cmp	r3, #3
 8006a08:	d816      	bhi.n	8006a38 <UART_SetConfig+0xc4>
 8006a0a:	a201      	add	r2, pc, #4	; (adr r2, 8006a10 <UART_SetConfig+0x9c>)
 8006a0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a10:	08006a21 	.word	0x08006a21
 8006a14:	08006a2d 	.word	0x08006a2d
 8006a18:	08006a27 	.word	0x08006a27
 8006a1c:	08006a33 	.word	0x08006a33
 8006a20:	2301      	movs	r3, #1
 8006a22:	76fb      	strb	r3, [r7, #27]
 8006a24:	e0e8      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a26:	2302      	movs	r3, #2
 8006a28:	76fb      	strb	r3, [r7, #27]
 8006a2a:	e0e5      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a2c:	2304      	movs	r3, #4
 8006a2e:	76fb      	strb	r3, [r7, #27]
 8006a30:	e0e2      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a32:	2308      	movs	r3, #8
 8006a34:	76fb      	strb	r3, [r7, #27]
 8006a36:	e0df      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a38:	2310      	movs	r3, #16
 8006a3a:	76fb      	strb	r3, [r7, #27]
 8006a3c:	bf00      	nop
 8006a3e:	e0db      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4a87      	ldr	r2, [pc, #540]	; (8006c64 <UART_SetConfig+0x2f0>)
 8006a46:	4293      	cmp	r3, r2
 8006a48:	d134      	bne.n	8006ab4 <UART_SetConfig+0x140>
 8006a4a:	4b85      	ldr	r3, [pc, #532]	; (8006c60 <UART_SetConfig+0x2ec>)
 8006a4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a50:	f003 030c 	and.w	r3, r3, #12
 8006a54:	2b0c      	cmp	r3, #12
 8006a56:	d829      	bhi.n	8006aac <UART_SetConfig+0x138>
 8006a58:	a201      	add	r2, pc, #4	; (adr r2, 8006a60 <UART_SetConfig+0xec>)
 8006a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a5e:	bf00      	nop
 8006a60:	08006a95 	.word	0x08006a95
 8006a64:	08006aad 	.word	0x08006aad
 8006a68:	08006aad 	.word	0x08006aad
 8006a6c:	08006aad 	.word	0x08006aad
 8006a70:	08006aa1 	.word	0x08006aa1
 8006a74:	08006aad 	.word	0x08006aad
 8006a78:	08006aad 	.word	0x08006aad
 8006a7c:	08006aad 	.word	0x08006aad
 8006a80:	08006a9b 	.word	0x08006a9b
 8006a84:	08006aad 	.word	0x08006aad
 8006a88:	08006aad 	.word	0x08006aad
 8006a8c:	08006aad 	.word	0x08006aad
 8006a90:	08006aa7 	.word	0x08006aa7
 8006a94:	2300      	movs	r3, #0
 8006a96:	76fb      	strb	r3, [r7, #27]
 8006a98:	e0ae      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006a9a:	2302      	movs	r3, #2
 8006a9c:	76fb      	strb	r3, [r7, #27]
 8006a9e:	e0ab      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006aa0:	2304      	movs	r3, #4
 8006aa2:	76fb      	strb	r3, [r7, #27]
 8006aa4:	e0a8      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006aa6:	2308      	movs	r3, #8
 8006aa8:	76fb      	strb	r3, [r7, #27]
 8006aaa:	e0a5      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006aac:	2310      	movs	r3, #16
 8006aae:	76fb      	strb	r3, [r7, #27]
 8006ab0:	bf00      	nop
 8006ab2:	e0a1      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a6b      	ldr	r2, [pc, #428]	; (8006c68 <UART_SetConfig+0x2f4>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d120      	bne.n	8006b00 <UART_SetConfig+0x18c>
 8006abe:	4b68      	ldr	r3, [pc, #416]	; (8006c60 <UART_SetConfig+0x2ec>)
 8006ac0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ac4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ac8:	2b10      	cmp	r3, #16
 8006aca:	d00f      	beq.n	8006aec <UART_SetConfig+0x178>
 8006acc:	2b10      	cmp	r3, #16
 8006ace:	d802      	bhi.n	8006ad6 <UART_SetConfig+0x162>
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d005      	beq.n	8006ae0 <UART_SetConfig+0x16c>
 8006ad4:	e010      	b.n	8006af8 <UART_SetConfig+0x184>
 8006ad6:	2b20      	cmp	r3, #32
 8006ad8:	d005      	beq.n	8006ae6 <UART_SetConfig+0x172>
 8006ada:	2b30      	cmp	r3, #48	; 0x30
 8006adc:	d009      	beq.n	8006af2 <UART_SetConfig+0x17e>
 8006ade:	e00b      	b.n	8006af8 <UART_SetConfig+0x184>
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	76fb      	strb	r3, [r7, #27]
 8006ae4:	e088      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006ae6:	2302      	movs	r3, #2
 8006ae8:	76fb      	strb	r3, [r7, #27]
 8006aea:	e085      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006aec:	2304      	movs	r3, #4
 8006aee:	76fb      	strb	r3, [r7, #27]
 8006af0:	e082      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006af2:	2308      	movs	r3, #8
 8006af4:	76fb      	strb	r3, [r7, #27]
 8006af6:	e07f      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006af8:	2310      	movs	r3, #16
 8006afa:	76fb      	strb	r3, [r7, #27]
 8006afc:	bf00      	nop
 8006afe:	e07b      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a59      	ldr	r2, [pc, #356]	; (8006c6c <UART_SetConfig+0x2f8>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d120      	bne.n	8006b4c <UART_SetConfig+0x1d8>
 8006b0a:	4b55      	ldr	r3, [pc, #340]	; (8006c60 <UART_SetConfig+0x2ec>)
 8006b0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b10:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b14:	2b40      	cmp	r3, #64	; 0x40
 8006b16:	d00f      	beq.n	8006b38 <UART_SetConfig+0x1c4>
 8006b18:	2b40      	cmp	r3, #64	; 0x40
 8006b1a:	d802      	bhi.n	8006b22 <UART_SetConfig+0x1ae>
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d005      	beq.n	8006b2c <UART_SetConfig+0x1b8>
 8006b20:	e010      	b.n	8006b44 <UART_SetConfig+0x1d0>
 8006b22:	2b80      	cmp	r3, #128	; 0x80
 8006b24:	d005      	beq.n	8006b32 <UART_SetConfig+0x1be>
 8006b26:	2bc0      	cmp	r3, #192	; 0xc0
 8006b28:	d009      	beq.n	8006b3e <UART_SetConfig+0x1ca>
 8006b2a:	e00b      	b.n	8006b44 <UART_SetConfig+0x1d0>
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	76fb      	strb	r3, [r7, #27]
 8006b30:	e062      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b32:	2302      	movs	r3, #2
 8006b34:	76fb      	strb	r3, [r7, #27]
 8006b36:	e05f      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b38:	2304      	movs	r3, #4
 8006b3a:	76fb      	strb	r3, [r7, #27]
 8006b3c:	e05c      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b3e:	2308      	movs	r3, #8
 8006b40:	76fb      	strb	r3, [r7, #27]
 8006b42:	e059      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b44:	2310      	movs	r3, #16
 8006b46:	76fb      	strb	r3, [r7, #27]
 8006b48:	bf00      	nop
 8006b4a:	e055      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a47      	ldr	r2, [pc, #284]	; (8006c70 <UART_SetConfig+0x2fc>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d124      	bne.n	8006ba0 <UART_SetConfig+0x22c>
 8006b56:	4b42      	ldr	r3, [pc, #264]	; (8006c60 <UART_SetConfig+0x2ec>)
 8006b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b64:	d012      	beq.n	8006b8c <UART_SetConfig+0x218>
 8006b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b6a:	d802      	bhi.n	8006b72 <UART_SetConfig+0x1fe>
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d007      	beq.n	8006b80 <UART_SetConfig+0x20c>
 8006b70:	e012      	b.n	8006b98 <UART_SetConfig+0x224>
 8006b72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b76:	d006      	beq.n	8006b86 <UART_SetConfig+0x212>
 8006b78:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b7c:	d009      	beq.n	8006b92 <UART_SetConfig+0x21e>
 8006b7e:	e00b      	b.n	8006b98 <UART_SetConfig+0x224>
 8006b80:	2300      	movs	r3, #0
 8006b82:	76fb      	strb	r3, [r7, #27]
 8006b84:	e038      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b86:	2302      	movs	r3, #2
 8006b88:	76fb      	strb	r3, [r7, #27]
 8006b8a:	e035      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b8c:	2304      	movs	r3, #4
 8006b8e:	76fb      	strb	r3, [r7, #27]
 8006b90:	e032      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b92:	2308      	movs	r3, #8
 8006b94:	76fb      	strb	r3, [r7, #27]
 8006b96:	e02f      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006b98:	2310      	movs	r3, #16
 8006b9a:	76fb      	strb	r3, [r7, #27]
 8006b9c:	bf00      	nop
 8006b9e:	e02b      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a2c      	ldr	r2, [pc, #176]	; (8006c58 <UART_SetConfig+0x2e4>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d124      	bne.n	8006bf4 <UART_SetConfig+0x280>
 8006baa:	4b2d      	ldr	r3, [pc, #180]	; (8006c60 <UART_SetConfig+0x2ec>)
 8006bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bb0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bb8:	d012      	beq.n	8006be0 <UART_SetConfig+0x26c>
 8006bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006bbe:	d802      	bhi.n	8006bc6 <UART_SetConfig+0x252>
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d007      	beq.n	8006bd4 <UART_SetConfig+0x260>
 8006bc4:	e012      	b.n	8006bec <UART_SetConfig+0x278>
 8006bc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bca:	d006      	beq.n	8006bda <UART_SetConfig+0x266>
 8006bcc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bd0:	d009      	beq.n	8006be6 <UART_SetConfig+0x272>
 8006bd2:	e00b      	b.n	8006bec <UART_SetConfig+0x278>
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	76fb      	strb	r3, [r7, #27]
 8006bd8:	e00e      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006bda:	2302      	movs	r3, #2
 8006bdc:	76fb      	strb	r3, [r7, #27]
 8006bde:	e00b      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006be0:	2304      	movs	r3, #4
 8006be2:	76fb      	strb	r3, [r7, #27]
 8006be4:	e008      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006be6:	2308      	movs	r3, #8
 8006be8:	76fb      	strb	r3, [r7, #27]
 8006bea:	e005      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006bec:	2310      	movs	r3, #16
 8006bee:	76fb      	strb	r3, [r7, #27]
 8006bf0:	bf00      	nop
 8006bf2:	e001      	b.n	8006bf8 <UART_SetConfig+0x284>
 8006bf4:	2310      	movs	r3, #16
 8006bf6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a16      	ldr	r2, [pc, #88]	; (8006c58 <UART_SetConfig+0x2e4>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	f040 8087 	bne.w	8006d12 <UART_SetConfig+0x39e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c04:	7efb      	ldrb	r3, [r7, #27]
 8006c06:	2b08      	cmp	r3, #8
 8006c08:	d836      	bhi.n	8006c78 <UART_SetConfig+0x304>
 8006c0a:	a201      	add	r2, pc, #4	; (adr r2, 8006c10 <UART_SetConfig+0x29c>)
 8006c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c10:	08006c35 	.word	0x08006c35
 8006c14:	08006c79 	.word	0x08006c79
 8006c18:	08006c3d 	.word	0x08006c3d
 8006c1c:	08006c79 	.word	0x08006c79
 8006c20:	08006c43 	.word	0x08006c43
 8006c24:	08006c79 	.word	0x08006c79
 8006c28:	08006c79 	.word	0x08006c79
 8006c2c:	08006c79 	.word	0x08006c79
 8006c30:	08006c4b 	.word	0x08006c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c34:	f7fe fbd8 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8006c38:	6178      	str	r0, [r7, #20]
        break;
 8006c3a:	e022      	b.n	8006c82 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c3c:	4b0d      	ldr	r3, [pc, #52]	; (8006c74 <UART_SetConfig+0x300>)
 8006c3e:	617b      	str	r3, [r7, #20]
        break;
 8006c40:	e01f      	b.n	8006c82 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c42:	f7fe fb3b 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8006c46:	6178      	str	r0, [r7, #20]
        break;
 8006c48:	e01b      	b.n	8006c82 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c4e:	617b      	str	r3, [r7, #20]
        break;
 8006c50:	e017      	b.n	8006c82 <UART_SetConfig+0x30e>
 8006c52:	bf00      	nop
 8006c54:	efff69f3 	.word	0xefff69f3
 8006c58:	40008000 	.word	0x40008000
 8006c5c:	40013800 	.word	0x40013800
 8006c60:	40021000 	.word	0x40021000
 8006c64:	40004400 	.word	0x40004400
 8006c68:	40004800 	.word	0x40004800
 8006c6c:	40004c00 	.word	0x40004c00
 8006c70:	40005000 	.word	0x40005000
 8006c74:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006c78:	2300      	movs	r3, #0
 8006c7a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	76bb      	strb	r3, [r7, #26]
        break;
 8006c80:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c82:	697b      	ldr	r3, [r7, #20]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 80f1 	beq.w	8006e6c <UART_SetConfig+0x4f8>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	4613      	mov	r3, r2
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	4413      	add	r3, r2
 8006c94:	697a      	ldr	r2, [r7, #20]
 8006c96:	429a      	cmp	r2, r3
 8006c98:	d305      	bcc.n	8006ca6 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	685b      	ldr	r3, [r3, #4]
 8006c9e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006ca0:	697a      	ldr	r2, [r7, #20]
 8006ca2:	429a      	cmp	r2, r3
 8006ca4:	d902      	bls.n	8006cac <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	76bb      	strb	r3, [r7, #26]
 8006caa:	e0df      	b.n	8006e6c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8006cac:	697b      	ldr	r3, [r7, #20]
 8006cae:	4619      	mov	r1, r3
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	f04f 0400 	mov.w	r4, #0
 8006cbc:	0214      	lsls	r4, r2, #8
 8006cbe:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8006cc2:	020b      	lsls	r3, r1, #8
 8006cc4:	687a      	ldr	r2, [r7, #4]
 8006cc6:	6852      	ldr	r2, [r2, #4]
 8006cc8:	0852      	lsrs	r2, r2, #1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	f04f 0200 	mov.w	r2, #0
 8006cd0:	eb13 0b01 	adds.w	fp, r3, r1
 8006cd4:	eb44 0c02 	adc.w	ip, r4, r2
 8006cd8:	4658      	mov	r0, fp
 8006cda:	4661      	mov	r1, ip
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f04f 0400 	mov.w	r4, #0
 8006ce4:	461a      	mov	r2, r3
 8006ce6:	4623      	mov	r3, r4
 8006ce8:	f7f9 fe84 	bl	80009f4 <__aeabi_uldivmod>
 8006cec:	4603      	mov	r3, r0
 8006cee:	460c      	mov	r4, r1
 8006cf0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006cf2:	693b      	ldr	r3, [r7, #16]
 8006cf4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006cf8:	d308      	bcc.n	8006d0c <UART_SetConfig+0x398>
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d00:	d204      	bcs.n	8006d0c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	693a      	ldr	r2, [r7, #16]
 8006d08:	60da      	str	r2, [r3, #12]
 8006d0a:	e0af      	b.n	8006e6c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006d0c:	2301      	movs	r3, #1
 8006d0e:	76bb      	strb	r3, [r7, #26]
 8006d10:	e0ac      	b.n	8006e6c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	69db      	ldr	r3, [r3, #28]
 8006d16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d1a:	d15b      	bne.n	8006dd4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006d1c:	7efb      	ldrb	r3, [r7, #27]
 8006d1e:	2b08      	cmp	r3, #8
 8006d20:	d827      	bhi.n	8006d72 <UART_SetConfig+0x3fe>
 8006d22:	a201      	add	r2, pc, #4	; (adr r2, 8006d28 <UART_SetConfig+0x3b4>)
 8006d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d28:	08006d4d 	.word	0x08006d4d
 8006d2c:	08006d55 	.word	0x08006d55
 8006d30:	08006d5d 	.word	0x08006d5d
 8006d34:	08006d73 	.word	0x08006d73
 8006d38:	08006d63 	.word	0x08006d63
 8006d3c:	08006d73 	.word	0x08006d73
 8006d40:	08006d73 	.word	0x08006d73
 8006d44:	08006d73 	.word	0x08006d73
 8006d48:	08006d6b 	.word	0x08006d6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d4c:	f7fe fb4c 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8006d50:	6178      	str	r0, [r7, #20]
        break;
 8006d52:	e013      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d54:	f7fe fb5e 	bl	8005414 <HAL_RCC_GetPCLK2Freq>
 8006d58:	6178      	str	r0, [r7, #20]
        break;
 8006d5a:	e00f      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d5c:	4b49      	ldr	r3, [pc, #292]	; (8006e84 <UART_SetConfig+0x510>)
 8006d5e:	617b      	str	r3, [r7, #20]
        break;
 8006d60:	e00c      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d62:	f7fe faab 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8006d66:	6178      	str	r0, [r7, #20]
        break;
 8006d68:	e008      	b.n	8006d7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006d6e:	617b      	str	r3, [r7, #20]
        break;
 8006d70:	e004      	b.n	8006d7c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8006d72:	2300      	movs	r3, #0
 8006d74:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006d76:	2301      	movs	r3, #1
 8006d78:	76bb      	strb	r3, [r7, #26]
        break;
 8006d7a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d074      	beq.n	8006e6c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	005a      	lsls	r2, r3, #1
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	085b      	lsrs	r3, r3, #1
 8006d8c:	441a      	add	r2, r3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d96:	b29b      	uxth	r3, r3
 8006d98:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d9a:	693b      	ldr	r3, [r7, #16]
 8006d9c:	2b0f      	cmp	r3, #15
 8006d9e:	d916      	bls.n	8006dce <UART_SetConfig+0x45a>
 8006da0:	693b      	ldr	r3, [r7, #16]
 8006da2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006da6:	d212      	bcs.n	8006dce <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006da8:	693b      	ldr	r3, [r7, #16]
 8006daa:	b29b      	uxth	r3, r3
 8006dac:	f023 030f 	bic.w	r3, r3, #15
 8006db0:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	085b      	lsrs	r3, r3, #1
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	f003 0307 	and.w	r3, r3, #7
 8006dbc:	b29a      	uxth	r2, r3
 8006dbe:	89fb      	ldrh	r3, [r7, #14]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	89fa      	ldrh	r2, [r7, #14]
 8006dca:	60da      	str	r2, [r3, #12]
 8006dcc:	e04e      	b.n	8006e6c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	76bb      	strb	r3, [r7, #26]
 8006dd2:	e04b      	b.n	8006e6c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006dd4:	7efb      	ldrb	r3, [r7, #27]
 8006dd6:	2b08      	cmp	r3, #8
 8006dd8:	d827      	bhi.n	8006e2a <UART_SetConfig+0x4b6>
 8006dda:	a201      	add	r2, pc, #4	; (adr r2, 8006de0 <UART_SetConfig+0x46c>)
 8006ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006de0:	08006e05 	.word	0x08006e05
 8006de4:	08006e0d 	.word	0x08006e0d
 8006de8:	08006e15 	.word	0x08006e15
 8006dec:	08006e2b 	.word	0x08006e2b
 8006df0:	08006e1b 	.word	0x08006e1b
 8006df4:	08006e2b 	.word	0x08006e2b
 8006df8:	08006e2b 	.word	0x08006e2b
 8006dfc:	08006e2b 	.word	0x08006e2b
 8006e00:	08006e23 	.word	0x08006e23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e04:	f7fe faf0 	bl	80053e8 <HAL_RCC_GetPCLK1Freq>
 8006e08:	6178      	str	r0, [r7, #20]
        break;
 8006e0a:	e013      	b.n	8006e34 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e0c:	f7fe fb02 	bl	8005414 <HAL_RCC_GetPCLK2Freq>
 8006e10:	6178      	str	r0, [r7, #20]
        break;
 8006e12:	e00f      	b.n	8006e34 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e14:	4b1b      	ldr	r3, [pc, #108]	; (8006e84 <UART_SetConfig+0x510>)
 8006e16:	617b      	str	r3, [r7, #20]
        break;
 8006e18:	e00c      	b.n	8006e34 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e1a:	f7fe fa4f 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 8006e1e:	6178      	str	r0, [r7, #20]
        break;
 8006e20:	e008      	b.n	8006e34 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e26:	617b      	str	r3, [r7, #20]
        break;
 8006e28:	e004      	b.n	8006e34 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006e2e:	2301      	movs	r3, #1
 8006e30:	76bb      	strb	r3, [r7, #26]
        break;
 8006e32:	bf00      	nop
    }

    if (pclk != 0U)
 8006e34:	697b      	ldr	r3, [r7, #20]
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d018      	beq.n	8006e6c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	085a      	lsrs	r2, r3, #1
 8006e40:	697b      	ldr	r3, [r7, #20]
 8006e42:	441a      	add	r2, r3
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	685b      	ldr	r3, [r3, #4]
 8006e48:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e50:	693b      	ldr	r3, [r7, #16]
 8006e52:	2b0f      	cmp	r3, #15
 8006e54:	d908      	bls.n	8006e68 <UART_SetConfig+0x4f4>
 8006e56:	693b      	ldr	r3, [r7, #16]
 8006e58:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e5c:	d204      	bcs.n	8006e68 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	693a      	ldr	r2, [r7, #16]
 8006e64:	60da      	str	r2, [r3, #12]
 8006e66:	e001      	b.n	8006e6c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2200      	movs	r2, #0
 8006e70:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	2200      	movs	r2, #0
 8006e76:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8006e78:	7ebb      	ldrb	r3, [r7, #26]
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3720      	adds	r7, #32
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8006e84:	00f42400 	.word	0x00f42400

08006e88 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b083      	sub	sp, #12
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e94:	f003 0301 	and.w	r3, r3, #1
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d00a      	beq.n	8006eb2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb6:	f003 0302 	and.w	r3, r3, #2
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	430a      	orrs	r2, r1
 8006ed2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	f003 0304 	and.w	r3, r3, #4
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d00a      	beq.n	8006ef6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	430a      	orrs	r2, r1
 8006ef4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d00a      	beq.n	8006f18 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	685b      	ldr	r3, [r3, #4]
 8006f08:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	430a      	orrs	r2, r1
 8006f16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1c:	f003 0310 	and.w	r3, r3, #16
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d00a      	beq.n	8006f3a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	689b      	ldr	r3, [r3, #8]
 8006f2a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	430a      	orrs	r2, r1
 8006f38:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3e:	f003 0320 	and.w	r3, r3, #32
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00a      	beq.n	8006f5c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	430a      	orrs	r2, r1
 8006f5a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d01a      	beq.n	8006f9e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	430a      	orrs	r2, r1
 8006f7c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f86:	d10a      	bne.n	8006f9e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	430a      	orrs	r2, r1
 8006f9c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d00a      	beq.n	8006fc0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	430a      	orrs	r2, r1
 8006fbe:	605a      	str	r2, [r3, #4]
  }
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b086      	sub	sp, #24
 8006fd0:	af02      	add	r7, sp, #8
 8006fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8006fda:	f7fb faa7 	bl	800252c <HAL_GetTick>
 8006fde:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	f003 0308 	and.w	r3, r3, #8
 8006fea:	2b08      	cmp	r3, #8
 8006fec:	d10e      	bne.n	800700c <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006fee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006ffc:	6878      	ldr	r0, [r7, #4]
 8006ffe:	f000 f82a 	bl	8007056 <UART_WaitOnFlagUntilTimeout>
 8007002:	4603      	mov	r3, r0
 8007004:	2b00      	cmp	r3, #0
 8007006:	d001      	beq.n	800700c <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007008:	2303      	movs	r3, #3
 800700a:	e020      	b.n	800704e <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f003 0304 	and.w	r3, r3, #4
 8007016:	2b04      	cmp	r3, #4
 8007018:	d10e      	bne.n	8007038 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800701a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800701e:	9300      	str	r3, [sp, #0]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	2200      	movs	r2, #0
 8007024:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007028:	6878      	ldr	r0, [r7, #4]
 800702a:	f000 f814 	bl	8007056 <UART_WaitOnFlagUntilTimeout>
 800702e:	4603      	mov	r3, r0
 8007030:	2b00      	cmp	r3, #0
 8007032:	d001      	beq.n	8007038 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007034:	2303      	movs	r3, #3
 8007036:	e00a      	b.n	800704e <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2220      	movs	r2, #32
 800703c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2220      	movs	r2, #32
 8007042:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800704c:	2300      	movs	r3, #0
}
 800704e:	4618      	mov	r0, r3
 8007050:	3710      	adds	r7, #16
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}

08007056 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007056:	b580      	push	{r7, lr}
 8007058:	b084      	sub	sp, #16
 800705a:	af00      	add	r7, sp, #0
 800705c:	60f8      	str	r0, [r7, #12]
 800705e:	60b9      	str	r1, [r7, #8]
 8007060:	603b      	str	r3, [r7, #0]
 8007062:	4613      	mov	r3, r2
 8007064:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007066:	e05d      	b.n	8007124 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800706e:	d059      	beq.n	8007124 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007070:	f7fb fa5c 	bl	800252c <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	1ad3      	subs	r3, r2, r3
 800707a:	69ba      	ldr	r2, [r7, #24]
 800707c:	429a      	cmp	r2, r3
 800707e:	d302      	bcc.n	8007086 <UART_WaitOnFlagUntilTimeout+0x30>
 8007080:	69bb      	ldr	r3, [r7, #24]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d11b      	bne.n	80070be <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007094:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f022 0201 	bic.w	r2, r2, #1
 80070a4:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2220      	movs	r2, #32
 80070aa:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2220      	movs	r2, #32
 80070b0:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80070ba:	2303      	movs	r3, #3
 80070bc:	e042      	b.n	8007144 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f003 0304 	and.w	r3, r3, #4
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d02b      	beq.n	8007124 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	69db      	ldr	r3, [r3, #28]
 80070d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80070d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80070da:	d123      	bne.n	8007124 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80070e4:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	681a      	ldr	r2, [r3, #0]
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80070f4:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	689a      	ldr	r2, [r3, #8]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f022 0201 	bic.w	r2, r2, #1
 8007104:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2220      	movs	r2, #32
 800710a:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2220      	movs	r2, #32
 8007110:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	2220      	movs	r2, #32
 8007116:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2200      	movs	r2, #0
 800711c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 8007120:	2303      	movs	r3, #3
 8007122:	e00f      	b.n	8007144 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	69da      	ldr	r2, [r3, #28]
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	4013      	ands	r3, r2
 800712e:	68ba      	ldr	r2, [r7, #8]
 8007130:	429a      	cmp	r2, r3
 8007132:	bf0c      	ite	eq
 8007134:	2301      	moveq	r3, #1
 8007136:	2300      	movne	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	461a      	mov	r2, r3
 800713c:	79fb      	ldrb	r3, [r7, #7]
 800713e:	429a      	cmp	r2, r3
 8007140:	d092      	beq.n	8007068 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007142:	2300      	movs	r3, #0
}
 8007144:	4618      	mov	r0, r3
 8007146:	3710      	adds	r7, #16
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <arm_sin_f32>:
 800714c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80071cc <arm_sin_f32+0x80>
 8007150:	ee20 0a27 	vmul.f32	s0, s0, s15
 8007154:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8007158:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800715c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8007160:	d504      	bpl.n	800716c <arm_sin_f32+0x20>
 8007162:	ee17 3a90 	vmov	r3, s15
 8007166:	3b01      	subs	r3, #1
 8007168:	ee07 3a90 	vmov	s15, r3
 800716c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007170:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80071d0 <arm_sin_f32+0x84>
 8007174:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007178:	ee20 0a07 	vmul.f32	s0, s0, s14
 800717c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8007180:	ee17 3a90 	vmov	r3, s15
 8007184:	b29b      	uxth	r3, r3
 8007186:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800718a:	d21a      	bcs.n	80071c2 <arm_sin_f32+0x76>
 800718c:	ee07 3a90 	vmov	s15, r3
 8007190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007194:	1c59      	adds	r1, r3, #1
 8007196:	ee30 0a67 	vsub.f32	s0, s0, s15
 800719a:	4a0e      	ldr	r2, [pc, #56]	; (80071d4 <arm_sin_f32+0x88>)
 800719c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80071a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80071a4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80071a8:	ed93 7a00 	vldr	s14, [r3]
 80071ac:	edd2 6a00 	vldr	s13, [r2]
 80071b0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80071b4:	ee20 0a26 	vmul.f32	s0, s0, s13
 80071b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071bc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80071c0:	4770      	bx	lr
 80071c2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80071c6:	2101      	movs	r1, #1
 80071c8:	2300      	movs	r3, #0
 80071ca:	e7e6      	b.n	800719a <arm_sin_f32+0x4e>
 80071cc:	3e22f983 	.word	0x3e22f983
 80071d0:	44000000 	.word	0x44000000
 80071d4:	080073fc 	.word	0x080073fc

080071d8 <__errno>:
 80071d8:	4b01      	ldr	r3, [pc, #4]	; (80071e0 <__errno+0x8>)
 80071da:	6818      	ldr	r0, [r3, #0]
 80071dc:	4770      	bx	lr
 80071de:	bf00      	nop
 80071e0:	2000000c 	.word	0x2000000c

080071e4 <__libc_init_array>:
 80071e4:	b570      	push	{r4, r5, r6, lr}
 80071e6:	4e0d      	ldr	r6, [pc, #52]	; (800721c <__libc_init_array+0x38>)
 80071e8:	4c0d      	ldr	r4, [pc, #52]	; (8007220 <__libc_init_array+0x3c>)
 80071ea:	1ba4      	subs	r4, r4, r6
 80071ec:	10a4      	asrs	r4, r4, #2
 80071ee:	2500      	movs	r5, #0
 80071f0:	42a5      	cmp	r5, r4
 80071f2:	d109      	bne.n	8007208 <__libc_init_array+0x24>
 80071f4:	4e0b      	ldr	r6, [pc, #44]	; (8007224 <__libc_init_array+0x40>)
 80071f6:	4c0c      	ldr	r4, [pc, #48]	; (8007228 <__libc_init_array+0x44>)
 80071f8:	f000 f8c8 	bl	800738c <_init>
 80071fc:	1ba4      	subs	r4, r4, r6
 80071fe:	10a4      	asrs	r4, r4, #2
 8007200:	2500      	movs	r5, #0
 8007202:	42a5      	cmp	r5, r4
 8007204:	d105      	bne.n	8007212 <__libc_init_array+0x2e>
 8007206:	bd70      	pop	{r4, r5, r6, pc}
 8007208:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800720c:	4798      	blx	r3
 800720e:	3501      	adds	r5, #1
 8007210:	e7ee      	b.n	80071f0 <__libc_init_array+0xc>
 8007212:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007216:	4798      	blx	r3
 8007218:	3501      	adds	r5, #1
 800721a:	e7f2      	b.n	8007202 <__libc_init_array+0x1e>
 800721c:	08007c08 	.word	0x08007c08
 8007220:	08007c08 	.word	0x08007c08
 8007224:	08007c08 	.word	0x08007c08
 8007228:	08007c0c 	.word	0x08007c0c

0800722c <memset>:
 800722c:	4402      	add	r2, r0
 800722e:	4603      	mov	r3, r0
 8007230:	4293      	cmp	r3, r2
 8007232:	d100      	bne.n	8007236 <memset+0xa>
 8007234:	4770      	bx	lr
 8007236:	f803 1b01 	strb.w	r1, [r3], #1
 800723a:	e7f9      	b.n	8007230 <memset+0x4>

0800723c <rand>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4b13      	ldr	r3, [pc, #76]	; (800728c <rand+0x50>)
 8007240:	681c      	ldr	r4, [r3, #0]
 8007242:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007244:	b97b      	cbnz	r3, 8007266 <rand+0x2a>
 8007246:	2018      	movs	r0, #24
 8007248:	f000 f82c 	bl	80072a4 <malloc>
 800724c:	4a10      	ldr	r2, [pc, #64]	; (8007290 <rand+0x54>)
 800724e:	4b11      	ldr	r3, [pc, #68]	; (8007294 <rand+0x58>)
 8007250:	63a0      	str	r0, [r4, #56]	; 0x38
 8007252:	e9c0 2300 	strd	r2, r3, [r0]
 8007256:	4b10      	ldr	r3, [pc, #64]	; (8007298 <rand+0x5c>)
 8007258:	6083      	str	r3, [r0, #8]
 800725a:	230b      	movs	r3, #11
 800725c:	8183      	strh	r3, [r0, #12]
 800725e:	2201      	movs	r2, #1
 8007260:	2300      	movs	r3, #0
 8007262:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007266:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007268:	480c      	ldr	r0, [pc, #48]	; (800729c <rand+0x60>)
 800726a:	690a      	ldr	r2, [r1, #16]
 800726c:	694b      	ldr	r3, [r1, #20]
 800726e:	4c0c      	ldr	r4, [pc, #48]	; (80072a0 <rand+0x64>)
 8007270:	4350      	muls	r0, r2
 8007272:	fb04 0003 	mla	r0, r4, r3, r0
 8007276:	fba2 2304 	umull	r2, r3, r2, r4
 800727a:	4403      	add	r3, r0
 800727c:	1c54      	adds	r4, r2, #1
 800727e:	f143 0500 	adc.w	r5, r3, #0
 8007282:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8007286:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 800728a:	bd38      	pop	{r3, r4, r5, pc}
 800728c:	2000000c 	.word	0x2000000c
 8007290:	abcd330e 	.word	0xabcd330e
 8007294:	e66d1234 	.word	0xe66d1234
 8007298:	0005deec 	.word	0x0005deec
 800729c:	5851f42d 	.word	0x5851f42d
 80072a0:	4c957f2d 	.word	0x4c957f2d

080072a4 <malloc>:
 80072a4:	4b02      	ldr	r3, [pc, #8]	; (80072b0 <malloc+0xc>)
 80072a6:	4601      	mov	r1, r0
 80072a8:	6818      	ldr	r0, [r3, #0]
 80072aa:	f000 b803 	b.w	80072b4 <_malloc_r>
 80072ae:	bf00      	nop
 80072b0:	2000000c 	.word	0x2000000c

080072b4 <_malloc_r>:
 80072b4:	b570      	push	{r4, r5, r6, lr}
 80072b6:	1ccd      	adds	r5, r1, #3
 80072b8:	f025 0503 	bic.w	r5, r5, #3
 80072bc:	3508      	adds	r5, #8
 80072be:	2d0c      	cmp	r5, #12
 80072c0:	bf38      	it	cc
 80072c2:	250c      	movcc	r5, #12
 80072c4:	2d00      	cmp	r5, #0
 80072c6:	4606      	mov	r6, r0
 80072c8:	db01      	blt.n	80072ce <_malloc_r+0x1a>
 80072ca:	42a9      	cmp	r1, r5
 80072cc:	d903      	bls.n	80072d6 <_malloc_r+0x22>
 80072ce:	230c      	movs	r3, #12
 80072d0:	6033      	str	r3, [r6, #0]
 80072d2:	2000      	movs	r0, #0
 80072d4:	bd70      	pop	{r4, r5, r6, pc}
 80072d6:	f000 f857 	bl	8007388 <__malloc_lock>
 80072da:	4a21      	ldr	r2, [pc, #132]	; (8007360 <_malloc_r+0xac>)
 80072dc:	6814      	ldr	r4, [r2, #0]
 80072de:	4621      	mov	r1, r4
 80072e0:	b991      	cbnz	r1, 8007308 <_malloc_r+0x54>
 80072e2:	4c20      	ldr	r4, [pc, #128]	; (8007364 <_malloc_r+0xb0>)
 80072e4:	6823      	ldr	r3, [r4, #0]
 80072e6:	b91b      	cbnz	r3, 80072f0 <_malloc_r+0x3c>
 80072e8:	4630      	mov	r0, r6
 80072ea:	f000 f83d 	bl	8007368 <_sbrk_r>
 80072ee:	6020      	str	r0, [r4, #0]
 80072f0:	4629      	mov	r1, r5
 80072f2:	4630      	mov	r0, r6
 80072f4:	f000 f838 	bl	8007368 <_sbrk_r>
 80072f8:	1c43      	adds	r3, r0, #1
 80072fa:	d124      	bne.n	8007346 <_malloc_r+0x92>
 80072fc:	230c      	movs	r3, #12
 80072fe:	6033      	str	r3, [r6, #0]
 8007300:	4630      	mov	r0, r6
 8007302:	f000 f842 	bl	800738a <__malloc_unlock>
 8007306:	e7e4      	b.n	80072d2 <_malloc_r+0x1e>
 8007308:	680b      	ldr	r3, [r1, #0]
 800730a:	1b5b      	subs	r3, r3, r5
 800730c:	d418      	bmi.n	8007340 <_malloc_r+0x8c>
 800730e:	2b0b      	cmp	r3, #11
 8007310:	d90f      	bls.n	8007332 <_malloc_r+0x7e>
 8007312:	600b      	str	r3, [r1, #0]
 8007314:	50cd      	str	r5, [r1, r3]
 8007316:	18cc      	adds	r4, r1, r3
 8007318:	4630      	mov	r0, r6
 800731a:	f000 f836 	bl	800738a <__malloc_unlock>
 800731e:	f104 000b 	add.w	r0, r4, #11
 8007322:	1d23      	adds	r3, r4, #4
 8007324:	f020 0007 	bic.w	r0, r0, #7
 8007328:	1ac3      	subs	r3, r0, r3
 800732a:	d0d3      	beq.n	80072d4 <_malloc_r+0x20>
 800732c:	425a      	negs	r2, r3
 800732e:	50e2      	str	r2, [r4, r3]
 8007330:	e7d0      	b.n	80072d4 <_malloc_r+0x20>
 8007332:	428c      	cmp	r4, r1
 8007334:	684b      	ldr	r3, [r1, #4]
 8007336:	bf16      	itet	ne
 8007338:	6063      	strne	r3, [r4, #4]
 800733a:	6013      	streq	r3, [r2, #0]
 800733c:	460c      	movne	r4, r1
 800733e:	e7eb      	b.n	8007318 <_malloc_r+0x64>
 8007340:	460c      	mov	r4, r1
 8007342:	6849      	ldr	r1, [r1, #4]
 8007344:	e7cc      	b.n	80072e0 <_malloc_r+0x2c>
 8007346:	1cc4      	adds	r4, r0, #3
 8007348:	f024 0403 	bic.w	r4, r4, #3
 800734c:	42a0      	cmp	r0, r4
 800734e:	d005      	beq.n	800735c <_malloc_r+0xa8>
 8007350:	1a21      	subs	r1, r4, r0
 8007352:	4630      	mov	r0, r6
 8007354:	f000 f808 	bl	8007368 <_sbrk_r>
 8007358:	3001      	adds	r0, #1
 800735a:	d0cf      	beq.n	80072fc <_malloc_r+0x48>
 800735c:	6025      	str	r5, [r4, #0]
 800735e:	e7db      	b.n	8007318 <_malloc_r+0x64>
 8007360:	200000c8 	.word	0x200000c8
 8007364:	200000cc 	.word	0x200000cc

08007368 <_sbrk_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	4c06      	ldr	r4, [pc, #24]	; (8007384 <_sbrk_r+0x1c>)
 800736c:	2300      	movs	r3, #0
 800736e:	4605      	mov	r5, r0
 8007370:	4608      	mov	r0, r1
 8007372:	6023      	str	r3, [r4, #0]
 8007374:	f7fb f818 	bl	80023a8 <_sbrk>
 8007378:	1c43      	adds	r3, r0, #1
 800737a:	d102      	bne.n	8007382 <_sbrk_r+0x1a>
 800737c:	6823      	ldr	r3, [r4, #0]
 800737e:	b103      	cbz	r3, 8007382 <_sbrk_r+0x1a>
 8007380:	602b      	str	r3, [r5, #0]
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	20016510 	.word	0x20016510

08007388 <__malloc_lock>:
 8007388:	4770      	bx	lr

0800738a <__malloc_unlock>:
 800738a:	4770      	bx	lr

0800738c <_init>:
 800738c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800738e:	bf00      	nop
 8007390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007392:	bc08      	pop	{r3}
 8007394:	469e      	mov	lr, r3
 8007396:	4770      	bx	lr

08007398 <_fini>:
 8007398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800739a:	bf00      	nop
 800739c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800739e:	bc08      	pop	{r3}
 80073a0:	469e      	mov	lr, r3
 80073a2:	4770      	bx	lr
