// Seed: 3227356265
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd82,
    parameter id_3 = 32'd8
) (
    input wor id_0,
    input supply0 id_1,
    output tri1 _id_2,
    input tri _id_3[id_2 : -1]
);
  logic id_5;
  parameter id_6[1 : id_3] = (-1);
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_17 = 32'd8
) (
    input supply0 id_0,
    output wire id_1,
    output wor id_2,
    input tri id_3,
    input tri id_4,
    input tri1 id_5,
    input wand id_6,
    input uwire id_7,
    input tri id_8,
    input supply0 id_9,
    input wire id_10,
    output supply0 id_11,
    input wand id_12,
    output wire id_13[1 'b0 : id_17],
    input supply0 id_14,
    output uwire id_15,
    output uwire id_16,
    output wor _id_17,
    output tri0 id_18
);
  assign id_2 = -1;
  nor primCall (
      id_1, id_10, id_12, id_14, id_20, id_21, id_22, id_3, id_4, id_5, id_6, id_7, id_8, id_9
  );
  logic id_20;
  ;
  id_21.id_22(
      -1
  );
  module_0 modCall_1 ();
endmodule
