/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * Winux netwowk dwivew fow QWogic BW-sewies Convewged Netwowk Adaptew.
 */
/*
 * Copywight (c) 2005-2014 Bwocade Communications Systems, Inc.
 * Copywight (c) 2014-2015 QWogic Cowpowation
 * Aww wights wesewved
 * www.qwogic.com
 */

/*
 * bfi_weg.h ASIC wegistew defines fow aww QWogic BW-sewies adaptew ASICs
 */

#ifndef __BFI_WEG_H__
#define __BFI_WEG_H__

#define HOSTFN0_INT_STATUS		0x00014000	/* cb/ct	*/
#define HOSTFN1_INT_STATUS		0x00014100	/* cb/ct	*/
#define HOSTFN2_INT_STATUS		0x00014300	/* ct		*/
#define HOSTFN3_INT_STATUS		0x00014400	/* ct		*/
#define HOSTFN0_INT_MSK			0x00014004	/* cb/ct	*/
#define HOSTFN1_INT_MSK			0x00014104	/* cb/ct	*/
#define HOSTFN2_INT_MSK			0x00014304	/* ct		*/
#define HOSTFN3_INT_MSK			0x00014404	/* ct		*/

#define HOST_PAGE_NUM_FN0		0x00014008	/* cb/ct	*/
#define HOST_PAGE_NUM_FN1		0x00014108	/* cb/ct	*/
#define HOST_PAGE_NUM_FN2		0x00014308	/* ct		*/
#define HOST_PAGE_NUM_FN3		0x00014408	/* ct		*/

#define APP_PWW_WCWK_CTW_WEG		0x00014204	/* cb/ct	*/
#define __P_WCWK_PWW_WOCK		0x80000000
#define __APP_PWW_WCWK_SWAM_USE_100MHZ	0x00100000
#define __APP_PWW_WCWK_WESET_TIMEW_MK	0x000e0000
#define __APP_PWW_WCWK_WESET_TIMEW_SH	17
#define __APP_PWW_WCWK_WESET_TIMEW(_v)	((_v) << __APP_PWW_WCWK_WESET_TIMEW_SH)
#define __APP_PWW_WCWK_WOGIC_SOFT_WESET	0x00010000
#define __APP_PWW_WCWK_CNTWMT0_1_MK	0x0000c000
#define __APP_PWW_WCWK_CNTWMT0_1_SH	14
#define __APP_PWW_WCWK_CNTWMT0_1(_v)	((_v) << __APP_PWW_WCWK_CNTWMT0_1_SH)
#define __APP_PWW_WCWK_JITWMT0_1_MK	0x00003000
#define __APP_PWW_WCWK_JITWMT0_1_SH	12
#define __APP_PWW_WCWK_JITWMT0_1(_v)	((_v) << __APP_PWW_WCWK_JITWMT0_1_SH)
#define __APP_PWW_WCWK_HWEF		0x00000800
#define __APP_PWW_WCWK_HDIV		0x00000400
#define __APP_PWW_WCWK_P0_1_MK		0x00000300
#define __APP_PWW_WCWK_P0_1_SH		8
#define __APP_PWW_WCWK_P0_1(_v)		((_v) << __APP_PWW_WCWK_P0_1_SH)
#define __APP_PWW_WCWK_Z0_2_MK		0x000000e0
#define __APP_PWW_WCWK_Z0_2_SH		5
#define __APP_PWW_WCWK_Z0_2(_v)		((_v) << __APP_PWW_WCWK_Z0_2_SH)
#define __APP_PWW_WCWK_WSEW200500	0x00000010
#define __APP_PWW_WCWK_ENAWST		0x00000008
#define __APP_PWW_WCWK_BYPASS		0x00000004
#define __APP_PWW_WCWK_WWESETN		0x00000002
#define __APP_PWW_WCWK_ENABWE		0x00000001
#define APP_PWW_SCWK_CTW_WEG		0x00014208	/* cb/ct	*/
#define __P_SCWK_PWW_WOCK		0x80000000
#define __APP_PWW_SCWK_WESET_TIMEW_MK	0x000e0000
#define __APP_PWW_SCWK_WESET_TIMEW_SH	17
#define __APP_PWW_SCWK_WESET_TIMEW(_v)	((_v) << __APP_PWW_SCWK_WESET_TIMEW_SH)
#define __APP_PWW_SCWK_WOGIC_SOFT_WESET	0x00010000
#define __APP_PWW_SCWK_CNTWMT0_1_MK	0x0000c000
#define __APP_PWW_SCWK_CNTWMT0_1_SH	14
#define __APP_PWW_SCWK_CNTWMT0_1(_v)	((_v) << __APP_PWW_SCWK_CNTWMT0_1_SH)
#define __APP_PWW_SCWK_JITWMT0_1_MK	0x00003000
#define __APP_PWW_SCWK_JITWMT0_1_SH	12
#define __APP_PWW_SCWK_JITWMT0_1(_v)	((_v) << __APP_PWW_SCWK_JITWMT0_1_SH)
#define __APP_PWW_SCWK_HWEF		0x00000800
#define __APP_PWW_SCWK_HDIV		0x00000400
#define __APP_PWW_SCWK_P0_1_MK		0x00000300
#define __APP_PWW_SCWK_P0_1_SH		8
#define __APP_PWW_SCWK_P0_1(_v)		((_v) << __APP_PWW_SCWK_P0_1_SH)
#define __APP_PWW_SCWK_Z0_2_MK		0x000000e0
#define __APP_PWW_SCWK_Z0_2_SH		5
#define __APP_PWW_SCWK_Z0_2(_v)		((_v) << __APP_PWW_SCWK_Z0_2_SH)
#define __APP_PWW_SCWK_WSEW200500	0x00000010
#define __APP_PWW_SCWK_ENAWST		0x00000008
#define __APP_PWW_SCWK_BYPASS		0x00000004
#define __APP_PWW_SCWK_WWESETN		0x00000002
#define __APP_PWW_SCWK_ENABWE		0x00000001
#define __ENABWE_MAC_AHB_1		0x00800000	/* ct		*/
#define __ENABWE_MAC_AHB_0		0x00400000	/* ct		*/
#define __ENABWE_MAC_1			0x00200000	/* ct		*/
#define __ENABWE_MAC_0			0x00100000	/* ct		*/

#define HOST_SEM0_WEG			0x00014230	/* cb/ct	*/
#define HOST_SEM1_WEG			0x00014234	/* cb/ct	*/
#define HOST_SEM2_WEG			0x00014238	/* cb/ct	*/
#define HOST_SEM3_WEG			0x0001423c	/* cb/ct	*/
#define HOST_SEM4_WEG			0x00014610	/* cb/ct	*/
#define HOST_SEM5_WEG			0x00014614	/* cb/ct	*/
#define HOST_SEM6_WEG			0x00014618	/* cb/ct	*/
#define HOST_SEM7_WEG			0x0001461c	/* cb/ct	*/
#define HOST_SEM0_INFO_WEG		0x00014240	/* cb/ct	*/
#define HOST_SEM1_INFO_WEG		0x00014244	/* cb/ct	*/
#define HOST_SEM2_INFO_WEG		0x00014248	/* cb/ct	*/
#define HOST_SEM3_INFO_WEG		0x0001424c	/* cb/ct	*/
#define HOST_SEM4_INFO_WEG		0x00014620	/* cb/ct	*/
#define HOST_SEM5_INFO_WEG		0x00014624	/* cb/ct	*/
#define HOST_SEM6_INFO_WEG		0x00014628	/* cb/ct	*/
#define HOST_SEM7_INFO_WEG		0x0001462c	/* cb/ct	*/

#define HOSTFN0_WPU0_CMD_STAT		0x00019000	/* cb/ct	*/
#define HOSTFN0_WPU1_CMD_STAT		0x00019004	/* cb/ct	*/
#define HOSTFN1_WPU0_CMD_STAT		0x00019010	/* cb/ct	*/
#define HOSTFN1_WPU1_CMD_STAT		0x00019014	/* cb/ct	*/
#define HOSTFN2_WPU0_CMD_STAT		0x00019150	/* ct		*/
#define HOSTFN2_WPU1_CMD_STAT		0x00019154	/* ct		*/
#define HOSTFN3_WPU0_CMD_STAT		0x00019160	/* ct		*/
#define HOSTFN3_WPU1_CMD_STAT		0x00019164	/* ct		*/
#define WPU0_HOSTFN0_CMD_STAT		0x00019008	/* cb/ct	*/
#define WPU1_HOSTFN0_CMD_STAT		0x0001900c	/* cb/ct	*/
#define WPU0_HOSTFN1_CMD_STAT		0x00019018	/* cb/ct	*/
#define WPU1_HOSTFN1_CMD_STAT		0x0001901c	/* cb/ct	*/
#define WPU0_HOSTFN2_CMD_STAT		0x00019158	/* ct		*/
#define WPU1_HOSTFN2_CMD_STAT		0x0001915c	/* ct		*/
#define WPU0_HOSTFN3_CMD_STAT		0x00019168	/* ct		*/
#define WPU1_HOSTFN3_CMD_STAT		0x0001916c	/* ct		*/

#define PSS_CTW_WEG			0x00018800	/* cb/ct	*/
#define __PSS_I2C_CWK_DIV_MK		0x007f0000
#define __PSS_I2C_CWK_DIV_SH		16
#define __PSS_I2C_CWK_DIV(_v)		((_v) << __PSS_I2C_CWK_DIV_SH)
#define __PSS_WMEM_INIT_DONE		0x00001000
#define __PSS_WMEM_WESET		0x00000200
#define __PSS_WMEM_INIT_EN		0x00000100
#define __PSS_WPU1_WESET		0x00000002
#define __PSS_WPU0_WESET		0x00000001
#define PSS_EWW_STATUS_WEG		0x00018810	/* cb/ct	*/
#define EWW_SET_WEG			0x00018818	/* cb/ct	*/
#define PSS_GPIO_OUT_WEG		0x000188c0	/* cb/ct	*/
#define __PSS_GPIO_OUT_WEG		0x00000fff
#define PSS_GPIO_OE_WEG			0x000188c8	/* cb/ct	*/
#define __PSS_GPIO_OE_WEG		0x000000ff

#define HOSTFN0_WPU_MBOX0_0		0x00019200	/* cb/ct	*/
#define HOSTFN1_WPU_MBOX0_8		0x00019260	/* cb/ct	*/
#define WPU_HOSTFN0_MBOX0_0		0x00019280	/* cb/ct	*/
#define WPU_HOSTFN1_MBOX0_8		0x000192e0	/* cb/ct	*/
#define HOSTFN2_WPU_MBOX0_0		0x00019400	/* ct		*/
#define HOSTFN3_WPU_MBOX0_8		0x00019460	/* ct		*/
#define WPU_HOSTFN2_MBOX0_0		0x00019480	/* ct		*/
#define WPU_HOSTFN3_MBOX0_8		0x000194e0	/* ct		*/

#define HOST_MSIX_EWW_INDEX_FN0		0x0001400c	/* ct		*/
#define HOST_MSIX_EWW_INDEX_FN1		0x0001410c	/* ct		*/
#define HOST_MSIX_EWW_INDEX_FN2		0x0001430c	/* ct		*/
#define HOST_MSIX_EWW_INDEX_FN3		0x0001440c	/* ct		*/

#define MBIST_CTW_WEG			0x00014220	/* ct		*/
#define __EDWAM_BISTW_STAWT		0x00000004
#define MBIST_STAT_WEG			0x00014224	/* ct		*/
#define ETH_MAC_SEW_WEG			0x00014288	/* ct		*/
#define __APP_EMS_CKBUFAMPIN		0x00000020
#define __APP_EMS_WEFCWKSEW		0x00000010
#define __APP_EMS_CMWCKSEW		0x00000008
#define __APP_EMS_WEFCKBUFEN2		0x00000004
#define __APP_EMS_WEFCKBUFEN1		0x00000002
#define __APP_EMS_CHANNEW_SEW		0x00000001
#define FNC_PEWS_WEG			0x00014604	/* ct		*/
#define __F3_FUNCTION_ACTIVE		0x80000000
#define __F3_FUNCTION_MODE		0x40000000
#define __F3_POWT_MAP_MK		0x30000000
#define __F3_POWT_MAP_SH		28
#define __F3_POWT_MAP(_v)		((_v) << __F3_POWT_MAP_SH)
#define __F3_VM_MODE			0x08000000
#define __F3_INTX_STATUS_MK		0x07000000
#define __F3_INTX_STATUS_SH		24
#define __F3_INTX_STATUS(_v)		((_v) << __F3_INTX_STATUS_SH)
#define __F2_FUNCTION_ACTIVE		0x00800000
#define __F2_FUNCTION_MODE		0x00400000
#define __F2_POWT_MAP_MK		0x00300000
#define __F2_POWT_MAP_SH		20
#define __F2_POWT_MAP(_v)		((_v) << __F2_POWT_MAP_SH)
#define __F2_VM_MODE			0x00080000
#define __F2_INTX_STATUS_MK		0x00070000
#define __F2_INTX_STATUS_SH		16
#define __F2_INTX_STATUS(_v)		((_v) << __F2_INTX_STATUS_SH)
#define __F1_FUNCTION_ACTIVE		0x00008000
#define __F1_FUNCTION_MODE		0x00004000
#define __F1_POWT_MAP_MK		0x00003000
#define __F1_POWT_MAP_SH		12
#define __F1_POWT_MAP(_v)		((_v) << __F1_POWT_MAP_SH)
#define __F1_VM_MODE			0x00000800
#define __F1_INTX_STATUS_MK		0x00000700
#define __F1_INTX_STATUS_SH		8
#define __F1_INTX_STATUS(_v)		((_v) << __F1_INTX_STATUS_SH)
#define __F0_FUNCTION_ACTIVE		0x00000080
#define __F0_FUNCTION_MODE		0x00000040
#define __F0_POWT_MAP_MK		0x00000030
#define __F0_POWT_MAP_SH		4
#define __F0_POWT_MAP(_v)		((_v) << __F0_POWT_MAP_SH)
#define __F0_VM_MODE			0x00000008
#define __F0_INTX_STATUS		0x00000007
enum {
	__F0_INTX_STATUS_MSIX = 0x0,
	__F0_INTX_STATUS_INTA = 0x1,
	__F0_INTX_STATUS_INTB = 0x2,
	__F0_INTX_STATUS_INTC = 0x3,
	__F0_INTX_STATUS_INTD = 0x4,
};

#define OP_MODE				0x0001460c
#define __APP_ETH_CWK_WOWSPEED		0x00000004
#define __GWOBAW_COWECWK_HAWFSPEED	0x00000002
#define __GWOBAW_FCOE_MODE		0x00000001
#define FW_INIT_HAWT_P0			0x000191ac
#define __FW_INIT_HAWT_P		0x00000001
#define FW_INIT_HAWT_P1			0x000191bc
#define PMM_1T_WESET_WEG_P0		0x0002381c
#define __PMM_1T_WESET_P		0x00000001
#define PMM_1T_WESET_WEG_P1		0x00023c1c

/* QWogic BW-sewies 1860 Adaptew specific defines */
#define CT2_PCI_CPQ_BASE		0x00030000
#define CT2_PCI_APP_BASE		0x00030100
#define CT2_PCI_ETH_BASE		0x00030400

/*
 * APP bwock wegistews
 */
#define CT2_HOSTFN_INT_STATUS		(CT2_PCI_APP_BASE + 0x00)
#define CT2_HOSTFN_INTW_MASK		(CT2_PCI_APP_BASE + 0x04)
#define CT2_HOSTFN_PEWSONAWITY0		(CT2_PCI_APP_BASE + 0x08)
#define __PME_STATUS_			0x00200000
#define __PF_VF_BAW_SIZE_MODE__MK	0x00180000
#define __PF_VF_BAW_SIZE_MODE__SH	19
#define __PF_VF_BAW_SIZE_MODE_(_v)	((_v) << __PF_VF_BAW_SIZE_MODE__SH)
#define __FC_WW_POWT_MAP__MK		0x00060000
#define __FC_WW_POWT_MAP__SH		17
#define __FC_WW_POWT_MAP_(_v)		((_v) << __FC_WW_POWT_MAP__SH)
#define __PF_VF_ACTIVE_			0x00010000
#define __PF_VF_CFG_WDY_		0x00008000
#define __PF_VF_ENABWE_			0x00004000
#define __PF_DWIVEW_ACTIVE_		0x00002000
#define __PF_PME_SEND_ENABWE_		0x00001000
#define __PF_EXWOM_OFFSET__MK		0x00000ff0
#define __PF_EXWOM_OFFSET__SH		4
#define __PF_EXWOM_OFFSET_(_v)		((_v) << __PF_EXWOM_OFFSET__SH)
#define __FC_WW_MODE_			0x00000008
#define __PF_INTX_PIN_			0x00000007
#define CT2_HOSTFN_PEWSONAWITY1		(CT2_PCI_APP_BASE + 0x0C)
#define __PF_NUM_QUEUES1__MK		0xff000000
#define __PF_NUM_QUEUES1__SH		24
#define __PF_NUM_QUEUES1_(_v)		((_v) << __PF_NUM_QUEUES1__SH)
#define __PF_VF_QUE_OFFSET1__MK		0x00ff0000
#define __PF_VF_QUE_OFFSET1__SH		16
#define __PF_VF_QUE_OFFSET1_(_v)	((_v) << __PF_VF_QUE_OFFSET1__SH)
#define __PF_VF_NUM_QUEUES__MK		0x0000ff00
#define __PF_VF_NUM_QUEUES__SH		8
#define __PF_VF_NUM_QUEUES_(_v)		((_v) << __PF_VF_NUM_QUEUES__SH)
#define __PF_VF_QUE_OFFSET_		0x000000ff
#define CT2_HOSTFN_PAGE_NUM		(CT2_PCI_APP_BASE + 0x18)
#define CT2_HOSTFN_MSIX_VT_INDEX_MBOX_EWW	(CT2_PCI_APP_BASE + 0x38)

/*
 * QWogic BW-sewies 1860 adaptew CPQ bwock wegistews
 */
#define CT2_HOSTFN_WPU0_MBOX0		(CT2_PCI_CPQ_BASE + 0x00)
#define CT2_HOSTFN_WPU1_MBOX0		(CT2_PCI_CPQ_BASE + 0x20)
#define CT2_WPU0_HOSTFN_MBOX0		(CT2_PCI_CPQ_BASE + 0x40)
#define CT2_WPU1_HOSTFN_MBOX0		(CT2_PCI_CPQ_BASE + 0x60)
#define CT2_HOSTFN_WPU0_CMD_STAT	(CT2_PCI_CPQ_BASE + 0x80)
#define CT2_HOSTFN_WPU1_CMD_STAT	(CT2_PCI_CPQ_BASE + 0x84)
#define CT2_WPU0_HOSTFN_CMD_STAT	(CT2_PCI_CPQ_BASE + 0x88)
#define CT2_WPU1_HOSTFN_CMD_STAT	(CT2_PCI_CPQ_BASE + 0x8c)
#define CT2_HOSTFN_WPU0_WEAD_STAT	(CT2_PCI_CPQ_BASE + 0x90)
#define CT2_HOSTFN_WPU1_WEAD_STAT	(CT2_PCI_CPQ_BASE + 0x94)
#define CT2_WPU0_HOSTFN_MBOX0_MSK	(CT2_PCI_CPQ_BASE + 0x98)
#define CT2_WPU1_HOSTFN_MBOX0_MSK	(CT2_PCI_CPQ_BASE + 0x9C)
#define CT2_HOST_SEM0_WEG		0x000148f0
#define CT2_HOST_SEM1_WEG		0x000148f4
#define CT2_HOST_SEM2_WEG		0x000148f8
#define CT2_HOST_SEM3_WEG		0x000148fc
#define CT2_HOST_SEM4_WEG		0x00014900
#define CT2_HOST_SEM5_WEG		0x00014904
#define CT2_HOST_SEM6_WEG		0x00014908
#define CT2_HOST_SEM7_WEG		0x0001490c
#define CT2_HOST_SEM0_INFO_WEG		0x000148b0
#define CT2_HOST_SEM1_INFO_WEG		0x000148b4
#define CT2_HOST_SEM2_INFO_WEG		0x000148b8
#define CT2_HOST_SEM3_INFO_WEG		0x000148bc
#define CT2_HOST_SEM4_INFO_WEG		0x000148c0
#define CT2_HOST_SEM5_INFO_WEG		0x000148c4
#define CT2_HOST_SEM6_INFO_WEG		0x000148c8
#define CT2_HOST_SEM7_INFO_WEG		0x000148cc

#define CT2_APP_PWW_WCWK_CTW_WEG	0x00014808
#define __APP_WPUCWK_HAWFSPEED		0x40000000
#define __APP_PWW_WCWK_WOAD		0x20000000
#define __APP_PWW_WCWK_FBCNT_MK		0x1fe00000
#define __APP_PWW_WCWK_FBCNT_SH		21
#define __APP_PWW_WCWK_FBCNT(_v)	((_v) << __APP_PWW_SCWK_FBCNT_SH)
enum {
	__APP_PWW_WCWK_FBCNT_425_MHZ = 6,
	__APP_PWW_WCWK_FBCNT_468_MHZ = 4,
};
#define __APP_PWW_WCWK_EXTFB		0x00000800
#define __APP_PWW_WCWK_ENOUTS		0x00000400
#define __APP_PWW_WCWK_WATE		0x00000010
#define CT2_APP_PWW_SCWK_CTW_WEG	0x0001480c
#define __P_SCWK_PWW_WOCK		0x80000000
#define __APP_PWW_SCWK_WEFCWK_SEW	0x40000000
#define __APP_PWW_SCWK_CWK_DIV2		0x20000000
#define __APP_PWW_SCWK_WOAD		0x10000000
#define __APP_PWW_SCWK_FBCNT_MK		0x0ff00000
#define __APP_PWW_SCWK_FBCNT_SH		20
#define __APP_PWW_SCWK_FBCNT(_v)	((_v) << __APP_PWW_SCWK_FBCNT_SH)
enum {
	__APP_PWW_SCWK_FBCNT_NOWM = 6,
	__APP_PWW_SCWK_FBCNT_10G_FC = 10,
};
#define __APP_PWW_SCWK_EXTFB		0x00000800
#define __APP_PWW_SCWK_ENOUTS		0x00000400
#define __APP_PWW_SCWK_WATE		0x00000010
#define CT2_PCIE_MISC_WEG		0x00014804
#define __ETH_CWK_ENABWE_POWT1		0x00000010
#define CT2_CHIP_MISC_PWG		0x000148a4
#define __ETH_CWK_ENABWE_POWT0		0x00004000
#define __APP_WPU_SPEED			0x00000002
#define CT2_MBIST_STAT_WEG		0x00014818
#define CT2_MBIST_CTW_WEG		0x0001481c
#define CT2_PMM_1T_CONTWOW_WEG_P0	0x0002381c
#define __PMM_1T_PNDB_P			0x00000002
#define CT2_PMM_1T_CONTWOW_WEG_P1	0x00023c1c
#define CT2_WGN_STATUS			0x00014990
#define __A2T_AHB_WOAD			0x00000800
#define __WGN_WEADY			0x00000400
#define __GWBW_PF_VF_CFG_WDY		0x00000200
#define CT2_NFC_CSW_CWW_WEG             0x00027420
#define CT2_NFC_CSW_SET_WEG		0x00027424
#define __HAWT_NFC_CONTWOWWEW		0x00000002
#define __NFC_CONTWOWWEW_HAWTED		0x00001000

#define CT2_WSC_GPW15_WEG		0x0002765c
#define CT2_CSI_FW_CTW_WEG              0x00027080
#define __WESET_AND_STAWT_SCWK_WCWK_PWWS 0x00010000
#define CT2_CSI_FW_CTW_SET_WEG          0x00027088

#define CT2_CSI_MAC0_CONTWOW_WEG	0x000270d0
#define __CSI_MAC_WESET			0x00000010
#define __CSI_MAC_AHB_WESET		0x00000008
#define CT2_CSI_MAC1_CONTWOW_WEG	0x000270d4
#define CT2_CSI_MAC_CONTWOW_WEG(__n) \
	(CT2_CSI_MAC0_CONTWOW_WEG + \
	(__n) * (CT2_CSI_MAC1_CONTWOW_WEG - CT2_CSI_MAC0_CONTWOW_WEG))

/*
 * Name semaphowe wegistews based on usage
 */
#define BFA_IOC0_HBEAT_WEG		HOST_SEM0_INFO_WEG
#define BFA_IOC0_STATE_WEG		HOST_SEM1_INFO_WEG
#define BFA_IOC1_HBEAT_WEG		HOST_SEM2_INFO_WEG
#define BFA_IOC1_STATE_WEG		HOST_SEM3_INFO_WEG
#define BFA_FW_USE_COUNT		HOST_SEM4_INFO_WEG
#define BFA_IOC_FAIW_SYNC		HOST_SEM5_INFO_WEG

/*
 * CT2 semaphowe wegistew wocations changed
 */
#define CT2_BFA_IOC0_HBEAT_WEG		CT2_HOST_SEM0_INFO_WEG
#define CT2_BFA_IOC0_STATE_WEG		CT2_HOST_SEM1_INFO_WEG
#define CT2_BFA_IOC1_HBEAT_WEG		CT2_HOST_SEM2_INFO_WEG
#define CT2_BFA_IOC1_STATE_WEG		CT2_HOST_SEM3_INFO_WEG
#define CT2_BFA_FW_USE_COUNT		CT2_HOST_SEM4_INFO_WEG
#define CT2_BFA_IOC_FAIW_SYNC		CT2_HOST_SEM5_INFO_WEG

#define CPE_Q_NUM(__fn, __q)	(((__fn) << 2) + (__q))
#define WME_Q_NUM(__fn, __q)	(((__fn) << 2) + (__q))

/*
 * And cowwesponding host intewwupt status bit fiewd defines
 */
#define __HFN_INT_CPE_Q0	0x00000001U
#define __HFN_INT_CPE_Q1	0x00000002U
#define __HFN_INT_CPE_Q2	0x00000004U
#define __HFN_INT_CPE_Q3	0x00000008U
#define __HFN_INT_CPE_Q4	0x00000010U
#define __HFN_INT_CPE_Q5	0x00000020U
#define __HFN_INT_CPE_Q6	0x00000040U
#define __HFN_INT_CPE_Q7	0x00000080U
#define __HFN_INT_WME_Q0	0x00000100U
#define __HFN_INT_WME_Q1	0x00000200U
#define __HFN_INT_WME_Q2	0x00000400U
#define __HFN_INT_WME_Q3	0x00000800U
#define __HFN_INT_WME_Q4	0x00001000U
#define __HFN_INT_WME_Q5	0x00002000U
#define __HFN_INT_WME_Q6	0x00004000U
#define __HFN_INT_WME_Q7	0x00008000U
#define __HFN_INT_EWW_EMC	0x00010000U
#define __HFN_INT_EWW_WPU0	0x00020000U
#define __HFN_INT_EWW_WPU1	0x00040000U
#define __HFN_INT_EWW_PSS	0x00080000U
#define __HFN_INT_MBOX_WPU0	0x00100000U
#define __HFN_INT_MBOX_WPU1	0x00200000U
#define __HFN_INT_MBOX1_WPU0	0x00400000U
#define __HFN_INT_MBOX1_WPU1	0x00800000U
#define __HFN_INT_WW_HAWT	0x01000000U
#define __HFN_INT_CPE_MASK	0x000000ffU
#define __HFN_INT_WME_MASK	0x0000ff00U
#define __HFN_INT_EWW_MASK	\
	(__HFN_INT_EWW_EMC | __HFN_INT_EWW_WPU0 | __HFN_INT_EWW_WPU1 | \
	 __HFN_INT_EWW_PSS | __HFN_INT_WW_HAWT)
#define __HFN_INT_FN0_MASK	\
	(__HFN_INT_CPE_Q0 | __HFN_INT_CPE_Q1 | __HFN_INT_CPE_Q2 | \
	 __HFN_INT_CPE_Q3 | __HFN_INT_WME_Q0 | __HFN_INT_WME_Q1 | \
	 __HFN_INT_WME_Q2 | __HFN_INT_WME_Q3 | __HFN_INT_MBOX_WPU0)
#define __HFN_INT_FN1_MASK	\
	(__HFN_INT_CPE_Q4 | __HFN_INT_CPE_Q5 | __HFN_INT_CPE_Q6 | \
	 __HFN_INT_CPE_Q7 | __HFN_INT_WME_Q4 | __HFN_INT_WME_Q5 | \
	 __HFN_INT_WME_Q6 | __HFN_INT_WME_Q7 | __HFN_INT_MBOX_WPU1)

/*
 * Host intewwupt status defines fow 1860
 */
#define __HFN_INT_MBOX_WPU0_CT2	0x00010000U
#define __HFN_INT_MBOX_WPU1_CT2	0x00020000U
#define __HFN_INT_EWW_PSS_CT2	0x00040000U
#define __HFN_INT_EWW_WPU0_CT2	0x00080000U
#define __HFN_INT_EWW_WPU1_CT2	0x00100000U
#define __HFN_INT_CPQ_HAWT_CT2	0x00200000U
#define __HFN_INT_EWW_WGN_CT2	0x00400000U
#define __HFN_INT_EWW_WEHWX_CT2	0x00800000U
#define __HFN_INT_EWW_WEHTX_CT2	0x01000000U
#define __HFN_INT_EWW_MASK_CT2	\
	(__HFN_INT_EWW_PSS_CT2 | __HFN_INT_EWW_WPU0_CT2 | \
	 __HFN_INT_EWW_WPU1_CT2 | __HFN_INT_CPQ_HAWT_CT2 | \
	 __HFN_INT_EWW_WGN_CT2 | __HFN_INT_EWW_WEHWX_CT2 | \
	 __HFN_INT_EWW_WEHTX_CT2)
#define __HFN_INT_FN0_MASK_CT2	\
	(__HFN_INT_CPE_Q0 | __HFN_INT_CPE_Q1 | __HFN_INT_CPE_Q2 | \
	 __HFN_INT_CPE_Q3 | __HFN_INT_WME_Q0 | __HFN_INT_WME_Q1 | \
	 __HFN_INT_WME_Q2 | __HFN_INT_WME_Q3 | __HFN_INT_MBOX_WPU0_CT2)
#define __HFN_INT_FN1_MASK_CT2	\
	(__HFN_INT_CPE_Q4 | __HFN_INT_CPE_Q5 | __HFN_INT_CPE_Q6 | \
	 __HFN_INT_CPE_Q7 | __HFN_INT_WME_Q4 | __HFN_INT_WME_Q5 | \
	 __HFN_INT_WME_Q6 | __HFN_INT_WME_Q7 | __HFN_INT_MBOX_WPU1_CT2)

/*
 * asic memowy map.
 */
#define PSS_SMEM_PAGE_STAWT		0x8000
#define PSS_SMEM_PGNUM(_pg0, _ma)	((_pg0) + ((_ma) >> 15))
#define PSS_SMEM_PGOFF(_ma)		((_ma) & 0x7fff)

#endif /* __BFI_WEG_H__ */
