
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000071                       # Number of seconds simulated
sim_ticks                                    70955000                       # Number of ticks simulated
final_tick                                   70955000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  20540                       # Simulator instruction rate (inst/s)
host_op_rate                                    40813                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37401136                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662392                       # Number of bytes of host memory used
host_seconds                                     1.90                       # Real time elapsed on the host
sim_insts                                       38967                       # Number of instructions simulated
sim_ops                                         77427                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           16448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               52416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35968                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              562                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              257                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  819                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          506912832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          231808893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              738721725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     506912832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         506912832                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         506912832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         231808893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             738721725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       562.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000567250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 1631                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                          819                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   52416                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    52416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 14                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 44                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                23                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               101                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                70                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               120                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                65                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                       70863500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    819                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      536                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      212                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       56                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          180                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     288.355556                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    183.020505                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    286.974988                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            61     33.89%     33.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           44     24.44%     58.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           26     14.44%     72.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           13      7.22%     80.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      5.00%     85.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            8      4.44%     89.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      1.11%     90.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      3.33%     93.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      6.11%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           180                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        35968                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        16448                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 506912832.076668322086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 231808892.960326969624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          562                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          257                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     18769500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data      8846000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     33397.69                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34420.23                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      12259250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27615500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4095000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      14968.56                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33718.56                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        738.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     738.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          5.77                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      5.77                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.36                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       635                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  77.53                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       86524.42                       # Average gap between requests
system.mem_ctrl.pageHitRate                     77.53                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    492660                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    258060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2513280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5324370                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                128640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         23236620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          3066720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy                40552110                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             571.518709                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime              58912750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE         72500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN      7984000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9581500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     50977000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    821100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    425040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3334380                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6461520                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                160800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         20530830                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          4355520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy                41620950                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             586.582341                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime              56120750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE        154500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        2340000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     11341500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       12089500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     45029500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   13870                       # Number of BP lookups
system.cpu.branchPred.condPredicted             13870                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1550                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                11789                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     958                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                254                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11789                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               2766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             9023                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1086                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       10490                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        6111                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           124                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        7602                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           150                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    26                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON        70955000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           141911                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              36251                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          60694                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       13870                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3724                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         75135                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3270                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   80                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           914                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           19                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      7499                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   335                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             114100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.044496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.982369                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    52630     46.13%     46.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3763      3.30%     49.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57707     50.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               114100                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.097737                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.427691                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    37674                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                 16307                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     57787                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   697                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1635                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 109679                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4257                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1635                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    41507                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    5403                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1559                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     54606                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  9390                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 105052                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    123                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   8881                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               13                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              116101                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                263187                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           151223                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              6922                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 85469                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    30632                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 39                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1217                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                12029                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                7100                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                64                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               75                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     100417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     92774                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1214                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           23101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        31357                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        114100                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.813094                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.930178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               62017     54.35%     54.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11392      9.98%     64.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               40691     35.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          114100                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    251      9.55%      9.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    179      6.81%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    208      7.91%     24.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   271     10.31%     34.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     34.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     34.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  124      4.72%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     39.31% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1065     40.53%     79.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   530     20.17%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               611      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 72453     78.10%     78.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   11      0.01%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   121      0.13%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  63      0.07%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  375      0.40%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  348      0.38%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  437      0.47%     80.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 737      0.79%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                186      0.20%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                10760     11.60%     92.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5844      6.30%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             300      0.32%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            528      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  92774                       # Type of FU issued
system.cpu.iq.rate                           0.653748                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        2628                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.028327                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             295045                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            119492                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        84036                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                8445                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4147                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         3596                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  90067                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4724                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              246                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         2908                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1475                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            13                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1635                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1534                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2107                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              100529                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1473                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 12029                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 7100                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 58                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  2076                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            394                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1459                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1853                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 88717                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 10476                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4057                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        16587                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     9781                       # Number of branches executed
system.cpu.iew.exec_stores                       6111                       # Number of stores executed
system.cpu.iew.exec_rate                     0.625159                       # Inst execution rate
system.cpu.iew.wb_sent                          88251                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         87632                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     62206                       # num instructions producing a value
system.cpu.iew.wb_consumers                     96234                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.617514                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.646404                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           20764                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1626                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       111902                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.691918                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.907515                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        68628     61.33%     61.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9121      8.15%     69.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        34153     30.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       111902                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                38967                       # Number of instructions committed
system.cpu.commit.committedOps                  77427                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          14746                       # Number of memory references committed
system.cpu.commit.loads                          9121                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       9162                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3471                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     74660                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  686                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          227      0.29%      0.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            60236     77.80%     78.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.01%     78.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.15%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             62      0.08%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.48%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             324      0.42%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             412      0.53%     79.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            730      0.94%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.24%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            8883     11.47%     92.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           5180      6.69%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          238      0.31%     99.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          445      0.57%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             77427                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 34153                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       175940                       # The number of ROB reads
system.cpu.rob.rob_writes                      198592                       # The number of ROB writes
system.cpu.timesIdled                             324                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           27811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       38967                       # Number of Instructions Simulated
system.cpu.committedOps                         77427                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.641825                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.641825                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.274588                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.274588                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   124348                       # number of integer regfile reads
system.cpu.int_regfile_writes                   69055                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6603                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2891                       # number of floating regfile writes
system.cpu.cc_regfile_reads                     48035                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    25417                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   37538                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           169.860892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               15622                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.625954                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   169.860892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.663519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.663519                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            126238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           126238                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data         9866                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            9866                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         5494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5494                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        15360                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            15360                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        15360                       # number of overall hits
system.cpu.dcache.overall_hits::total           15360                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           256                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          131                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data          387                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          387                       # number of overall misses
system.cpu.dcache.overall_misses::total           387                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19972500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19972500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     10936000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10936000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data     30908500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30908500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30908500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30908500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        10122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10122                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         5625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         5625                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        15747                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        15747                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        15747                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        15747                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025291                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025291                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.023289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023289                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024576                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024576                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78017.578125                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78017.578125                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83480.916031                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83480.916031                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79866.925065                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79866.925065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79866.925065                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79866.925065                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          360                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           60                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          125                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          125                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          125                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          128                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          128                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          262                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          262                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          262                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10712500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     21680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     21680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     21680000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     21680000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013238                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016638                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016638                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016638                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016638                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81847.014925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81847.014925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83691.406250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83691.406250                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82748.091603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82748.091603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82748.091603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82748.091603                       # average overall mshr miss latency
system.cpu.dcache.replacements                     27                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.646403                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7375                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               601                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.271215                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.646403                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.815025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.815025                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             60593                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            60593                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst         6774                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6774                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst         6774                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6774                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6774                       # number of overall hits
system.cpu.icache.overall_hits::total            6774                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          725                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           725                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          725                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            725                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          725                       # number of overall misses
system.cpu.icache.overall_misses::total           725                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54604499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54604499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     54604499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54604499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54604499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54604499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst         7499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7499                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7499                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.096680                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.096680                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.096680                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.096680                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.096680                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.096680                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75316.550345                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75316.550345                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75316.550345                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75316.550345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75316.550345                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75316.550345                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          123                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          123                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          123                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          123                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          602                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          602                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47161999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47161999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47161999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47161999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47161999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47161999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080277                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080277                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080277                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080277                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080277                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78342.191030                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78342.191030                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78342.191030                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78342.191030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78342.191030                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78342.191030                       # average overall mshr miss latency
system.cpu.icache.replacements                    345                       # number of replacements
system.l2bus.snoop_filter.tot_requests           1236                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 735                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            12                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               360                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                128                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               128                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            736                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1548                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          551                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2099                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    56000                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                864                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.008102                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.089697                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      857     99.19%     99.19% # Request fanout histogram
system.l2bus.snoop_fanout::1                        7      0.81%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  864                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy               642000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1502500                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              655000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              515.935886                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    875                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  819                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.068376                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   338.082041                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   177.853845                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.041270                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.021711                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.062980                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.099976                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 7827                       # Number of tag accesses
system.l2cache.tags.data_accesses                7827                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::.cpu.inst           39                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data            5                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           44                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst              39                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data               5                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  44                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             39                       # number of overall hits
system.l2cache.overall_hits::.cpu.data              5                       # number of overall hits
system.l2cache.overall_hits::total                 44                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          128                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            128                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst          563                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          692                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst           563                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           257                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               820                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          563                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          257                       # number of overall misses
system.l2cache.overall_misses::total              820                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     10520500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     10520500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     45867500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10714500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     56582000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst     45867500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     21235000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     67102500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     45867500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     21235000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     67102500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data          128                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          128                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst          602                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          134                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          736                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst          602                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          262                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             864                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          602                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          262                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            864                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.935216                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.962687                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.940217                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.935216                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.980916                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.949074                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.935216                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.980916                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.949074                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 82191.406250                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 82191.406250                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 81469.804618                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 83058.139535                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 81765.895954                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 81469.804618                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 82626.459144                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 81832.317073                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 81469.804618                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 82626.459144                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 81832.317073                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          128                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          128                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          563                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          692                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          257                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          820                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          257                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          820                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     10264500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10264500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     44743500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     10456500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     55200000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst     44743500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     20721000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     65464500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     44743500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     20721000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     65464500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.962687                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.940217                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.980916                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.949074                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.935216                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.980916                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.949074                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 80191.406250                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 80191.406250                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 79473.357016                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81058.139535                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79768.786127                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 79473.357016                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 80626.459144                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 79834.756098                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 79473.357016                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 80626.459144                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 79834.756098                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l3bus.snoop_filter.tot_requests            819                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                 691                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                128                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               128                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq            691                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         1638                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side        52416                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples                819                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                      819    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                  819                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy               409500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             2047500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.9                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse              515.970514                       # Cycle average of tags in use
system.l3cache.tags.total_refs                    819                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                  819                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   338.105803                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   177.864711                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.010318                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.005428                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.015746                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024          819                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          755                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.024994                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                13923                       # Number of tag accesses
system.l3cache.tags.data_accesses               13923                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          128                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            128                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst          562                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total          691                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst           562                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           257                       # number of demand (read+write) misses
system.l3cache.demand_misses::total               819                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst          562                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          257                       # number of overall misses
system.l3cache.overall_misses::total              819                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data      9112500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total      9112500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     39685500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data      9295500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total     48981000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     39685500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     18408000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total     58093500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     39685500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     18408000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total     58093500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          128                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          128                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst          562                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total          691                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst          562                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          257                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total             819                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst          562                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          257                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total            819                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 71191.406250                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 71191.406250                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70614.768683                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 72058.139535                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 70884.225760                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 70614.768683                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 71626.459144                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 70932.234432                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 70614.768683                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 71626.459144                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 70932.234432                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          128                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          128                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst          562                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total          691                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst          562                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          257                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst          562                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          257                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total          819                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data      8856500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total      8856500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     38561500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9037500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total     47599000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     38561500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     17894000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total     56455500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     38561500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     17894000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total     56455500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 69191.406250                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 69191.406250                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 68614.768683                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70058.139535                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 68884.225760                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 68614.768683                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 69626.459144                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 68932.234432                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 68614.768683                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 69626.459144                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 68932.234432                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests           819                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED     70955000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                691                       # Transaction distribution
system.membus.trans_dist::ReadExReq               128                       # Transaction distribution
system.membus.trans_dist::ReadExResp              128                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           691                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total        52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   52416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               819                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     819    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 819                       # Request fanout histogram
system.membus.reqLayer0.occupancy              409500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2222500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
