

================================================================
== Vitis HLS Report for 'dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5'
================================================================
* Date:           Wed Jan 17 08:24:26 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       12|  20.000 ns|  0.120 us|    2|   12|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_415_5  |        0|       10|         2|          1|          1|  0 ~ 10|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      20|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      54|    -|
|Register         |        -|    -|      23|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      23|      74|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1000|  900|  343800|  171900|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln418_fu_131_p2   |         +|   0|  0|   8|           8|           1|
    |i_4_fu_116_p2         |         +|   0|  0|   6|           4|           1|
    |icmp_ln415_fu_110_p2  |      icmp|   0|  0|   4|           8|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  20|          21|          12|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3             |   9|          2|    4|          8|
    |ap_sig_allocacmp_inc8028_i_load  |   9|          2|    8|         16|
    |i_fu_42                          |   9|          2|    4|          8|
    |inc8028_i_fu_46                  |   9|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  54|         12|   26|         52|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_42                  |  4|   0|    4|          0|
    |inc8028_i_fu_46          |  8|   0|    8|          0|
    |inc8028_i_load_reg_170   |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 23|   0|   23|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|                       RTL Ports                       | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk                                                 |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|ap_rst                                                 |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|ap_start                                               |   in|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|ap_done                                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|ap_idle                                                |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|ap_ready                                               |  out|    1|  ap_ctrl_hs|  dynamic_placement_routing_Pipeline_VITIS_LOOP_415_5|  return value|
|curOptPotentialPlacement_wrAddr_load_1                 |   in|    8|     ap_none|               curOptPotentialPlacement_wrAddr_load_1|        scalar|
|add_ln415                                              |   in|    8|     ap_none|                                            add_ln415|        scalar|
|tmp_19                                                 |   in|   60|     ap_none|                                               tmp_19|        scalar|
|allocated_tiles_levels_dynamic_shapes_values_address0  |  out|   11|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|allocated_tiles_levels_dynamic_shapes_values_ce0       |  out|    1|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|allocated_tiles_levels_dynamic_shapes_values_q0        |   in|    4|   ap_memory|         allocated_tiles_levels_dynamic_shapes_values|         array|
|curOptPotentialPlacement_address0                      |  out|    4|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_ce0                           |  out|    1|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_we0                           |  out|    1|   ap_memory|                             curOptPotentialPlacement|         array|
|curOptPotentialPlacement_d0                            |  out|    5|   ap_memory|                             curOptPotentialPlacement|         array|
+-------------------------------------------------------+-----+-----+------------+-----------------------------------------------------+--------------+

