<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i_buf_controller_0_o_data[31]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[30]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[29]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[28]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[27]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[26]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[25]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[24]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[23]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[22]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[21]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[20]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[19]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[18]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[17]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[16]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[15]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[14]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[13]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[12]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[11]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[10]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[9]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[8]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[7]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[6]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[5]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[4]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[3]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[2]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[1]"/>
        <net name="design_1_i/i_buf_controller_0_o_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/i_buf_controller_0_addr[31]"/>
        <net name="design_1_i/i_buf_controller_0_addr[30]"/>
        <net name="design_1_i/i_buf_controller_0_addr[29]"/>
        <net name="design_1_i/i_buf_controller_0_addr[28]"/>
        <net name="design_1_i/i_buf_controller_0_addr[27]"/>
        <net name="design_1_i/i_buf_controller_0_addr[26]"/>
        <net name="design_1_i/i_buf_controller_0_addr[25]"/>
        <net name="design_1_i/i_buf_controller_0_addr[24]"/>
        <net name="design_1_i/i_buf_controller_0_addr[23]"/>
        <net name="design_1_i/i_buf_controller_0_addr[22]"/>
        <net name="design_1_i/i_buf_controller_0_addr[21]"/>
        <net name="design_1_i/i_buf_controller_0_addr[20]"/>
        <net name="design_1_i/i_buf_controller_0_addr[19]"/>
        <net name="design_1_i/i_buf_controller_0_addr[18]"/>
        <net name="design_1_i/i_buf_controller_0_addr[17]"/>
        <net name="design_1_i/i_buf_controller_0_addr[16]"/>
        <net name="design_1_i/i_buf_controller_0_addr[15]"/>
        <net name="design_1_i/i_buf_controller_0_addr[14]"/>
        <net name="design_1_i/i_buf_controller_0_addr[13]"/>
        <net name="design_1_i/i_buf_controller_0_addr[12]"/>
        <net name="design_1_i/i_buf_controller_0_addr[11]"/>
        <net name="design_1_i/i_buf_controller_0_addr[10]"/>
        <net name="design_1_i/i_buf_controller_0_addr[9]"/>
        <net name="design_1_i/i_buf_controller_0_addr[8]"/>
        <net name="design_1_i/i_buf_controller_0_addr[7]"/>
        <net name="design_1_i/i_buf_controller_0_addr[6]"/>
        <net name="design_1_i/i_buf_controller_0_addr[5]"/>
        <net name="design_1_i/i_buf_controller_0_addr[4]"/>
        <net name="design_1_i/i_buf_controller_0_addr[3]"/>
        <net name="design_1_i/i_buf_controller_0_addr[2]"/>
        <net name="design_1_i/i_buf_controller_0_addr[1]"/>
        <net name="design_1_i/i_buf_controller_0_addr[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/test_pattern_generator_0_hsync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/test_pattern_generator_0_vde"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="u_ila_0_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/test_pattern_generator_0_vsync"/>
      </nets>
    </probe>
  </probeset>
</probeData>
