5 9 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd slist2.vcd -o slist2.cdd -v slist2.v
3 0 $root $root NA 0 0
3 0 main main slist2.v 1 15
2 1 6 b000b 0 1 10 0 0 c
2 2 6 70007 0 1 10 0 0 b
2 3 6 7000b 0 8 20030 1 2 1 2 2
2 4 6 30003 0 1 400 0 0 a
2 5 6 3000b 0 37 6022 3 4
2 6 0 0 1 1 0 0 0 b
2 7 0 0 0 2a 20000 0 0 1 2 2
2 8 0 0 1 29 20000 6 7 1 2 2
2 9 0 0 1 1 0 0 0 c
2 10 0 0 0 2a 20000 0 0 1 2 2
2 11 0 0 1 29 20000 9 10 1 2 2
2 12 0 0 1 2b 20000 8 11 1 2 2
2 13 5 70008 2 45 21002 12 0 1 2 2
1 a 0 3 830004 1 1 2
1 b 0 3 30007 1 1 2
1 c 0 3 3000a 1 1 2
4 5 13 13
4 13 5 0
