# FPGA Pipeline Generator

–ì–µ–Ω–µ—Ä–∞—Ç–æ—Ä –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏—Ö CI/CD –ø–∞–π–ø–ª–∞–π–Ω–æ–≤ –¥–ª—è FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤ –Ω–∞ –æ—Å–Ω–æ–≤–µ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–æ–Ω–Ω—ã—Ö —Ñ–∞–π–ª–æ–≤.

<<<<<<< HEAD
## üöÄ –ë—ã—Å—Ç—Ä—ã–π —Å—Ç–∞—Ä—Ç

### –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞ (—Ä–µ–∫–æ–º–µ–Ω–¥—É–µ—Ç—Å—è)

```bash
# –°–æ–∑–¥–∞–µ—Ç –≤–∏—Ä—Ç—É–∞–ª—å–Ω–æ–µ –æ–∫—Ä—É–∂–µ–Ω–∏–µ –∏ –∑–∞–ø—É—Å–∫–∞–µ—Ç —É—Ç–∏–ª–∏—Ç—É
export FPGA_TARGET_ARTIFACT=elab
./run_fpga_gen.sh --dry-run
=======
### –î–æ—Å—Ç—É–ø–Ω—ã–µ –æ–ø—Ü–∏–∏ —É—Ç–∏–ª–∏—Ç—ã :

```bash
fpga-pipeline-gen --help
usage: fpga-pipeline-gen [-h] [-o OUTPUT] [-c CONFIG] [--stages STAGES] [--fpga-dir FPGA_DIR] [--dry-run] [--verbose] [--version]

FPGA Pipeline Generator - –≥–µ–Ω–µ—Ä–∏—Ä—É–µ—Ç –¥–∏–Ω–∞–º–∏—á–µ—Å–∫–∏–µ CI/CD –ø–∞–π–ø–ª–∞–π–Ω—ã –¥–ª—è FPGA –ø—Ä–æ–µ–∫—Ç–æ–≤

options:
  -h, --help            show this help message and exit
  -o OUTPUT, --output OUTPUT
                        –ü—É—Ç—å –∫ –≤—ã—Ö–æ–¥–Ω–æ–º—É —Ñ–∞–π–ª—É (–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é: generated_pipeline.yml)
  -c CONFIG, --config CONFIG
                        –ü—É—Ç—å –∫ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–º—É —Ñ–∞–π–ª—É –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
  --stages STAGES       –°–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (–ø–µ—Ä–µ–æ–ø—Ä–µ–¥–µ–ª—è–µ—Ç FPGA_TARGET_ARTIFACT)
  --fpga-dir FPGA_DIR   –î–∏—Ä–µ–∫—Ç–æ—Ä–∏—è —Å FPGA —Å–∞–±–º–æ–¥—É–ª—è–º–∏ (–ø–æ —É–º–æ–ª—á–∞–Ω–∏—é: fpga)
  --dry-run             –ù–µ —Å–æ—Ö—Ä–∞–Ω—è—Ç—å —Ñ–∞–π–ª, —Ç–æ–ª—å–∫–æ –≤—ã–≤–µ—Å—Ç–∏ —Ä–µ–∑—É–ª—å—Ç–∞—Ç
  --verbose             –ü–æ–¥—Ä–æ–±–Ω—ã–π –≤—ã–≤–æ–¥
  --version             show program's version number and exit

–ü—Ä–∏–º–µ—Ä—ã –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—è:
  # –ë–∞–∑–æ–≤–æ–µ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ (—Å –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è FPGA_TARGET_ARTIFACT)
  python -m fpga_pipeline_generator

  # –£–∫–∞–∑–∞–Ω–∏–µ –≤—ã—Ö–æ–¥–Ω–æ–≥–æ —Ñ–∞–π–ª–∞
  python -m fpga_pipeline_generator -o my_pipeline.yml

  # –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ –ø–æ–ª—å–∑–æ–≤–∞—Ç–µ–ª—å—Å–∫–æ–π –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
  python -m fpga_pipeline_generator -c custom_config.yaml

  # –£—Å—Ç–∞–Ω–æ–≤–∫–∞ —Ü–µ–ª–µ–≤—ã—Ö –∞—Ä—Ç–µ—Ñ–∞–∫—Ç–æ–≤ —á–µ—Ä–µ–∑ –∞—Ä–≥—É–º–µ–Ω—Ç
  python -m fpga_pipeline_generator --stages elab,synth

–ü–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–∫—Ä—É–∂–µ–Ω–∏—è:
  FPGA_TARGET_ARTIFACT - —Å–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (elab,synth,bitstream)
>>>>>>> YSDTSRE-710
```

### –†—É—á–Ω–∞—è –Ω–∞—Å—Ç—Ä–æ–π–∫–∞

```bash
# –°–æ–∑–¥–∞–Ω–∏–µ –≤–∏—Ä—Ç—É–∞–ª—å–Ω–æ–≥–æ –æ–∫—Ä—É–∂–µ–Ω–∏—è
python3 -m venv venv
source venv/bin/activate

# –£—Å—Ç–∞–Ω–æ–≤–∫–∞ –∑–∞–≤–∏—Å–∏–º–æ—Å—Ç–µ–π
<<<<<<< HEAD
pip install pyyaml

# –ó–∞–ø—É—Å–∫ —É—Ç–∏–ª–∏—Ç—ã
export FPGA_TARGET_ARTIFACT=elab
python fpga_gen.py --dry-run
```

## üìã –î–æ—Å—Ç—É–ø–Ω—ã–µ —Å–∫—Ä–∏–ø—Ç—ã

- **`run_fpga_gen.sh`** - –û—Å–Ω–æ–≤–Ω–æ–π —Å–∫—Ä–∏–ø—Ç —Å –∫–æ—Ä—Ä–µ–∫—Ç–Ω—ã–º YAML —Ñ–æ—Ä–º–∞—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ–º

## üîß –ò—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏–µ

### –ë–∞–∑–æ–≤—ã–µ –∫–æ–º–∞–Ω–¥—ã

```bash
# –ü—Ä–æ—Å–º–æ—Ç—Ä —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω–æ–≥–æ –ø–∞–π–ø–ª–∞–π–Ω–∞
export FPGA_TARGET_ARTIFACT=elab
./run_fpga_gen.sh --dry-run

# –°–æ—Ö—Ä–∞–Ω–µ–Ω–∏–µ –≤ —Ñ–∞–π–ª
export FPGA_TARGET_ARTIFACT=elab,synth
./run_fpga_gen.sh -o my_pipeline.yml

# –ü–æ–¥—Ä–æ–±–Ω—ã–π –≤—ã–≤–æ–¥
./run_fpga_gen.sh --dry-run --verbose
=======
pip install -e .

# –ó–∞–ø—É—Å–∫ —É—Ç–∏–ª–∏—Ç—ã
export FPGA_TARGET_ARTIFACT=elab (–∑–∞–¥–∞–Ω–∏–µ —Ç–µ—Å—Ç–æ–≤–æ–π –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è)
fpga-pipeline-gen --dry-run
>>>>>>> YSDTSRE-710
```

### –ü–µ—Ä–µ–º–µ–Ω–Ω—ã–µ –æ–∫—Ä—É–∂–µ–Ω–∏—è

- `FPGA_TARGET_ARTIFACT` - —Å–ø–∏—Å–æ–∫ —Å—Ç–∞–¥–∏–π —á–µ—Ä–µ–∑ –∑–∞–ø—è—Ç—É—é (elab,synth,bitstream)

<<<<<<< HEAD
## üìÅ –°—Ç—Ä—É–∫—Ç—É—Ä–∞ –ø—Ä–æ–µ–∫—Ç–∞

```
fpga/
‚îú‚îÄ‚îÄ test_fpga/
‚îÇ   ‚îî‚îÄ‚îÄ cfg.yaml          # –ö–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è —Å–∞–±–º–æ–¥—É–ª—è
fpga_pipeline_generator/
‚îú‚îÄ‚îÄ config/
‚îÇ   ‚îî‚îÄ‚îÄ default.yaml      # –ö–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏—è –ø–æ —É–º–æ–ª—á–∞–Ω–∏—é
‚îú‚îÄ‚îÄ templates/
‚îÇ   ‚îú‚îÄ‚îÄ pipeline.j2       # –®–∞–±–ª–æ–Ω –ø–∞–π–ø–ª–∞–π–Ω–∞ (–Ω–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è)
‚îÇ   ‚îî‚îÄ‚îÄ job.j2           # –®–∞–±–ª–æ–Ω –∑–∞–¥–∞—á–∏ (–Ω–µ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è)
‚îî‚îÄ‚îÄ core/
    ‚îú‚îÄ‚îÄ generator.py      # –û—Å–Ω–æ–≤–Ω–∞—è –ª–æ–≥–∏–∫–∞
    ‚îî‚îÄ‚îÄ parser.py         # –ü–∞—Ä—Å–µ—Ä –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–π
```

## üìù –§–æ—Ä–º–∞—Ç –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏

### cfg.yaml (–≤ —Å–∞–±–º–æ–¥—É–ª—è—Ö)
=======

## üìù –§–æ—Ä–º–∞—Ç –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏

### cfg.yaml (–≤ —Å–∞–±–º–æ–¥—É–ª—è—Ö) –ò—Å–ø–æ–ª—å–∑—É–µ—Ç—Å—è —Ç–æ–ª—å–∫–æ FPGA_TARGET_ARTIFACT=elab
>>>>>>> YSDTSRE-710

```yaml
elab:
  - target: "lsio_au_elab"
    variables:
      FPGA_BOARD_TYPE: "HTG960"
      FPGA_DEVICE: "xczu7ev"
    options: []

synth:
  - target: "lsio_au_synth"
    variables:
      FPGA_BOARD_TYPE: "HTG960"
    options: ["--optimize"]
```

<<<<<<< HEAD
### –ì–µ–Ω–µ—Ä–∏—Ä—É–µ–º—ã–π YAML
=======
### –ü—Ä–∏–º–µ—Ä —Å–≥–µ–Ω–µ—Ä–∏—Ä–æ–≤–∞–Ω–Ω–æ–≥–æ YAML —Å –ø–µ—Ä–µ–º–µ–Ω–Ω–æ–π –æ–∫—Ä—É–∂–µ–Ω–∏—è FPGA_TARGET_ARTIFACT=elab
>>>>>>> YSDTSRE-710

```yaml
# Generated FPGA Pipeline
stages:
  - elab
<<<<<<< HEAD
  - synth
=======
>>>>>>> YSDTSRE-710

elab_lsio_au_elab_test_fpga:
  stage: elab
  tags: ["devops-elab"]
  script:
    - "echo elab VAR='FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev' TARGET='lsio_au_elab'"
    - "echo 'Executing: make -f Makefile elab FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev'"
<<<<<<< HEAD
    - "export FPGA_BOARD_TYPE=HTG960"
    - "export FPGA_DEVICE=xczu7ev"
    - "make -f Makefile elab FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev"
  rules:
    - if: "$CI_MERGE_REQUEST_ID"
  variables:
    FPGA_STAGE: "elab"
    FPGA_TARGET: "lsio_au_elab"
    FPGA_SUBMODULE: "test_fpga"
    FPGA_WORKSPACE: "/workspace"
    MAKEFILE_PATH: "Makefile"
    FPGA_BOARD_TYPE: "HTG960"
    FPGA_DEVICE: "xczu7ev"
```

## üõ†Ô∏è –£—Å—Ç—Ä–∞–Ω–µ–Ω–∏–µ –Ω–µ–ø–æ–ª–∞–¥–æ–∫

### –ü—Ä–æ–±–ª–µ–º–∞: "python3-venv –Ω–µ —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω"
```bash
sudo apt update
sudo apt install python3-venv python3-pip
```

### –ü—Ä–æ–±–ª–µ–º–∞: "PyYAML –Ω–µ —É—Å—Ç–∞–Ω–æ–≤–ª–µ–Ω"
```bash
source venv/bin/activate
pip install pyyaml
```

### –ü—Ä–æ–±–ª–µ–º–∞: –ù–µ–ø—Ä–∞–≤–∏–ª—å–Ω–æ–µ —Ñ–æ—Ä–º–∞—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ YAML
–£—Ç–∏–ª–∏—Ç–∞ –∏—Å–ø–æ–ª—å–∑—É–µ—Ç –≤—Å—Ç—Ä–æ–µ–Ω–Ω—É—é –≥–µ–Ω–µ—Ä–∞—Ü–∏—é —Å –∫–æ—Ä—Ä–µ–∫—Ç–Ω—ã–º YAML —Ñ–æ—Ä–º–∞—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ–º.

## üìö –î–æ–ø–æ–ª–Ω–∏—Ç–µ–ª—å–Ω–∞—è –¥–æ–∫—É–º–µ–Ω—Ç–∞—Ü–∏—è

- [VENV_USAGE.md](VENV_USAGE.md) - –ü–æ–¥—Ä–æ–±–Ω–æ–µ —Ä—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ –ø–æ –∏—Å–ø–æ–ª—å–∑–æ–≤–∞–Ω–∏—é —á–µ—Ä–µ–∑ venv
- [DEVELOPMENT.md](DEVELOPMENT.md) - –†—É–∫–æ–≤–æ–¥—Å—Ç–≤–æ –¥–ª—è —Ä–∞–∑—Ä–∞–±–æ—Ç—á–∏–∫–æ–≤

## üîÑ –ü–æ—Å–ª–µ–¥–Ω–∏–µ –∏–∑–º–µ–Ω–µ–Ω–∏—è

- ‚úÖ –ò—Å–ø—Ä–∞–≤–ª–µ–Ω–æ —Ñ–æ—Ä–º–∞—Ç–∏—Ä–æ–≤–∞–Ω–∏–µ YAML
- ‚úÖ –î–æ–±–∞–≤–ª–µ–Ω–∞ –ø–æ–¥–¥–µ—Ä–∂–∫–∞ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã—Ö –∏–∑ cfg.yaml
- ‚úÖ –°–æ–∑–¥–∞–Ω —Å–∫—Ä–∏–ø—Ç –¥–ª—è –∞–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–æ–π –Ω–∞—Å—Ç—Ä–æ–π–∫–∏ venv
- ‚úÖ –£–ª—É—á—à–µ–Ω–∞ –≤—Å—Ç—Ä–æ–µ–Ω–Ω–∞—è –≥–µ–Ω–µ—Ä–∞—Ü–∏—è
- ‚úÖ –î–æ–±–∞–≤–ª–µ–Ω–∞ –ø–æ–¥–¥–µ—Ä–∂–∫–∞ –æ–ø—Ü–∏–π –≤ –∫–æ–Ω—Ñ–∏–≥—É—Ä–∞—Ü–∏–∏
- ‚úÖ –û—Ç–∫–ª—é—á–µ–Ω Jinja2 –¥–ª—è —Å—Ç–∞–±–∏–ª—å–Ω–æ–π —Ä–∞–±–æ—Ç—ã
=======
    - "make -f Makefile elab FPGA_BOARD_TYPE=HTG960 FPGA_DEVICE=xczu7ev"
  rules:
    - if: "$CI_MERGE_REQUEST_ID"
```



>>>>>>> YSDTSRE-710
