$date
	Fri May 23 16:31:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module memory_testbench $end
$var wire 32 ! read_val [31:0] $end
$var parameter 32 " clock_period $end
$var reg 32 # addr [31:0] $end
$var reg 1 $ clk $end
$var reg 3 % funct3 [2:0] $end
$var reg 1 & read $end
$var reg 1 ' write $end
$var reg 32 ( write_val [31:0] $end
$scope module dut $end
$var wire 8 ) addr [7:0] $end
$var wire 1 $ clk $end
$var wire 3 * funct3 [2:0] $end
$var wire 1 & read $end
$var wire 1 ' write $end
$var wire 32 + write_val [31:0] $end
$var wire 32 , addr_3 [31:0] $end
$var wire 32 - addr_2 [31:0] $end
$var wire 32 . addr_1 [31:0] $end
$var reg 32 / read_val [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1100100 "
$end
#0
$dumpvars
b0 /
b0xxxxxx01 .
b0xxxxxx10 -
b0xxxxxx11 ,
bx +
bx *
bx )
bx (
x'
x&
bx %
0$
bx #
b0 !
$end
#50
b11110001 .
b11110010 -
b11110011 ,
b11110000 )
b111000101 (
b111000101 +
1'
b11111111111111111111111111110000 #
b0 %
b0 *
0&
1$
#100
0$
#150
b11111111111111111111111111000101 !
b11111111111111111111111111000101 /
1&
0'
1$
#200
0$
#250
b101 .
b110 -
b111 ,
b100 )
b0 !
b0 /
b101011001 (
b101011001 +
1'
b100 #
b1 %
b1 *
0&
1$
#300
0$
#350
b101011001 !
b101011001 /
1&
0'
1$
#400
0$
#450
b1 .
b10 -
b11 ,
b0 )
b0 !
b0 /
b11110111 (
b11110111 +
1'
b0 #
b10 %
b10 *
0&
1$
#500
0$
#550
b11110111 !
b11110111 /
1&
0'
1$
#600
0$
#650
bx0000000101011001 !
bx0000000101011001 /
b101 .
b110 -
b111 ,
b100 )
b100 #
1$
#700
0$
#750
1$
