Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.56 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.57 secs
 
--> Reading design: Scrambler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Scrambler.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Scrambler"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : Scrambler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\my_files\course\term8\FPGA\project\phase1\Verilog\Phase1\Scrambler.v" into library work
Parsing module <Scrambler>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Scrambler>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Scrambler>.
    Related source file is "E:\my_files\course\term8\FPGA\project\phase1\Verilog\Phase1\Scrambler.v".
        signal_R = 2'b00
        data_R = 2'b01
        tail_pad_R = 2'b11
        waiting = 2'b10
    Found 7-bit register for signal <seed>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <data_out>.
    Found 4-bit register for signal <rate>.
    Found 12-bit register for signal <length>.
    Found 16-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Reset_INV_1_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <n0071> created at line 26.
    Found 16-bit adder for signal <counter[15]_GND_1_o_add_16_OUT> created at line 69.
    Found 16-bit comparator greater for signal <counter[15]_GND_1_o_LessThan_3_o> created at line 40
    Found 16-bit comparator lessequal for signal <counter[15]_GND_1_o_LessThan_7_o> created at line 47
    Found 16-bit comparator greater for signal <GND_1_o_counter[15]_LessThan_9_o> created at line 50
    Found 16-bit comparator greater for signal <counter[15]_GND_1_o_LessThan_10_o> created at line 50
    Found 16-bit comparator greater for signal <counter[15]_data_len_bit[15]_LessThan_12_o> created at line 55
    Found 16-bit comparator greater for signal <counter[15]_GND_1_o_LessThan_16_o> created at line 68
    Found 16-bit comparator greater for signal <counter[15]_GND_1_o_LessThan_20_o> created at line 74
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Scrambler> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 5
 1-bit register                                        : 1
 12-bit register                                       : 1
 16-bit register                                       : 1
 4-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 7
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 8
 1-bit 2-to-1 multiplexer                              : 3
 16-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 2
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 7
 16-bit comparator greater                             : 6
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 10
 16-bit 2-to-1 multiplexer                             : 4
# FSMs                                                 : 1
# Xors                                                 : 3
 1-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------

Optimizing unit <Scrambler> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Scrambler, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Scrambler.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 164
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 27
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 20
#      LUT5                        : 10
#      LUT6                        : 19
#      MUXCY                       : 42
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 42
#      FDE                         : 24
#      FDR                         : 2
#      FDRE                        : 16
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 17
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              42  out of  54576     0%  
 Number of Slice LUTs:                   92  out of  27288     0%  
    Number used as Logic:                92  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    107
   Number with an unused Flip Flop:      65  out of    107    60%  
   Number with an unused LUT:            15  out of    107    14%  
   Number of fully used LUT-FF pairs:    27  out of    107    25%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    218    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 42    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.873ns (Maximum Frequency: 170.281MHz)
   Minimum input arrival time before clock: 5.040ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.873ns (frequency: 170.281MHz)
  Total number of paths / destination ports: 4902 / 80
-------------------------------------------------------------------------
Delay:               5.873ns (Levels of Logic = 4)
  Source:            counter_11 (FF)
  Destination:       length_0 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: counter_11 to length_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             6   0.447   1.109  counter_11 (counter_11)
     LUT6:I0->O            1   0.203   0.580  _n0113_inv1_SW0 (N01)
     LUT6:I5->O           19   0.205   1.072  _n0113_inv1 (_n0113_inv1)
     LUT4:I3->O            2   0.205   0.617  _n0113_inv21 (_n0113_inv2)
     LUT6:I5->O           12   0.205   0.908  _n0119_inv1 (_n0119_inv)
     FDE:CE                    0.322          length_0
    ----------------------------------------
    Total                      5.873ns (1.587ns logic, 4.286ns route)
                                       (27.0% logic, 73.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 332 / 69
-------------------------------------------------------------------------
Offset:              5.040ns (Levels of Logic = 6)
  Source:            tail_pad_length<6> (PAD)
  Destination:       counter_0 (FF)
  Destination Clock: Clk rising

  Data Path: tail_pad_length<6> to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.961  tail_pad_length_6_IBUF (tail_pad_length_6_IBUF)
     LUT5:I0->O            1   0.203   0.000  Mcompar_counter[15]_GND_1_o_LessThan_16_o_lut<3> (Mcompar_counter[15]_GND_1_o_LessThan_16_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<3> (Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<4> (Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<4>)
     MUXCY:CI->O           2   0.213   0.721  Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<5> (Mcompar_counter[15]_GND_1_o_LessThan_16_o_cy<5>)
     LUT3:I1->O           16   0.203   1.004  _n0131_inv1 (_n0131_inv)
     FDRE:CE                   0.322          counter_0
    ----------------------------------------
    Total                      5.040ns (2.354ns logic, 2.686ns route)
                                       (46.7% logic, 53.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            length_11 (FF)
  Destination:       length<11> (PAD)
  Source Clock:      Clk rising

  Data Path: length_11 to length<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  length_11 (length_11)
     OBUF:I->O                 2.571          length_11_OBUF (length<11>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.873|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.02 secs
 
--> 

Total memory usage is 260836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

