

================================================================
== Vivado HLS Report for 'duplicateMat_Loop_Re_1'
================================================================
* Date:           Wed Mar 18 11:33:34 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |      721|    58141| 36.050 us | 2.907 ms |  721|  58141|   none  |
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- Read_yuyv_Loop     |      720|    58140|  4 ~ 323 |          -|          -|      180|    no    |
        | + Read_yuyv_Loop.1  |        1|      320|         2|          1|          1| 1 ~ 320 |    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.26>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_src_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_load10_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_src_cols_load10_loc_3 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src_cols_load10_loc)"   --->   Operation 9 'read' 'p_src_cols_load10_loc_3' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src_cols_load10_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i10P(i10* %p_src_cols_load10_loc_out, i10 %p_src_cols_load10_loc_3)"   --->   Operation 11 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %Read_yuyv_Loop_end"   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.52>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i_i = phi i8 [ 0, %entry ], [ %i, %Read_yuyv_Loop_end.loopexit ]"   --->   Operation 13 'phi' 'i_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.55ns)   --->   "%icmp_ln92 = icmp ult i8 %i_0_i_i, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:92]   --->   Operation 14 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:92]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 180, i64 180, i64 180)"   --->   Operation 16 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln92, label %Read_yuyv_Loop_begin, label %.exit" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:92]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str112) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:93]   --->   Operation 18 'specloopname' <Predicate = (icmp_ln92)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 19 'br' <Predicate = (icmp_ln92)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0_i_i = phi i9 [ 0, %Read_yuyv_Loop_begin ], [ %j, %hls_label_20 ]"   --->   Operation 21 'phi' 'j_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i9 %j_0_i_i to i10" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 22 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln95 = icmp slt i10 %zext_ln95, %p_src_cols_load10_loc_3" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 23 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%j = add i9 %j_0_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 24 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln95, label %hls_label_20, label %Read_yuyv_Loop_end.loopexit" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_28_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str170)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:96]   --->   Operation 26 'specregionbegin' 'tmp_28_i_i' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:97]   --->   Operation 27 'speclooptripcount' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:98]   --->   Operation 28 'specpipeline' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_V = call fastcc i24 @read779(i24* %p_src_data_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:100]   --->   Operation 29 'call' 'tmp_V' <Predicate = (icmp_ln95)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %src_V_V, i24 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:100]   --->   Operation 30 'write' <Predicate = (icmp_ln95)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 1> <FIFO>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str170, i32 %tmp_28_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:101]   --->   Operation 31 'specregionend' 'empty' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95]   --->   Operation 32 'br' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "br label %Read_yuyv_Loop_end"   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 6.25ns.

 <State 1>: 7.27ns
The critical path consists of the following:
	fifo read on port 'p_src_cols_load10_loc' [8]  (3.63 ns)
	fifo write on port 'p_src_cols_load10_loc_out' [10]  (3.63 ns)

 <State 2>: 2.53ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln92', D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:92) [14]  (1.55 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95) [22]  (0 ns)
	'add' operation ('j', D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:95) [25]  (1.82 ns)

 <State 4>: 3.63ns
The critical path consists of the following:
	'call' operation ('tmp.V', D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:100) to 'read779' [31]  (0 ns)
	fifo write on port 'src_V_V' (D:/Xilinx/xfopencv-master/include\imgproc/xf_duplicateimage.hpp:100) [32]  (3.63 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
