#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Oct 10 16:25:45 2019
# Process ID: 11228
# Current directory: C:/Users/CK/Downloads/IP_proj
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12436 C:\Users\CK\Downloads\IP_proj\IP_proj.xpr
# Log file: C:/Users/CK/Downloads/IP_proj/vivado.log
# Journal file: C:/Users/CK/Downloads/IP_proj\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/CK/Downloads/IP_proj/IP_proj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 718.840 ; gain = 92.512
update_compile_order -fileset sources_1
save_project_as IP_proj_edit C:/Users/CK/Downloads/IP_proj_edit -force
save_project_as: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 823.883 ; gain = 0.000
open_bd_design {C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_99M
Successfully read diagram <system> from BD file <C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 939.848 ; gain = 115.340
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 943.762 ; gain = 3.914
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 954.770 ; gain = 14.922
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project IP_proj_edit
delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells myip_0]
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
report_ip_status -name ip_status
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/myip_0/S_AXI} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S_AXI]
</myip_0/S_AXI/S_AXI_reg> is being mapped into </zynq_ultra_ps_e_0/Data> at <0xA0000000 [ 4K ]>
connect_bd_net [get_bd_ports LED] [get_bd_pins myip_0/LED]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
save_bd_design
Wrote  : <C:\Users\CK\Downloads\IP_proj_edit\IP_proj_edit.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
Exporting to file C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/synth/system.hwdef
[Thu Oct 10 18:55:15 2019] Launched system_auto_pc_1_synth_1, system_auto_ds_0_synth_1, system_auto_ds_1_synth_1, system_myip_0_1_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_auto_pc_1_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_auto_pc_1_synth_1/runme.log
system_auto_ds_0_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_auto_ds_0_synth_1/runme.log
system_auto_ds_1_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_auto_ds_1_synth_1/runme.log
system_myip_0_1_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_myip_0_1_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/synth_1/runme.log
[Thu Oct 10 18:55:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1155.598 ; gain = 107.453
file copy -force C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
current_project myip_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'
delete_bd_objs [get_bd_nets myip_0_LED] [get_bd_intf_nets ps8_0_axi_periph_M00_AXI] [get_bd_cells myip_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:myip:1.0 myip_0
endgroup
report_ip_status -name ip_status 
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Clk_slave {Auto} Clk_xbar {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Master {/zynq_ultra_ps_e_0/M_AXI_HPM0_FPD} Slave {/myip_0/S_AXI} intc_ip {/ps8_0_axi_periph} master_apm {0}}  [get_bd_intf_pins myip_0/S_AXI]
</myip_0/S_AXI/S_AXI_reg> is being mapped into </zynq_ultra_ps_e_0/Data> at <0xA0000000 [ 4K ]>
connect_bd_net [get_bd_ports LED] [get_bd_pins myip_0/LED]
regenerate_bd_layout
save_bd_design
Wrote  : <C:\Users\CK\Downloads\IP_proj_edit\IP_proj_edit.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : <C:\Users\CK\Downloads\IP_proj_edit\IP_proj_edit.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_99M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_ds_0/system_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_ds_1/system_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
Exporting to file C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_0, cache-ID = 58819ea50e92f4c9; cache size = 3.578 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_ds_1, cache-ID = 58819ea50e92f4c9; cache size = 3.578 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 644dd9d16bbd6d51; cache size = 3.578 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 644dd9d16bbd6d51; cache size = 3.578 MB.
[Thu Oct 10 19:41:31 2019] Launched system_myip_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_0_0_synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/system_myip_0_0_synth_1/runme.log
synth_1: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/synth_1/runme.log
[Thu Oct 10 19:41:31 2019] Launched impl_1...
Run output will be captured here: C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.727 ; gain = 0.000
file copy -force C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.runs/impl_1/system_wrapper.sysdef C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf

launch_sdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk -hwspec C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ipx::edit_ip_in_project -upgrade true -name myip_v1_0_project -directory C:/Users/CK/Downloads/IP_proj_edit/IP_proj_edit.tmp/myip_v1_0_project c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/src/lab3_user_logic.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0_S_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/CK/Downloads/IP_proj/ip_repo/myip_1.0/hdl/myip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.727 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 11 17:07:50 2019...
