

================================================================
== Vivado HLS Report for 'poly_S3_tobytes'
================================================================
* Date:           Tue Aug 25 09:28:00 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.271|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  677|  677|  677|  677|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  675|  675|         5|          -|          -|   135|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     215|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     122|
|Register         |        -|      -|      74|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|      74|     337|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_215_p2       |     +    |      0|  0|   9|           8|           8|
    |c_2_fu_254_p2       |     +    |      0|  0|   9|           8|           8|
    |c_3_fu_288_p2       |     +    |      0|  0|   9|           8|           8|
    |c_4_fu_308_p2       |     +    |      0|  0|   9|           8|           8|
    |i_4_fu_147_p2       |     +    |      0|  0|  15|           8|           1|
    |sum2_fu_323_p2      |     +    |      0|  0|  16|           8|           9|
    |sum_fu_235_p2       |     +    |      0|  0|  16|           9|           9|
    |tmp_117_fu_178_p2   |     +    |      0|  0|  17|           2|          10|
    |tmp_120_fu_221_p2   |     +    |      0|  0|  17|           2|          10|
    |tmp_124_fu_260_p2   |     +    |      0|  0|  17|           1|          10|
    |tmp_fu_161_p2       |     +    |      0|  0|  17|          10|          10|
    |tmp_s_fu_167_p2     |     +    |      0|  0|  17|           3|          10|
    |tmp_116_fu_205_p2   |     -    |      0|  0|   9|           8|           8|
    |tmp_119_fu_245_p2   |     -    |      0|  0|   9|           8|           8|
    |tmp_123_fu_279_p2   |     -    |      0|  0|   9|           8|           8|
    |tmp_126_fu_303_p2   |     -    |      0|  0|   9|           8|           8|
    |exitcond_fu_141_p2  |   icmp   |      0|  0|  11|           8|           8|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 215|         115|         141|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  21|          4|   10|         40|
    |a_coeffs_address1  |  21|          4|   10|         40|
    |ap_NS_fsm          |  41|          8|    1|          8|
    |i_reg_125          |   9|          2|    8|         16|
    |msg_address0       |  15|          3|    9|         27|
    |msg_d0             |  15|          3|    8|         24|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 122|         24|   46|        155|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |   7|   0|    7|          0|
    |c_1_reg_369      |   8|   0|    8|          0|
    |c_2_reg_385      |   8|   0|    8|          0|
    |c_3_reg_401      |   8|   0|    8|          0|
    |i_4_reg_342      |   8|   0|    8|          0|
    |i_reg_125        |   8|   0|    8|          0|
    |sum_reg_380      |   9|   0|    9|          0|
    |tmp_138_reg_407  |   8|   0|    8|          0|
    |tmp_reg_347      |  10|   0|   10|          0|
    +-----------------+----+----+-----+-----------+
    |Total            |  74|   0|   74|          0|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_S3_tobytes | return value |
|msg_address0       | out |    9|  ap_memory |       msg       |     array    |
|msg_ce0            | out |    1|  ap_memory |       msg       |     array    |
|msg_we0            | out |    1|  ap_memory |       msg       |     array    |
|msg_d0             | out |    8|  ap_memory |       msg       |     array    |
|msg_offset         |  in |    9|   ap_none  |    msg_offset   |    scalar    |
|a_coeffs_address0  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_address1  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce1       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q1        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	7  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%msg_offset_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %msg_offset)" [pack3.c:3]   --->   Operation 8 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 6.27>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_4, %2 ]"   --->   Operation 10 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_cast1 = zext i8 %i to i10" [pack3.c:11]   --->   Operation 11 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i, -121" [pack3.c:11]   --->   Operation 12 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 135, i64 135, i64 135)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.71ns)   --->   "%i_4 = add i8 %i, 1" [pack3.c:11]   --->   Operation 14 'add' 'i_4' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.0, label %2" [pack3.c:11]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl7 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [pack3.c:13]   --->   Operation 16 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.74ns)   --->   "%tmp = add i10 %p_shl7, %i_cast1" [pack3.c:13]   --->   Operation 17 'add' 'tmp' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.74ns)   --->   "%tmp_s = add i10 4, %tmp" [pack3.c:13]   --->   Operation 18 'add' 'tmp_s' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_115 = zext i10 %tmp_s to i64" [pack3.c:13]   --->   Operation 19 'zext' 'tmp_115' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%a_coeffs_addr = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_115" [pack3.c:13]   --->   Operation 20 'getelementptr' 'a_coeffs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 21 'load' 'a_coeffs_load' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_2 : Operation 22 [1/1] (1.74ns)   --->   "%tmp_117 = add i10 3, %tmp" [pack3.c:14]   --->   Operation 22 'add' 'tmp_117' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_118 = zext i10 %tmp_117 to i64" [pack3.c:14]   --->   Operation 23 'zext' 'tmp_118' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%a_coeffs_addr_1 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_118" [pack3.c:14]   --->   Operation 24 'getelementptr' 'a_coeffs_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [pack3.c:14]   --->   Operation 25 'load' 'a_coeffs_load_1' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%a_coeffs_addr_5 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 675" [pack3.c:24]   --->   Operation 26 'getelementptr' 'a_coeffs_addr_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:24]   --->   Operation 27 'load' 'a_coeffs_load_5' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>

State 3 <SV = 2> <Delay = 5.79>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%a_coeffs_load = load i16* %a_coeffs_addr, align 2" [pack3.c:13]   --->   Operation 28 'load' 'a_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c = trunc i16 %a_coeffs_load to i8" [pack3.c:13]   --->   Operation 29 'trunc' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_129 = trunc i16 %a_coeffs_load to i6" [pack3.c:13]   --->   Operation 30 'trunc' 'tmp_129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_129, i2 0)" [pack3.c:14]   --->   Operation 31 'bitconcatenate' 'p_shl6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_116 = sub i8 %p_shl6, %c" [pack3.c:14]   --->   Operation 32 'sub' 'tmp_116' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/2] (2.77ns)   --->   "%a_coeffs_load_1 = load i16* %a_coeffs_addr_1, align 2" [pack3.c:14]   --->   Operation 33 'load' 'a_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_132 = trunc i16 %a_coeffs_load_1 to i8" [pack3.c:14]   --->   Operation 34 'trunc' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_1 = add i8 %tmp_116, %tmp_132" [pack3.c:14]   --->   Operation 35 'add' 'c_1' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (1.74ns)   --->   "%tmp_120 = add i10 2, %tmp" [pack3.c:15]   --->   Operation 36 'add' 'tmp_120' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_122 = zext i10 %tmp_120 to i64" [pack3.c:15]   --->   Operation 37 'zext' 'tmp_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%a_coeffs_addr_2 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_122" [pack3.c:15]   --->   Operation 38 'getelementptr' 'a_coeffs_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:15]   --->   Operation 39 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_135_cast = zext i8 %i to i9" [pack3.c:18]   --->   Operation 40 'zext' 'tmp_135_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%sum = add i9 %msg_offset_read, %tmp_135_cast" [pack3.c:18]   --->   Operation 41 'add' 'sum' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_133 = shl i8 %c_1, 2" [pack3.c:15]   --->   Operation 42 'shl' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_119 = sub i8 %tmp_133, %c_1" [pack3.c:15]   --->   Operation 43 'sub' 'tmp_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%a_coeffs_load_2 = load i16* %a_coeffs_addr_2, align 2" [pack3.c:15]   --->   Operation 44 'load' 'a_coeffs_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_134 = trunc i16 %a_coeffs_load_2 to i8" [pack3.c:15]   --->   Operation 45 'trunc' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_2 = add i8 %tmp_134, %tmp_119" [pack3.c:15]   --->   Operation 46 'add' 'c_2' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 47 [1/1] (1.74ns)   --->   "%tmp_124 = add i10 1, %tmp" [pack3.c:16]   --->   Operation 47 'add' 'tmp_124' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_125 = zext i10 %tmp_124 to i64" [pack3.c:16]   --->   Operation 48 'zext' 'tmp_125' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%a_coeffs_addr_3 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_125" [pack3.c:16]   --->   Operation 49 'getelementptr' 'a_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:16]   --->   Operation 50 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_127 = zext i10 %tmp to i64" [pack3.c:17]   --->   Operation 51 'zext' 'tmp_127' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%a_coeffs_addr_4 = getelementptr [677 x i16]* %a_coeffs, i64 0, i64 %tmp_127" [pack3.c:17]   --->   Operation 52 'getelementptr' 'a_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:17]   --->   Operation 53 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>

State 5 <SV = 4> <Delay = 5.79>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_135 = shl i8 %c_2, 2" [pack3.c:16]   --->   Operation 54 'shl' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_123 = sub i8 %tmp_135, %c_2" [pack3.c:16]   --->   Operation 55 'sub' 'tmp_123' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 56 [1/2] (2.77ns)   --->   "%a_coeffs_load_3 = load i16* %a_coeffs_addr_3, align 2" [pack3.c:16]   --->   Operation 56 'load' 'a_coeffs_load_3' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_136 = trunc i16 %a_coeffs_load_3 to i8" [pack3.c:16]   --->   Operation 57 'trunc' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_3 = add i8 %tmp_136, %tmp_123" [pack3.c:16]   --->   Operation 58 'add' 'c_3' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/2] (2.77ns)   --->   "%a_coeffs_load_4 = load i16* %a_coeffs_addr_4, align 2" [pack3.c:17]   --->   Operation 59 'load' 'a_coeffs_load_4' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_138 = trunc i16 %a_coeffs_load_4 to i8" [pack3.c:17]   --->   Operation 60 'trunc' 'tmp_138' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.79>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_137 = shl i8 %c_3, 2" [pack3.c:17]   --->   Operation 61 'shl' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_126 = sub i8 %tmp_137, %c_3" [pack3.c:17]   --->   Operation 62 'sub' 'tmp_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 63 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%c_4 = add i8 %tmp_138, %tmp_126" [pack3.c:17]   --->   Operation 63 'add' 'c_4' <Predicate = true> <Delay = 3.02> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [pack3.c:18]   --->   Operation 64 'zext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%msg_addr_1 = getelementptr [272 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:18]   --->   Operation 65 'getelementptr' 'msg_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.77ns)   --->   "store i8 %c_4, i8* %msg_addr_1, align 1" [pack3.c:18]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:11]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 5.54>
ST_7 : Operation 68 [1/2] (2.77ns)   --->   "%a_coeffs_load_5 = load i16* %a_coeffs_addr_5, align 2" [pack3.c:24]   --->   Operation 68 'load' 'a_coeffs_load_5' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_121 = trunc i16 %a_coeffs_load_5 to i8" [pack3.c:24]   --->   Operation 69 'trunc' 'tmp_121' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (1.73ns)   --->   "%sum2 = add i9 135, %msg_offset_read" [pack3.c:25]   --->   Operation 70 'add' 'sum2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sum2_cast = zext i9 %sum2 to i64" [pack3.c:25]   --->   Operation 71 'zext' 'sum2_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [272 x i8]* %msg, i64 0, i64 %sum2_cast" [pack3.c:25]   --->   Operation 72 'getelementptr' 'msg_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (2.77ns)   --->   "store i8 %tmp_121, i8* %msg_addr, align 1" [pack3.c:25]   --->   Operation 73 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 962> <RAM>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "ret void" [pack3.c:27]   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ msg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ msg_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
msg_offset_read (read             ) [ 00111111]
StgValue_9      (br               ) [ 01111110]
i               (phi              ) [ 00110000]
i_cast1         (zext             ) [ 00000000]
exitcond        (icmp             ) [ 00111110]
empty           (speclooptripcount) [ 00000000]
i_4             (add              ) [ 01111110]
StgValue_15     (br               ) [ 00000000]
p_shl7          (bitconcatenate   ) [ 00000000]
tmp             (add              ) [ 00011000]
tmp_s           (add              ) [ 00000000]
tmp_115         (zext             ) [ 00000000]
a_coeffs_addr   (getelementptr    ) [ 00010000]
tmp_117         (add              ) [ 00000000]
tmp_118         (zext             ) [ 00000000]
a_coeffs_addr_1 (getelementptr    ) [ 00010000]
a_coeffs_addr_5 (getelementptr    ) [ 00000001]
a_coeffs_load   (load             ) [ 00000000]
c               (trunc            ) [ 00000000]
tmp_129         (trunc            ) [ 00000000]
p_shl6          (bitconcatenate   ) [ 00000000]
tmp_116         (sub              ) [ 00000000]
a_coeffs_load_1 (load             ) [ 00000000]
tmp_132         (trunc            ) [ 00000000]
c_1             (add              ) [ 00001000]
tmp_120         (add              ) [ 00000000]
tmp_122         (zext             ) [ 00000000]
a_coeffs_addr_2 (getelementptr    ) [ 00001000]
tmp_135_cast    (zext             ) [ 00000000]
sum             (add              ) [ 00001110]
tmp_133         (shl              ) [ 00000000]
tmp_119         (sub              ) [ 00000000]
a_coeffs_load_2 (load             ) [ 00000000]
tmp_134         (trunc            ) [ 00000000]
c_2             (add              ) [ 00000100]
tmp_124         (add              ) [ 00000000]
tmp_125         (zext             ) [ 00000000]
a_coeffs_addr_3 (getelementptr    ) [ 00000100]
tmp_127         (zext             ) [ 00000000]
a_coeffs_addr_4 (getelementptr    ) [ 00000100]
tmp_135         (shl              ) [ 00000000]
tmp_123         (sub              ) [ 00000000]
a_coeffs_load_3 (load             ) [ 00000000]
tmp_136         (trunc            ) [ 00000000]
c_3             (add              ) [ 00000010]
a_coeffs_load_4 (load             ) [ 00000000]
tmp_138         (trunc            ) [ 00000010]
tmp_137         (shl              ) [ 00000000]
tmp_126         (sub              ) [ 00000000]
c_4             (add              ) [ 00000000]
sum_cast        (zext             ) [ 00000000]
msg_addr_1      (getelementptr    ) [ 00000000]
StgValue_66     (store            ) [ 00000000]
StgValue_67     (br               ) [ 01111110]
a_coeffs_load_5 (load             ) [ 00000000]
tmp_121         (trunc            ) [ 00000000]
sum2            (add              ) [ 00000000]
sum2_cast       (zext             ) [ 00000000]
msg_addr        (getelementptr    ) [ 00000000]
StgValue_73     (store            ) [ 00000000]
StgValue_74     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="msg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msg_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_coeffs"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="msg_offset_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="9" slack="0"/>
<pin id="42" dir="0" index="1" bw="9" slack="0"/>
<pin id="43" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msg_offset_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="a_coeffs_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="10" slack="0"/>
<pin id="50" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="10" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="16" slack="0"/>
<pin id="69" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_coeffs_load/2 a_coeffs_load_1/2 a_coeffs_load_5/2 a_coeffs_load_2/3 a_coeffs_load_3/4 a_coeffs_load_4/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="a_coeffs_addr_1_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="10" slack="0"/>
<pin id="63" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="a_coeffs_addr_5_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="16" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="11" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_5/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_coeffs_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="10" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_2/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="a_coeffs_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_3/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="a_coeffs_addr_4_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_coeffs_addr_4/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="msg_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="9" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr_1/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="8" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/6 StgValue_73/7 "/>
</bind>
</comp>

<comp id="117" class="1004" name="msg_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="9" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr/7 "/>
</bind>
</comp>

<comp id="125" class="1005" name="i_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="i_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="1"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="8" slack="0"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="i_cast1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_4_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_shl7_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="0" index="2" bw="1" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="10" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="0"/>
<pin id="164" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_s_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="4" slack="0"/>
<pin id="169" dir="0" index="1" bw="10" slack="0"/>
<pin id="170" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_115_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="10" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_115/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp_117_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_117/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_118_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="0"/>
<pin id="186" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_118/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="c_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_129_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_129/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="p_shl6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="6" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_116_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_116/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_132_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_132/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="c_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_120_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="10" slack="1"/>
<pin id="224" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_120/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_122_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_122/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_135_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="1"/>
<pin id="233" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_135_cast/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sum_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="9" slack="2"/>
<pin id="237" dir="0" index="1" bw="8" slack="0"/>
<pin id="238" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp_133_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="1"/>
<pin id="242" dir="0" index="1" bw="3" slack="0"/>
<pin id="243" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_133/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_119_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="1"/>
<pin id="248" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_119/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_134_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_134/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="c_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_2/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_124_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="2"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_125_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_125/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_127_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="2"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_127/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_135_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="1"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_135/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_123_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="1"/>
<pin id="282" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_123/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_136_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_136/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="c_3_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="8" slack="0"/>
<pin id="291" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_3/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_138_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_138/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_137_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_137/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_126_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="1"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_126/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="c_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_4/6 "/>
</bind>
</comp>

<comp id="314" class="1004" name="sum_cast_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="9" slack="3"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_121_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_121/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sum2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="2"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum2/7 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sum2_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="9" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum2_cast/7 "/>
</bind>
</comp>

<comp id="333" class="1005" name="msg_offset_read_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="2"/>
<pin id="335" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="msg_offset_read "/>
</bind>
</comp>

<comp id="342" class="1005" name="i_4_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="347" class="1005" name="tmp_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="1"/>
<pin id="349" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="354" class="1005" name="a_coeffs_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="1"/>
<pin id="356" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="a_coeffs_addr_1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_1 "/>
</bind>
</comp>

<comp id="364" class="1005" name="a_coeffs_addr_5_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="10" slack="1"/>
<pin id="366" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_5 "/>
</bind>
</comp>

<comp id="369" class="1005" name="c_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="375" class="1005" name="a_coeffs_addr_2_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="1"/>
<pin id="377" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_2 "/>
</bind>
</comp>

<comp id="380" class="1005" name="sum_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="9" slack="3"/>
<pin id="382" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="385" class="1005" name="c_2_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_2 "/>
</bind>
</comp>

<comp id="391" class="1005" name="a_coeffs_addr_3_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="10" slack="1"/>
<pin id="393" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_3 "/>
</bind>
</comp>

<comp id="396" class="1005" name="a_coeffs_addr_4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="1"/>
<pin id="398" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_coeffs_addr_4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="c_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="8" slack="1"/>
<pin id="403" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_138_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="1"/>
<pin id="409" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_138 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="58"><net_src comp="46" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="59" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="71" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="53" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="117" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="125" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="129" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="140"><net_src comp="129" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="129" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="129" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="18" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="129" pin="4"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="153" pin=2"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="137" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="22" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="161" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="161" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="192"><net_src comp="53" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="53" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="30" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="189" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="53" pin="7"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="205" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="211" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="32" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="234"><net_src comp="125" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="34" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="240" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="53" pin="7"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="245" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="274" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="53" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="279" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="53" pin="7"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="298" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="312"><net_src comp="303" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="313"><net_src comp="308" pin="2"/><net_sink comp="111" pin=1"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="321"><net_src comp="53" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="327"><net_src comp="38" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="336"><net_src comp="40" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="345"><net_src comp="147" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="350"><net_src comp="161" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="357"><net_src comp="46" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="362"><net_src comp="59" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="367"><net_src comp="71" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="372"><net_src comp="215" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="378"><net_src comp="80" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="383"><net_src comp="235" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="388"><net_src comp="254" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="394"><net_src comp="88" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="399"><net_src comp="96" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="404"><net_src comp="288" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="406"><net_src comp="401" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="410"><net_src comp="294" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="308" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msg | {6 7 }
 - Input state : 
	Port: poly_S3_tobytes : msg | {}
	Port: poly_S3_tobytes : msg_offset | {1 }
	Port: poly_S3_tobytes : a_coeffs | {2 3 4 5 7 }
  - Chain level:
	State 1
	State 2
		i_cast1 : 1
		exitcond : 1
		i_4 : 1
		StgValue_15 : 2
		p_shl7 : 1
		tmp : 2
		tmp_s : 3
		tmp_115 : 4
		a_coeffs_addr : 5
		a_coeffs_load : 6
		tmp_117 : 3
		tmp_118 : 4
		a_coeffs_addr_1 : 5
		a_coeffs_load_1 : 6
		a_coeffs_load_5 : 1
	State 3
		c : 1
		tmp_129 : 1
		p_shl6 : 2
		tmp_116 : 3
		tmp_132 : 1
		c_1 : 4
		tmp_122 : 1
		a_coeffs_addr_2 : 2
		a_coeffs_load_2 : 3
		sum : 1
	State 4
		tmp_134 : 1
		c_2 : 2
		tmp_125 : 1
		a_coeffs_addr_3 : 2
		a_coeffs_load_3 : 3
		a_coeffs_addr_4 : 1
		a_coeffs_load_4 : 2
	State 5
		tmp_136 : 1
		c_3 : 2
		tmp_138 : 1
	State 6
		c_4 : 1
		msg_addr_1 : 1
		StgValue_66 : 2
	State 7
		tmp_121 : 1
		sum2_cast : 1
		msg_addr : 2
		StgValue_73 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         i_4_fu_147         |    0    |    15   |
|          |         tmp_fu_161         |    0    |    17   |
|          |        tmp_s_fu_167        |    0    |    17   |
|          |       tmp_117_fu_178       |    0    |    17   |
|          |         c_1_fu_215         |    0    |    9    |
|    add   |       tmp_120_fu_221       |    0    |    17   |
|          |         sum_fu_235         |    0    |    16   |
|          |         c_2_fu_254         |    0    |    9    |
|          |       tmp_124_fu_260       |    0    |    17   |
|          |         c_3_fu_288         |    0    |    9    |
|          |         c_4_fu_308         |    0    |    9    |
|          |         sum2_fu_323        |    0    |    16   |
|----------|----------------------------|---------|---------|
|          |       tmp_116_fu_205       |    0    |    9    |
|    sub   |       tmp_119_fu_245       |    0    |    9    |
|          |       tmp_123_fu_279       |    0    |    9    |
|          |       tmp_126_fu_303       |    0    |    9    |
|----------|----------------------------|---------|---------|
|   icmp   |       exitcond_fu_141      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   read   | msg_offset_read_read_fu_40 |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       i_cast1_fu_137       |    0    |    0    |
|          |       tmp_115_fu_173       |    0    |    0    |
|          |       tmp_118_fu_184       |    0    |    0    |
|          |       tmp_122_fu_226       |    0    |    0    |
|   zext   |     tmp_135_cast_fu_231    |    0    |    0    |
|          |       tmp_125_fu_265       |    0    |    0    |
|          |       tmp_127_fu_270       |    0    |    0    |
|          |       sum_cast_fu_314      |    0    |    0    |
|          |      sum2_cast_fu_328      |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|        p_shl7_fu_153       |    0    |    0    |
|          |        p_shl6_fu_197       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |          c_fu_189          |    0    |    0    |
|          |       tmp_129_fu_193       |    0    |    0    |
|          |       tmp_132_fu_211       |    0    |    0    |
|   trunc  |       tmp_134_fu_250       |    0    |    0    |
|          |       tmp_136_fu_284       |    0    |    0    |
|          |       tmp_138_fu_294       |    0    |    0    |
|          |       tmp_121_fu_318       |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       tmp_133_fu_240       |    0    |    0    |
|    shl   |       tmp_135_fu_274       |    0    |    0    |
|          |       tmp_137_fu_298       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   215   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|a_coeffs_addr_1_reg_359|   10   |
|a_coeffs_addr_2_reg_375|   10   |
|a_coeffs_addr_3_reg_391|   10   |
|a_coeffs_addr_4_reg_396|   10   |
|a_coeffs_addr_5_reg_364|   10   |
| a_coeffs_addr_reg_354 |   10   |
|      c_1_reg_369      |    8   |
|      c_2_reg_385      |    8   |
|      c_3_reg_401      |    8   |
|      i_4_reg_342      |    8   |
|       i_reg_125       |    8   |
|msg_offset_read_reg_333|    9   |
|      sum_reg_380      |    9   |
|    tmp_138_reg_407    |    8   |
|      tmp_reg_347      |   10   |
+-----------------------+--------+
|         Total         |   136  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_53 |  p0  |   6  |  10  |   60   ||    33   |
|  grp_access_fu_53 |  p2  |   6  |   0  |    0   ||    33   |
| grp_access_fu_111 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_111 |  p1  |   2  |   8  |   16   ||    9    |
|     i_reg_125     |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   110  ||  7.564  ||    93   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   93   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   136  |   308  |
+-----------+--------+--------+--------+
