{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714831881215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714831881216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  4 19:41:21 2024 " "Processing started: Sat May  4 19:41:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714831881216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831881216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off modified_booth_algorithm_4bit -c modified_booth_algorithm_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off modified_booth_algorithm_4bit -c modified_booth_algorithm_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831881216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714831881583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714831881583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "lut LUT modified_booth_algorithm_4bit.v(11) " "Verilog HDL Declaration information at modified_booth_algorithm_4bit.v(11): object \"lut\" differs only in case from object \"LUT\" in the same scope" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714831893256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/modified_booth_algorithm_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/modified_booth_algorithm_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 modified_booth_algorithm_4bit " "Found entity 1: modified_booth_algorithm_4bit" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714831893258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831893258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/2s_complement_mod.v 1 1 " "Found 1 design units, including 1 entities, in source file code/2s_complement_mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 m_2s_complement_mod " "Found entity 1: m_2s_complement_mod" {  } { { "code/2s_complement_mod.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/2s_complement_mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714831893260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831893260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "modified_booth_algorithm_4bit " "Elaborating entity \"modified_booth_algorithm_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714831893334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_TWOS_Complement modified_booth_algorithm_4bit.v(101) " "Verilog HDL or VHDL warning at modified_booth_algorithm_4bit.v(101): object \"B_TWOS_Complement\" assigned a value but never read" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714831893337 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 modified_booth_algorithm_4bit.v(207) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(207): truncated value with size 32 to match size of target (2)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831893342 "|modified_booth_algorithm_4bit"}
{ "Error" "EVRFX_VERI_UNSIZED_OPERANDS_NOT_ALLOWED" "modified_booth_algorithm_4bit.v(209) " "Verilog HDL error at modified_booth_algorithm_4bit.v(209): unsized constants are not allowed in concatenations" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 209 0 0 } }  } 0 10257 "Verilog HDL error at %1!s!: unsized constants are not allowed in concatenations" 0 0 "Analysis & Synthesis" 0 -1 1714831893342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "38 7 modified_booth_algorithm_4bit.v(209) " "Verilog HDL assignment warning at modified_booth_algorithm_4bit.v(209): truncated value with size 38 to match size of target (7)" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714831893342 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "w_Output modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"w_Output\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893345 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer1 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer1\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893345 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer2 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer2\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893345 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer3 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer3\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893346 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_2sc_5_flg modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"r_2sc_5_flg\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893346 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_2sc_6_flg modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"r_2sc_6_flg\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893346 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_5b_layer modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_5b_layer\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893346 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_6b_layer modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_6b_layer\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893346 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_10b_layer modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_10b_layer\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893347 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer1_flg modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer1_flg\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893347 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer2_flg modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer2_flg\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893347 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer3_flg modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer3_flg\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893347 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "recode_val modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"recode_val\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893347 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "recode_count modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"recode_count\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893348 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_stm_nxt modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"main_stm_nxt\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893348 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_stm_nxt_2 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"main_stm_nxt_2\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893348 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "main_stm_nxt_2s modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"main_stm_nxt_2s\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893348 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_5b_layer_out modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_5b_layer_out\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893348 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_6b_layer_out modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_6b_layer_out\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893349 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "val_10b_layer_out modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"val_10b_layer_out\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893349 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "layer_sum modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"layer_sum\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893349 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_tog_5 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"in_tog_5\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893349 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_tog_6 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"in_tog_6\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893350 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_tog_10 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"in_tog_10\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893350 "|modified_booth_algorithm_4bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "in_tog_valid_10 modified_booth_algorithm_4bit.v(130) " "Verilog HDL Always Construct warning at modified_booth_algorithm_4bit.v(130): inferring latch(es) for variable \"in_tog_valid_10\", which holds its previous value in one or more paths through the always construct" {  } { { "code/modified_booth_algorithm_4bit.v" "" { Text "D:/WORK/intel/BOOTH ALGORITHM/code/modified_booth_algorithm_4bit.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1714831893350 "|modified_booth_algorithm_4bit"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714831893352 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WORK/intel/BOOTH ALGORITHM/output_files/modified_booth_algorithm_4bit.map.smsg " "Generated suppressed messages file D:/WORK/intel/BOOTH ALGORITHM/output_files/modified_booth_algorithm_4bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831893410 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 29 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714831893504 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May  4 19:41:33 2024 " "Processing ended: Sat May  4 19:41:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714831893504 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714831893504 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714831893504 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831893504 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 29 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 29 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714831894157 ""}
