# do sim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/generic_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter
# -- Compiling architecture rtl of generic_counter
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/generic_pulse.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity generic_pulse
# -- Compiling architecture beh of generic_pulse
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/angle_counter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity angle_counter
# -- Compiling architecture rtl of angle_counter
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/pwm_generator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity pwm_generator
# -- Compiling architecture rtl of pwm_generator
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/finite_state_machine.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity finite_state_machine
# -- Compiling architecture rtl of finite_state_machine
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/read_only_ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity read_only_ram
# -- Compiling architecture rtl of read_only_ram
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../../src/HW/servo_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity servo_controller
# -- Compiling architecture rtl of servo_controller
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:25:36 on Oct 03,2023
# vcom -reportprogress 300 -93 -work work ../src/servo_controller_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity servo_controller_tb
# -- Compiling architecture arch of servo_controller_tb
# ** Warning: ../src/servo_controller_tb.vhd(29): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 10:25:36 on Oct 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" servo_controller_tb 
# Start time: 10:25:37 on Oct 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.servo_controller_tb(arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.servo_controller(rtl)
# Loading work.read_only_ram(rtl)
# Loading work.finite_state_machine(rtl)
# Loading work.pwm_generator(rtl)
# Loading work.generic_counter(rtl)
# Loading work.angle_counter(rtl)
# Loading work.generic_pulse(beh)
# End time: 10:26:38 on Oct 03,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
