# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -mtriple=tricore -global-isel -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s

---
name:            bswap_s32
legalized:       true
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
body:             |
  bb.0:

    ; CHECK-LABEL: name: bswap_s32
    ; CHECK: [[COPY:%[0-9]+]]:dataregbank(s32) = COPY $d4
    ; CHECK: [[BSWAP:%[0-9]+]]:dataregbank(s32) = G_BSWAP [[COPY]]
    ; CHECK: $d4 = COPY [[BSWAP]](s32)
    %0:_(s32) = COPY $d4
    %1:_(s32) = G_BSWAP %0
    $d4 = COPY %1
...
