#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fd780c0bc30 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fd780c04550 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fd780c1f5f0_0 .var "in", 0 0;
v0x7fd780c1f680_0 .var/i "mismatch_count", 31 0;
v0x7fd780c1f710_0 .net "next_state", 3 0, L_0x7fd780c22af0;  1 drivers
v0x7fd780c1f7a0_0 .net "out", 0 0, L_0x7fd780c22c50;  1 drivers
v0x7fd780c1f830_0 .var "state", 3 0;
S_0x7fd780c0be60 .scope module, "UUT" "top_module" 2 17, 3 1 0, S_0x7fd780c0bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 4 "state";
    .port_info 2 /OUTPUT 4 "next_state";
    .port_info 3 /OUTPUT 1 "out";
P_0x7fd780c0bfd0 .param/l "A" 0 3 8, C4<0001>;
P_0x7fd780c0c010 .param/l "B" 0 3 8, C4<0010>;
P_0x7fd780c0c050 .param/l "C" 0 3 8, C4<0100>;
P_0x7fd780c0c090 .param/l "D" 0 3 8, C4<1000>;
L_0x7fd780c1fd10 .functor AND 1, L_0x7fd780c1f920, L_0x7fd780c1fbd0, C4<1>, C4<1>;
L_0x7fd780c201b0 .functor AND 1, L_0x7fd780c1fe60, L_0x7fd780c20090, C4<1>, C4<1>;
L_0x7fd780c20710 .functor AND 1, L_0x7fd780c20320, L_0x7fd780c20580, C4<1>, C4<1>;
L_0x7fd780c20b80 .functor AND 1, L_0x7fd780c207e0, L_0x7fd780c20a60, C4<1>, C4<1>;
L_0x7fd780c20e10 .functor AND 1, L_0x7fd780c20d70, L_0x7fd780c20f20, C4<1>, C4<1>;
L_0x7fd780c214d0 .functor AND 1, L_0x7fd780c21140, L_0x7fd780c213f0, C4<1>, C4<1>;
L_0x7fd780c21b30 .functor AND 1, L_0x7fd780c215c0, L_0x7fd780c219e0, C4<1>, C4<1>;
L_0x7fd780c21ea0 .functor AND 1, L_0x7fd780c21ba0, L_0x7fd780c21a80, C4<1>, C4<1>;
L_0x7fd780963008 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c0c230_0 .net/2u *"_ivl_0", 3 0, L_0x7fd780963008;  1 drivers
v0x7fd780c1c280_0 .net *"_ivl_10", 0 0, L_0x7fd780c1fbd0;  1 drivers
v0x7fd780c1c320_0 .net *"_ivl_100", 31 0, L_0x7fd780c21840;  1 drivers
L_0x7fd780963710 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1c3e0_0 .net *"_ivl_103", 30 0, L_0x7fd780963710;  1 drivers
L_0x7fd780963758 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1c490_0 .net/2u *"_ivl_104", 31 0, L_0x7fd780963758;  1 drivers
v0x7fd780c1c580_0 .net *"_ivl_106", 0 0, L_0x7fd780c219e0;  1 drivers
v0x7fd780c1c620_0 .net *"_ivl_109", 0 0, L_0x7fd780c21b30;  1 drivers
L_0x7fd7809637a0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1c6c0_0 .net/2u *"_ivl_110", 3 0, L_0x7fd7809637a0;  1 drivers
L_0x7fd7809637e8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1c770_0 .net/2u *"_ivl_112", 3 0, L_0x7fd7809637e8;  1 drivers
v0x7fd780c1c880_0 .net *"_ivl_114", 0 0, L_0x7fd780c21ba0;  1 drivers
v0x7fd780c1c920_0 .net *"_ivl_116", 31 0, L_0x7fd780c21c80;  1 drivers
L_0x7fd780963830 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1c9d0_0 .net *"_ivl_119", 30 0, L_0x7fd780963830;  1 drivers
L_0x7fd780963878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1ca80_0 .net/2u *"_ivl_120", 31 0, L_0x7fd780963878;  1 drivers
v0x7fd780c1cb30_0 .net *"_ivl_122", 0 0, L_0x7fd780c21a80;  1 drivers
v0x7fd780c1cbd0_0 .net *"_ivl_125", 0 0, L_0x7fd780c21ea0;  1 drivers
L_0x7fd7809638c0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1cc70_0 .net/2u *"_ivl_126", 3 0, L_0x7fd7809638c0;  1 drivers
L_0x7fd780963908 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1cd20_0 .net/2u *"_ivl_128", 3 0, L_0x7fd780963908;  1 drivers
v0x7fd780c1ceb0_0 .net *"_ivl_13", 0 0, L_0x7fd780c1fd10;  1 drivers
v0x7fd780c1cf40_0 .net *"_ivl_130", 3 0, L_0x7fd780c20c70;  1 drivers
v0x7fd780c1cfe0_0 .net *"_ivl_132", 3 0, L_0x7fd780c22260;  1 drivers
v0x7fd780c1d090_0 .net *"_ivl_134", 3 0, L_0x7fd780c22380;  1 drivers
v0x7fd780c1d140_0 .net *"_ivl_136", 3 0, L_0x7fd780c22500;  1 drivers
v0x7fd780c1d1f0_0 .net *"_ivl_138", 3 0, L_0x7fd780c22660;  1 drivers
L_0x7fd7809630e0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1d2a0_0 .net/2u *"_ivl_14", 3 0, L_0x7fd7809630e0;  1 drivers
v0x7fd780c1d350_0 .net *"_ivl_140", 3 0, L_0x7fd780c227f0;  1 drivers
v0x7fd780c1d400_0 .net *"_ivl_142", 3 0, L_0x7fd780c22950;  1 drivers
L_0x7fd780963950 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1d4b0_0 .net/2u *"_ivl_146", 3 0, L_0x7fd780963950;  1 drivers
L_0x7fd780963128 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1d560_0 .net/2u *"_ivl_16", 3 0, L_0x7fd780963128;  1 drivers
v0x7fd780c1d610_0 .net *"_ivl_18", 0 0, L_0x7fd780c1fe60;  1 drivers
v0x7fd780c1d6b0_0 .net *"_ivl_2", 0 0, L_0x7fd780c1f920;  1 drivers
v0x7fd780c1d750_0 .net *"_ivl_20", 31 0, L_0x7fd780c1ff40;  1 drivers
L_0x7fd780963170 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1d800_0 .net *"_ivl_23", 30 0, L_0x7fd780963170;  1 drivers
L_0x7fd7809631b8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1d8b0_0 .net/2u *"_ivl_24", 31 0, L_0x7fd7809631b8;  1 drivers
v0x7fd780c1cdd0_0 .net *"_ivl_26", 0 0, L_0x7fd780c20090;  1 drivers
v0x7fd780c1db40_0 .net *"_ivl_29", 0 0, L_0x7fd780c201b0;  1 drivers
L_0x7fd780963200 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1dbd0_0 .net/2u *"_ivl_30", 3 0, L_0x7fd780963200;  1 drivers
L_0x7fd780963248 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1dc60_0 .net/2u *"_ivl_32", 3 0, L_0x7fd780963248;  1 drivers
v0x7fd780c1dd00_0 .net *"_ivl_34", 0 0, L_0x7fd780c20320;  1 drivers
v0x7fd780c1dda0_0 .net *"_ivl_36", 31 0, L_0x7fd780c20440;  1 drivers
L_0x7fd780963290 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1de50_0 .net *"_ivl_39", 30 0, L_0x7fd780963290;  1 drivers
v0x7fd780c1df00_0 .net *"_ivl_4", 31 0, L_0x7fd780c1fa60;  1 drivers
L_0x7fd7809632d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1dfb0_0 .net/2u *"_ivl_40", 31 0, L_0x7fd7809632d8;  1 drivers
v0x7fd780c1e060_0 .net *"_ivl_42", 0 0, L_0x7fd780c20580;  1 drivers
v0x7fd780c1e100_0 .net *"_ivl_45", 0 0, L_0x7fd780c20710;  1 drivers
L_0x7fd780963320 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e1a0_0 .net/2u *"_ivl_46", 3 0, L_0x7fd780963320;  1 drivers
L_0x7fd780963368 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e250_0 .net/2u *"_ivl_48", 3 0, L_0x7fd780963368;  1 drivers
v0x7fd780c1e300_0 .net *"_ivl_50", 0 0, L_0x7fd780c207e0;  1 drivers
v0x7fd780c1e3a0_0 .net *"_ivl_52", 31 0, L_0x7fd780c208e0;  1 drivers
L_0x7fd7809633b0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e450_0 .net *"_ivl_55", 30 0, L_0x7fd7809633b0;  1 drivers
L_0x7fd7809633f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e500_0 .net/2u *"_ivl_56", 31 0, L_0x7fd7809633f8;  1 drivers
v0x7fd780c1e5b0_0 .net *"_ivl_58", 0 0, L_0x7fd780c20a60;  1 drivers
v0x7fd780c1e650_0 .net *"_ivl_61", 0 0, L_0x7fd780c20b80;  1 drivers
L_0x7fd780963440 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e6f0_0 .net/2u *"_ivl_62", 3 0, L_0x7fd780963440;  1 drivers
L_0x7fd780963488 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e7a0_0 .net/2u *"_ivl_64", 3 0, L_0x7fd780963488;  1 drivers
v0x7fd780c1e850_0 .net *"_ivl_66", 0 0, L_0x7fd780c20d70;  1 drivers
v0x7fd780c1e8f0_0 .net *"_ivl_68", 31 0, L_0x7fd780c20e80;  1 drivers
L_0x7fd780963050 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1e9a0_0 .net *"_ivl_7", 30 0, L_0x7fd780963050;  1 drivers
L_0x7fd7809634d0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1ea50_0 .net *"_ivl_71", 30 0, L_0x7fd7809634d0;  1 drivers
L_0x7fd780963518 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1eb00_0 .net/2u *"_ivl_72", 31 0, L_0x7fd780963518;  1 drivers
v0x7fd780c1ebb0_0 .net *"_ivl_74", 0 0, L_0x7fd780c20f20;  1 drivers
v0x7fd780c1ec50_0 .net *"_ivl_77", 0 0, L_0x7fd780c20e10;  1 drivers
L_0x7fd780963560 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1ecf0_0 .net/2u *"_ivl_78", 3 0, L_0x7fd780963560;  1 drivers
L_0x7fd780963098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1eda0_0 .net/2u *"_ivl_8", 31 0, L_0x7fd780963098;  1 drivers
L_0x7fd7809635a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1ee50_0 .net/2u *"_ivl_80", 3 0, L_0x7fd7809635a8;  1 drivers
v0x7fd780c1ef00_0 .net *"_ivl_82", 0 0, L_0x7fd780c21140;  1 drivers
v0x7fd780c1d950_0 .net *"_ivl_84", 31 0, L_0x7fd780c21240;  1 drivers
L_0x7fd7809635f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1da00_0 .net *"_ivl_87", 30 0, L_0x7fd7809635f0;  1 drivers
L_0x7fd780963638 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1dab0_0 .net/2u *"_ivl_88", 31 0, L_0x7fd780963638;  1 drivers
v0x7fd780c1efb0_0 .net *"_ivl_90", 0 0, L_0x7fd780c213f0;  1 drivers
v0x7fd780c1f050_0 .net *"_ivl_93", 0 0, L_0x7fd780c214d0;  1 drivers
L_0x7fd780963680 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1f0f0_0 .net/2u *"_ivl_94", 3 0, L_0x7fd780963680;  1 drivers
L_0x7fd7809636c8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x7fd780c1f1a0_0 .net/2u *"_ivl_96", 3 0, L_0x7fd7809636c8;  1 drivers
v0x7fd780c1f250_0 .net *"_ivl_98", 0 0, L_0x7fd780c215c0;  1 drivers
v0x7fd780c1f2f0_0 .net "in", 0 0, v0x7fd780c1f5f0_0;  1 drivers
v0x7fd780c1f390_0 .net "next_state", 3 0, L_0x7fd780c22af0;  alias, 1 drivers
v0x7fd780c1f440_0 .net "out", 0 0, L_0x7fd780c22c50;  alias, 1 drivers
v0x7fd780c1f4e0_0 .net "state", 3 0, v0x7fd780c1f830_0;  1 drivers
L_0x7fd780c1f920 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963008;
L_0x7fd780c1fa60 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd780963050;
L_0x7fd780c1fbd0 .cmp/eq 32, L_0x7fd780c1fa60, L_0x7fd780963098;
L_0x7fd780c1fe60 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963128;
L_0x7fd780c1ff40 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd780963170;
L_0x7fd780c20090 .cmp/eq 32, L_0x7fd780c1ff40, L_0x7fd7809631b8;
L_0x7fd780c20320 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963248;
L_0x7fd780c20440 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd780963290;
L_0x7fd780c20580 .cmp/eq 32, L_0x7fd780c20440, L_0x7fd7809632d8;
L_0x7fd780c207e0 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963368;
L_0x7fd780c208e0 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd7809633b0;
L_0x7fd780c20a60 .cmp/eq 32, L_0x7fd780c208e0, L_0x7fd7809633f8;
L_0x7fd780c20d70 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963488;
L_0x7fd780c20e80 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd7809634d0;
L_0x7fd780c20f20 .cmp/eq 32, L_0x7fd780c20e80, L_0x7fd780963518;
L_0x7fd780c21140 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd7809635a8;
L_0x7fd780c21240 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd7809635f0;
L_0x7fd780c213f0 .cmp/eq 32, L_0x7fd780c21240, L_0x7fd780963638;
L_0x7fd780c215c0 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd7809636c8;
L_0x7fd780c21840 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd780963710;
L_0x7fd780c219e0 .cmp/eq 32, L_0x7fd780c21840, L_0x7fd780963758;
L_0x7fd780c21ba0 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd7809637e8;
L_0x7fd780c21c80 .concat [ 1 31 0 0], v0x7fd780c1f5f0_0, L_0x7fd780963830;
L_0x7fd780c21a80 .cmp/eq 32, L_0x7fd780c21c80, L_0x7fd780963878;
L_0x7fd780c20c70 .functor MUXZ 4, L_0x7fd780963908, L_0x7fd7809638c0, L_0x7fd780c21ea0, C4<>;
L_0x7fd780c22260 .functor MUXZ 4, L_0x7fd780c20c70, L_0x7fd7809637a0, L_0x7fd780c21b30, C4<>;
L_0x7fd780c22380 .functor MUXZ 4, L_0x7fd780c22260, L_0x7fd780963680, L_0x7fd780c214d0, C4<>;
L_0x7fd780c22500 .functor MUXZ 4, L_0x7fd780c22380, L_0x7fd780963560, L_0x7fd780c20e10, C4<>;
L_0x7fd780c22660 .functor MUXZ 4, L_0x7fd780c22500, L_0x7fd780963440, L_0x7fd780c20b80, C4<>;
L_0x7fd780c227f0 .functor MUXZ 4, L_0x7fd780c22660, L_0x7fd780963320, L_0x7fd780c20710, C4<>;
L_0x7fd780c22950 .functor MUXZ 4, L_0x7fd780c227f0, L_0x7fd780963200, L_0x7fd780c201b0, C4<>;
L_0x7fd780c22af0 .functor MUXZ 4, L_0x7fd780c22950, L_0x7fd7809630e0, L_0x7fd780c1fd10, C4<>;
L_0x7fd780c22c50 .cmp/eq 4, v0x7fd780c1f830_0, L_0x7fd780963950;
    .scope S_0x7fd780c0bc30;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.2, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 26 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0001, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.5, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %vpi_call 2 38 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %vpi_call 2 43 "$display", "Test 1 passed!" {0 0 0};
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 50 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 55 "$display", "Test 2 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.11, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.11;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %vpi_call 2 62 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.10;
T_0.9 ;
    %vpi_call 2 67 "$display", "Test 3 passed!" {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 2, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.14, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.14;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 74 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0010, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 79 "$display", "Test 4 passed!" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 8, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.17, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.17;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %vpi_call 2 86 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 4'b0100, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b1000, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.16;
T_0.15 ;
    %vpi_call 2 91 "$display", "Test 5 passed!" {0 0 0};
T_0.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.20, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.20;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %vpi_call 2 98 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.19;
T_0.18 ;
    %vpi_call 2 103 "$display", "Test 6 passed!" {0 0 0};
T_0.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.23, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.23;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.21, 8;
    %vpi_call 2 110 "$display", "Mismatch at index 7: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %vpi_call 2 115 "$display", "Test 7 passed!" {0 0 0};
T_0.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd780c1f5f0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fd780c1f830_0, 0, 4;
    %delay 2000, 0;
    %load/vec4 v0x7fd780c1f710_0;
    %cmpi/e 4, 0, 4;
    %flag_get/vec4 6;
    %jmp/0 T_0.26, 6;
    %load/vec4 v0x7fd780c1f7a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.26;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %vpi_call 2 122 "$display", "Mismatch at index 8: Inputs = [%b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 4'b0010, v0x7fd780c1f710_0, v0x7fd780c1f7a0_0, 4'b0100, 1'b0 {0 0 0};
    %load/vec4 v0x7fd780c1f680_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd780c1f680_0, 0, 32;
    %jmp T_0.25;
T_0.24 ;
    %vpi_call 2 127 "$display", "Test 8 passed!" {0 0 0};
T_0.25 ;
    %load/vec4 v0x7fd780c1f680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.27, 4;
    %vpi_call 2 131 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.28;
T_0.27 ;
    %vpi_call 2 133 "$display", "%0d mismatches out of %0d total tests.", v0x7fd780c1f680_0, 32'sb00000000000000000000000000001001 {0 0 0};
T_0.28 ;
    %vpi_call 2 134 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm3onehot_0_tb.v";
    "Self-calibration/modules/Fsm3onehot.v";
