

================================================================
== Vivado HLS Report for 'Loop_3_proc'
================================================================
* Date:           Fri Feb  3 01:26:24 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        alveo_hls4ml
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.032 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2467|     2467| 9.868 us | 9.868 us |  2467|  2467|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2465|     2465|         3|          1|          1|  2464|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      -|        -|       -|    -|
|Expression           |        -|      -|        0|     160|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        -|       -|    -|
|Memory               |        -|      -|        -|       -|    -|
|Multiplexer          |        -|      -|        -|      75|    -|
|Register             |        -|      -|       35|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        0|      0|       35|     235|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i0_fu_117_p2                      |     +    |      0|  0|  12|          12|           1|
    |tmp_V_2066_fu_196_p2              |     +    |      0|  0|   8|           8|           8|
    |and_ln415_fu_186_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln779_fu_290_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln781_fu_304_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_334_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |carry_19_fu_216_p2                |    and   |      0|  0|   2|           1|           1|
    |overflow_fu_328_p2                |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_352_p2               |    and   |      0|  0|   2|           1|           1|
    |Range1_all_ones_fu_256_p2         |   icmp   |      0|  0|  13|          14|           2|
    |Range1_all_zeros_fu_262_p2        |   icmp   |      0|  0|  13|          14|           1|
    |Range2_all_ones_fu_240_p2         |   icmp   |      0|  0|  13|          13|           2|
    |icmp_ln100_fu_111_p2              |   icmp   |      0|  0|  13|          12|          12|
    |r_fu_158_p2                       |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2218_fu_368_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2288_fu_364_p2           |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_358_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_164_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln785_fu_316_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln786_fu_340_p2                |    or    |      0|  0|   2|           1|           1|
    |deleted_ones_fu_296_p3            |  select  |      0|  0|   2|           1|           1|
    |deleted_zeros_fu_268_p3           |  select  |      0|  0|   2|           1|           1|
    |em_barrel_stream_0_V_V_din        |  select  |      0|  0|   8|           1|           8|
    |select_ln340_fu_373_p3            |  select  |      0|  0|   8|           1|           7|
    |select_ln388_fu_379_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln416_fu_210_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln779_fu_284_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_1239_fu_322_p2          |    xor   |      0|  0|   2|           1|           2|
    |xor_ln785_fu_310_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_346_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 160|         111|          82|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  21|          4|    1|          4|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |em_barrel_stream_0_V_V_blk_n  |   9|          2|    1|          2|
    |i0_0_i_reg_100                |   9|          2|   12|         24|
    |real_start                    |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  75|         16|   18|         38|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln781_reg_414                 |   1|   0|    1|          0|
    |and_ln786_reg_424                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |i0_0_i_reg_100                    |  12|   0|   12|          0|
    |icmp_ln100_reg_394                |   1|   0|    1|          0|
    |icmp_ln100_reg_394_pp0_iter1_reg  |   1|   0|    1|          0|
    |or_ln340_reg_434                  |   1|   0|    1|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_V_2066_reg_408                |   8|   0|    8|          0|
    |underflow_reg_429                 |   1|   0|    1|          0|
    |xor_ln785_1239_reg_419            |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  35|   0|   35|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_done                        | out |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|start_out                      | out |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|start_write                    | out |    1| ap_ctrl_hs |       Loop_3_proc      | return value |
|em_barrel_stream_0_V_V_din     | out |    8|   ap_fifo  | em_barrel_stream_0_V_V |    pointer   |
|em_barrel_stream_0_V_V_full_n  |  in |    1|   ap_fifo  | em_barrel_stream_0_V_V |    pointer   |
|em_barrel_stream_0_V_V_write   | out |    1|   ap_fifo  | em_barrel_stream_0_V_V |    pointer   |
|em_barrel_buf_V_address0       | out |   12|  ap_memory |     em_barrel_buf_V    |     array    |
|em_barrel_buf_V_ce0            | out |    1|  ap_memory |     em_barrel_buf_V    |     array    |
|em_barrel_buf_V_q0             |  in |   32|  ap_memory |     em_barrel_buf_V    |     array    |
+-------------------------------+-----+-----+------------+------------------------+--------------+

