// Generated by CIRCT 42e53322a
module control_unit(	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:2:3
  input  [3:0] operand,	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:2:30
  output [1:0] SEL,	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:2:49
               SL	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:2:63
);

  assign SEL =
    {operand[3] & operand[1] | ~(operand[3]) & operand[2] & operand[0],
     operand[2] & (operand[3] | operand[1]) | ~(operand[3]) & operand[1] & operand[0]};	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :15:11, :16:11, :28:11, :30:5
  assign SL =
    {~(operand[1]) & (operand[3] | operand[2] & ~(operand[0])),
     operand[1] & ~(operand[0]) | operand[3] & (operand[1] | ~(operand[2]))};	// /tmp/tmp.0W9otAl5ex/698_APTPU_DCC_flow_net_rtl_control_unit.cleaned.mlir:4:10, :5:10, :7:10, :8:10, :17:11, :18:11, :19:11, :20:11, :21:11, :23:11, :24:11, :25:11, :26:11, :27:11, :29:11, :30:5
endmodule

