// Seed: 49386535
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3 = id_3;
  wire id_4;
  wire id_5;
  reg  id_6;
  always_ff @(posedge id_5) id_6 = 1;
  always @(id_3) if (1 || 1) forever id_6 = #id_7 id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  module_0(
      id_1, id_1
  );
  assign id_1 = id_1 > 1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_1;
  tri0 id_3 = 1 + id_3;
endmodule
