// Seed: 1498278219
module module_0 ();
  initial
    if (1) begin : LABEL_0
      id_1 <= id_1;
      $display(1);
      id_2 = id_2;
      repeat (id_2) id_1 <= 1;
    end
  reg id_3;
  assign id_4 = id_4 ? -1'b0 : -1;
  bit id_5, id_6, id_7, id_8;
  bit id_9 = id_4, id_10 = id_5;
  always {id_10, id_3, id_8} <= -1;
  assign id_8 = 1;
  assign id_9 = id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input logic id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input tri1 id_7,
    output wand id_8,
    output wor id_9,
    output supply0 id_10,
    output wand id_11,
    input uwire id_12,
    input uwire id_13,
    output wor id_14
);
  wire id_16, id_17;
  logic [7:0] id_18;
  parameter id_19 = 1 + id_16;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  initial id_18[-1] <= id_1;
  genvar id_20;
  initial begin : LABEL_0
    if (id_7) begin : LABEL_0
      return -1;
    end
  end
endmodule
