
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Length is not equal, so Schedules can't be equal
Found schedule of length 28 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n4--247:IADD : [0:0]
n36--268:ISUB : [1:1]
n25--198:DMA_LOAD : [1:2]
n38--254:IFGE : [1:1]
n12--318:IADD : [1:1]
n29--275:ISUB : [2:2]
n27--269:DMA_LOAD : [3:4]
n33--204:ISUB : [3:3]
n23--283:ISUB : [4:4]
n28--276:DMA_LOAD : [5:6]
n11--212:ISUB : [5:5]
n15--291:ISUB : [6:6]
n17--220:ISUB : [7:7]
n21--277:IXOR : [7:7]
n32--205:DMA_LOAD : [7:8]
n7--242:ISUB : [8:8]
n35--206:IXOR : [9:9]
n10--213:DMA_LOAD : [9:10]
n31--313:ISUB : [9:9]
n37--214:IXOR : [11:11]
n22--284:DMA_LOAD : [11:12]
n14--292:DMA_LOAD : [13:14]
n20--285:IXOR : [13:13]
n16--221:DMA_LOAD : [15:16]
n34--293:IXOR : [15:15]
n24--297:IXOR : [16:16]
n30--222:IXOR : [17:17]
n2--226:IXOR : [18:18]
n13--300:IXOR : [19:19]
n1--229:IXOR : [20:20]
n8--308:ISHL : [20:20]
n0--237:ISHL : [21:21]
n6--243:IUSHR : [22:22]
n19--244:IOR : [23:23]
n9--314:IUSHR : [23:23]
n18--246:DMA_STORE : [24:25]
n5--315:IOR : [24:24]
n3--317:DMA_STORE : [26:27]

Found schedule of length 25 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n4--247:IADD : [0:0]
n36--268:ISUB : [1:1]
n25--198:DMA_LOAD : [1:2]
n38--254:IFGE : [1:1]
n12--318:IADD : [1:1]
n29--275:ISUB : [2:2]
n27--269:DMA_LOAD : [3:4]
n33--204:ISUB : [3:3]
n23--283:ISUB : [4:4]
n28--276:DMA_LOAD : [5:6]
n11--212:ISUB : [5:5]
n15--291:ISUB : [6:6]
n17--220:ISUB : [7:7]
n32--205:DMA_LOAD : [7:8]
n21--277:IXOR : [7:7]
n7--242:ISUB : [8:8]
n35--206:IXOR : [9:9]
n31--313:ISUB : [9:9]
n22--284:DMA_LOAD : [9:10]
n14--292:DMA_LOAD : [11:12]
n20--285:IXOR : [11:11]
n10--213:DMA_LOAD : [13:14]
n34--293:IXOR : [13:13]
n24--297:IXOR : [14:14]
n16--221:DMA_LOAD : [15:16]
n37--214:IXOR : [15:15]
n13--300:IXOR : [16:16]
n8--308:ISHL : [17:17]
n30--222:IXOR : [17:17]
n2--226:IXOR : [18:18]
n9--314:IUSHR : [18:18]
n1--229:IXOR : [19:19]
n0--237:ISHL : [20:20]
n5--315:IOR : [20:20]
n3--317:DMA_STORE : [21:22]
n6--243:IUSHR : [21:21]
n19--244:IOR : [22:22]
n18--246:DMA_STORE : [23:24]

faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 10, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 11195



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Length is not equal, so Schedules can't be equal
Found schedule of length 28 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n4--247:IADD : [0:0]
n36--268:ISUB : [1:1]
n25--198:DMA_LOAD : [1:2]
n38--254:IFGE : [1:1]
n12--318:IADD : [1:1]
n29--275:ISUB : [2:2]
n27--269:DMA_LOAD : [3:4]
n33--204:ISUB : [3:3]
n23--283:ISUB : [4:4]
n28--276:DMA_LOAD : [5:6]
n11--212:ISUB : [5:5]
n15--291:ISUB : [6:6]
n17--220:ISUB : [7:7]
n21--277:IXOR : [7:7]
n32--205:DMA_LOAD : [7:8]
n7--242:ISUB : [8:8]
n35--206:IXOR : [9:9]
n10--213:DMA_LOAD : [9:10]
n31--313:ISUB : [9:9]
n37--214:IXOR : [11:11]
n22--284:DMA_LOAD : [11:12]
n14--292:DMA_LOAD : [13:14]
n20--285:IXOR : [13:13]
n16--221:DMA_LOAD : [15:16]
n34--293:IXOR : [15:15]
n24--297:IXOR : [16:16]
n30--222:IXOR : [17:17]
n2--226:IXOR : [18:18]
n13--300:IXOR : [19:19]
n1--229:IXOR : [20:20]
n8--308:ISHL : [20:20]
n0--237:ISHL : [21:21]
n6--243:IUSHR : [22:22]
n19--244:IOR : [23:23]
n9--314:IUSHR : [23:23]
n18--246:DMA_STORE : [24:25]
n5--315:IOR : [24:24]
n3--317:DMA_STORE : [26:27]

Found schedule of length 25 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n25--198:DMA_LOAD : [1:2]
n33--204:ISUB : [1:1]
n11--212:ISUB : [2:2]
n17--220:ISUB : [3:3]
n32--205:DMA_LOAD : [3:4]
n7--242:ISUB : [4:4]
n35--206:IXOR : [5:5]
n10--213:DMA_LOAD : [5:6]
n31--313:ISUB : [5:5]
n16--221:DMA_LOAD : [7:8]
n37--214:IXOR : [7:7]
n4--247:IADD : [7:7]
n36--268:ISUB : [8:8]
n38--254:IFGE : [8:8]
n12--318:IADD : [8:8]
n27--269:DMA_LOAD : [9:10]
n29--275:ISUB : [9:9]
n30--222:IXOR : [9:9]
n2--226:IXOR : [10:10]
n23--283:ISUB : [10:10]
n1--229:IXOR : [11:11]
n15--291:ISUB : [11:11]
n28--276:DMA_LOAD : [11:12]
n0--237:ISHL : [12:12]
n6--243:IUSHR : [13:13]
n21--277:IXOR : [13:13]
n22--284:DMA_LOAD : [13:14]
n19--244:IOR : [14:14]
n14--292:DMA_LOAD : [15:16]
n20--285:IXOR : [15:15]
n18--246:DMA_STORE : [17:18]
n34--293:IXOR : [17:17]
n24--297:IXOR : [18:18]
n13--300:IXOR : [19:19]
n8--308:ISHL : [20:20]
n9--314:IUSHR : [21:21]
n5--315:IOR : [22:22]
n3--317:DMA_STORE : [23:24]

faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 10, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 93



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Nr of nodes differs in slot 0
Step 0 does not contain node n4--247:IADD in one graph
Nr of nodes differs in slot 1
Step 1 does not contain node n36--268:ISUB in one graph
Step 1 does not contain node n38--254:IFGE in one graph
Step 1 does not contain node n12--318:IADD in one graph
Step 2 does not contain node n29--275:ISUB in one graph
Step 3 does not contain node n27--269:DMA_LOAD in one graph
Step 3 does not contain node n33--204:ISUB in one graph
Step 4 does not contain node n27--269:DMA_LOAD in one graph
Step 4 does not contain node n23--283:ISUB in one graph
Nr of nodes differs in slot 5
Step 5 does not contain node n28--276:DMA_LOAD in one graph
Step 5 does not contain node n11--212:ISUB in one graph
Nr of nodes differs in slot 6
Step 6 does not contain node n15--291:ISUB in one graph
Step 6 does not contain node n28--276:DMA_LOAD in one graph
Step 7 does not contain node n17--220:ISUB in one graph
Step 7 does not contain node n32--205:DMA_LOAD in one graph
Step 7 does not contain node n21--277:IXOR in one graph
Nr of nodes differs in slot 8
Step 8 does not contain node n7--242:ISUB in one graph
Step 8 does not contain node n32--205:DMA_LOAD in one graph
Step 9 does not contain node n35--206:IXOR in one graph
Step 9 does not contain node n31--313:ISUB in one graph
Step 9 does not contain node n22--284:DMA_LOAD in one graph
Nr of nodes differs in slot 10
Step 10 does not contain node n22--284:DMA_LOAD in one graph
Nr of nodes differs in slot 11
Step 11 does not contain node n14--292:DMA_LOAD in one graph
Step 11 does not contain node n20--285:IXOR in one graph
Nr of nodes differs in slot 12
Step 12 does not contain node n14--292:DMA_LOAD in one graph
Nr of nodes differs in slot 13
Step 13 does not contain node n10--213:DMA_LOAD in one graph
Step 13 does not contain node n34--293:IXOR in one graph
Step 14 does not contain node n24--297:IXOR in one graph
Step 14 does not contain node n10--213:DMA_LOAD in one graph
Step 15 does not contain node n16--221:DMA_LOAD in one graph
Step 15 does not contain node n37--214:IXOR in one graph
Nr of nodes differs in slot 16
Step 16 does not contain node n13--300:IXOR in one graph
Step 16 does not contain node n16--221:DMA_LOAD in one graph
Step 17 does not contain node n8--308:ISHL in one graph
Step 17 does not contain node n30--222:IXOR in one graph
Step 18 does not contain node n2--226:IXOR in one graph
Step 18 does not contain node n9--314:IUSHR in one graph
Step 19 does not contain node n1--229:IXOR in one graph
Nr of nodes differs in slot 20
Step 20 does not contain node n0--237:ISHL in one graph
Step 20 does not contain node n5--315:IOR in one graph
Nr of nodes differs in slot 21
Step 21 does not contain node n3--317:DMA_STORE in one graph
Step 21 does not contain node n6--243:IUSHR in one graph
Nr of nodes differs in slot 22
Step 22 does not contain node n3--317:DMA_STORE in one graph
Step 22 does not contain node n19--244:IOR in one graph
Step 23 does not contain node n18--246:DMA_STORE in one graph
Step 24 does not contain node n18--246:DMA_STORE in one graph
Found schedule of length 25 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n4--247:IADD : [0:0]
n36--268:ISUB : [1:1]
n25--198:DMA_LOAD : [1:2]
n38--254:IFGE : [1:1]
n12--318:IADD : [1:1]
n29--275:ISUB : [2:2]
n27--269:DMA_LOAD : [3:4]
n33--204:ISUB : [3:3]
n23--283:ISUB : [4:4]
n28--276:DMA_LOAD : [5:6]
n11--212:ISUB : [5:5]
n15--291:ISUB : [6:6]
n17--220:ISUB : [7:7]
n32--205:DMA_LOAD : [7:8]
n21--277:IXOR : [7:7]
n7--242:ISUB : [8:8]
n35--206:IXOR : [9:9]
n31--313:ISUB : [9:9]
n22--284:DMA_LOAD : [9:10]
n14--292:DMA_LOAD : [11:12]
n20--285:IXOR : [11:11]
n10--213:DMA_LOAD : [13:14]
n34--293:IXOR : [13:13]
n24--297:IXOR : [14:14]
n16--221:DMA_LOAD : [15:16]
n37--214:IXOR : [15:15]
n13--300:IXOR : [16:16]
n8--308:ISHL : [17:17]
n30--222:IXOR : [17:17]
n2--226:IXOR : [18:18]
n9--314:IUSHR : [18:18]
n1--229:IXOR : [19:19]
n0--237:ISHL : [20:20]
n5--315:IOR : [20:20]
n3--317:DMA_STORE : [21:22]
n6--243:IUSHR : [21:21]
n19--244:IOR : [22:22]
n18--246:DMA_STORE : [23:24]

Found schedule of length 25 with 40 nodes

n26--197:ISUB : [0:0]
n39--183:IFGE : [0:0]
n25--198:DMA_LOAD : [1:2]
n33--204:ISUB : [1:1]
n11--212:ISUB : [2:2]
n17--220:ISUB : [3:3]
n32--205:DMA_LOAD : [3:4]
n7--242:ISUB : [4:4]
n35--206:IXOR : [5:5]
n10--213:DMA_LOAD : [5:6]
n31--313:ISUB : [5:5]
n16--221:DMA_LOAD : [7:8]
n37--214:IXOR : [7:7]
n4--247:IADD : [7:7]
n36--268:ISUB : [8:8]
n38--254:IFGE : [8:8]
n12--318:IADD : [8:8]
n27--269:DMA_LOAD : [9:10]
n29--275:ISUB : [9:9]
n30--222:IXOR : [9:9]
n2--226:IXOR : [10:10]
n23--283:ISUB : [10:10]
n1--229:IXOR : [11:11]
n15--291:ISUB : [11:11]
n28--276:DMA_LOAD : [11:12]
n0--237:ISHL : [12:12]
n6--243:IUSHR : [13:13]
n21--277:IXOR : [13:13]
n22--284:DMA_LOAD : [13:14]
n19--244:IOR : [14:14]
n14--292:DMA_LOAD : [15:16]
n20--285:IXOR : [15:15]
n18--246:DMA_STORE : [17:18]
n34--293:IXOR : [17:17]
n24--297:IXOR : [18:18]
n13--300:IXOR : [19:19]
n8--308:ISHL : [20:20]
n9--314:IUSHR : [21:21]
n5--315:IOR : [22:22]
n3--317:DMA_STORE : [23:24]

faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 93, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 11195



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 28
Initial best latency: 28
39 out of 40 DFG nodes could be skipped to find best schedule
It took 10 milliseconds to converge
Scheduling took 10 milliseconds

Print BULB tree: 
l_bound: 28, u_bound: 28; investigated partial schedule: {}; 
└── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [0:0]; investigated partial schedule: {0=[n4--247:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 6898 inspected nodes
1775 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 727 times
Best latency found: 25
Initial best latency: 28
28 out of 40 DFG nodes could be skipped to find best schedule
It took 83 milliseconds to converge
Scheduling took 11195 milliseconds

Buld tree is huge, will not print it

###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 27 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 5 times
Best latency found: 25
Initial best latency: 28
39 out of 40 DFG nodes could be skipped to find best schedule
It took 11 milliseconds to converge
Scheduling took 93 milliseconds

Print BULB tree: 
l_bound: 28, u_bound: 28; investigated partial schedule: {}; 
├── TOO CONSERVATIVE: l_bound: 29, u_bound: 28; investigated n4--247:IADD in [2:2]; investigated partial schedule: {2=[n4--247:IADD]}; 
├── l_bound: 34, u_bound: 34; investigated n4--247:IADD in [16:16]; investigated partial schedule: {16=[n4--247:IADD]}; 
├── l_bound: 32, u_bound: 33; investigated n4--247:IADD in [14:14]; investigated partial schedule: {14=[n4--247:IADD]}; 
├── l_bound: 37, u_bound: 37; investigated n4--247:IADD in [19:19]; investigated partial schedule: {19=[n4--247:IADD]}; 
├── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [0:0]; investigated partial schedule: {0=[n4--247:IADD]}; 
├── l_bound: 25, u_bound: 25; investigated n4--247:IADD in [7:7]; investigated partial schedule: {7=[n4--247:IADD]}; 
├── l_bound: 41, u_bound: 41; investigated n4--247:IADD in [23:23]; investigated partial schedule: {23=[n4--247:IADD]}; 
├── l_bound: 38, u_bound: 38; investigated n4--247:IADD in [20:20]; investigated partial schedule: {20=[n4--247:IADD]}; 
├── l_bound: 43, u_bound: 43; investigated n4--247:IADD in [25:25]; investigated partial schedule: {25=[n4--247:IADD]}; 
├── l_bound: 30, u_bound: 30; investigated n4--247:IADD in [12:12]; investigated partial schedule: {12=[n4--247:IADD]}; 
├── l_bound: 40, u_bound: 40; investigated n4--247:IADD in [22:22]; investigated partial schedule: {22=[n4--247:IADD]}; 
├── l_bound: 36, u_bound: 36; investigated n4--247:IADD in [18:18]; investigated partial schedule: {18=[n4--247:IADD]}; 
├── l_bound: 27, u_bound: 27; investigated n4--247:IADD in [9:9]; investigated partial schedule: {9=[n4--247:IADD]}; 
├── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [5:5]; investigated partial schedule: {5=[n4--247:IADD]}; 
├── l_bound: 26, u_bound: 26; investigated n4--247:IADD in [8:8]; investigated partial schedule: {8=[n4--247:IADD]}; 
├── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [10:10]; investigated partial schedule: {10=[n4--247:IADD]}; 
├── l_bound: 39, u_bound: 39; investigated n4--247:IADD in [21:21]; investigated partial schedule: {21=[n4--247:IADD]}; 
├── l_bound: 29, u_bound: 29; investigated n4--247:IADD in [11:11]; investigated partial schedule: {11=[n4--247:IADD]}; 
├── l_bound: 33, u_bound: 33; investigated n4--247:IADD in [15:15]; investigated partial schedule: {15=[n4--247:IADD]}; 
├── l_bound: 42, u_bound: 42; investigated n4--247:IADD in [24:24]; investigated partial schedule: {24=[n4--247:IADD]}; 
├── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [1:1]; investigated partial schedule: {1=[n4--247:IADD]}; 
├── TOO CONSERVATIVE: l_bound: 29, u_bound: 28; investigated n4--247:IADD in [4:4]; investigated partial schedule: {4=[n4--247:IADD]}; 
├── l_bound: 28, u_bound: 28; investigated n4--247:IADD in [3:3]; investigated partial schedule: {3=[n4--247:IADD]}; 
├── TOO CONSERVATIVE: l_bound: 29, u_bound: 25; investigated n4--247:IADD in [6:6]; investigated partial schedule: {6=[n4--247:IADD]}; 
├── l_bound: 31, u_bound: 31; investigated n4--247:IADD in [13:13]; investigated partial schedule: {13=[n4--247:IADD]}; 
└── l_bound: 35, u_bound: 35; investigated n4--247:IADD in [17:17]; investigated partial schedule: {17=[n4--247:IADD]}; 

