
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.344103                       # Number of seconds simulated
sim_ticks                                344103350500                       # Number of ticks simulated
final_tick                               977164629000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 218691                       # Simulator instruction rate (inst/s)
host_op_rate                                   229738                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37626194                       # Simulator tick rate (ticks/s)
host_mem_usage                                2263896                       # Number of bytes of host memory used
host_seconds                                  9145.31                       # Real time elapsed on the host
sim_insts                                  2000000003                       # Number of instructions simulated
sim_ops                                    2101029425                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher    149577280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.inst        20032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     17430656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          167027968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        20032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     59735168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59735168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher      2337145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.inst          313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       272354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2609812                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        933362                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             933362                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher     434687078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.inst        58215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     50655293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             485400586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        58215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            58215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       173596589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173596589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       173596589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher    434687078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        58215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     50655293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            658997175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2609812                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     933362                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2609812                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   933362                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              166913792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59733632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               167027968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59735168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            164138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            165935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            164832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            163797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            161570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            158703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            156701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            161112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            161371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            160607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           163464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           165474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           165097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           165254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           165474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           164499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             58525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             59673                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             59022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             58627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             57818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             56173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             57835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            59109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            58836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            59087                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            58814                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  344100667500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2609812                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               933362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  500184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  340117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  265036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  211714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  170261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  137797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  121680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  109334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  144266                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  231871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 132629                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  91925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  80557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  62445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  36336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  40673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  44358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  50105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  52212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  54327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  56295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  57838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  61245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  62527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  63523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  61234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  60096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2462946                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     92.022610                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.176543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.032798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1992139     80.88%     80.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       350636     14.24%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54586      2.22%     97.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        26818      1.09%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        33532      1.36%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3690      0.15%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          780      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          347      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          418      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2462946                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        52166                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.994364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.708612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     14.662360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              46      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            101      0.19%      0.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1386      2.66%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          2900      5.56%      8.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          8120     15.57%     24.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47         11255     21.58%     45.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55         11002     21.09%     66.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63          8721     16.72%     83.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71          4769      9.14%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79          2367      4.54%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           915      1.75%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           340      0.65%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          129      0.25%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           42      0.08%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           37      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           10      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            8      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         52166                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        52166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.891692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.754925                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.339358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23675     45.38%     45.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              966      1.85%     47.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12093     23.18%     70.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5816     11.15%     81.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3308      6.34%     87.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2156      4.13%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1424      2.73%     94.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              940      1.80%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              688      1.32%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              450      0.86%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              261      0.50%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27              160      0.31%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               99      0.19%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               57      0.11%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               34      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               22      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                9      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                5      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         52166                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 136057548160                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            184958073160                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                13040140000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     52168.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70918.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       485.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       173.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    485.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       3.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.16                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   893864                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.77                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97116.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    30.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               8739274320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4645019280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              9259066320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2425963680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27168931920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          30332426880                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            591545280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    107757756150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     15250487040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     11669520.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           206182140390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            599.186668                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         276052667946                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    264392090                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   11492858000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     18712250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  39716866700                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   56293143221                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 236317378239                       # Time in different power states
system.mem_ctrls_1.actEnergy               8846238660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4701860790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              9362253600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2446060680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27162785520.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          30465072720                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            585581280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    107085202320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     15704070720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         11651400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           206370777690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            599.734867                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         275774101249                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    256039856                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   11490228000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     37043250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  40904795929                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   56582105652                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 234833137813                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    14                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           4490177                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           708942535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           4491201                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.851438                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.514279                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.485721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000502                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999498                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          555                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1322605739                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1322605739                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    436621212                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       436621212                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    217872582                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      217872582                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          469                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          470                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    654493794                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        654493794                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    654493794                       # number of overall hits
system.cpu.dcache.overall_hits::total       654493794                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3475438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3475438                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1087609                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1087609                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4563047                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4563047                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4563047                       # number of overall misses
system.cpu.dcache.overall_misses::total       4563047                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data  51425245000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51425245000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  19073306395                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19073306395                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        92500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        92500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  70498551395                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  70498551395                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  70498551395                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  70498551395                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    440096650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    440096650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    218960191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    218960191                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    659056841                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    659056841                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    659056841                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    659056841                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.007897                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007897                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004967                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004967                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002128                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.006924                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.006924                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006924                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 14796.766623                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14796.766623                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 17536.914824                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17536.914824                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        92500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        92500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 15449.884999                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15449.884999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 15449.884999                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15449.884999                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1599739                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        59052                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            311752                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            4449                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.131447                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    13.273095                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4490177                       # number of writebacks
system.cpu.dcache.writebacks::total           4490177                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        55354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        55354                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        17517                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17517                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        72871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72871                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        72871                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72871                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      3420084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3420084                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      1070092                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1070092                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      4490176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4490176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      4490176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4490176                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  47424755500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  47424755500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  17815806911                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17815806911                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        91500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  65240562411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65240562411                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  65240562411                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65240562411                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.007771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007771                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.004887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004887                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002128                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.006813                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006813                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.006813                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006813                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 13866.546991                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13866.546991                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16648.855342                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16648.855342                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        91500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        91500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 14529.622538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14529.622538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 14529.622538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14529.622538                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               505                       # number of replacements
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1149680231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1017                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1130462.370698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   387.110179                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   124.889821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.756075                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.243925                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         494328991                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        494328991                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    247163634                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       247163634                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    247163634                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        247163634                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    247163634                       # number of overall hits
system.cpu.icache.overall_hits::total       247163634                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           609                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          609                       # number of overall misses
system.cpu.icache.overall_misses::total           609                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     30842996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30842996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     30842996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30842996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     30842996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30842996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    247164243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    247164243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    247164243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    247164243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    247164243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    247164243                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 50645.313629                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50645.313629                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 50645.313629                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50645.313629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 50645.313629                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50645.313629                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4277                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    65.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          505                       # number of writebacks
system.cpu.icache.writebacks::total               505                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          104                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          104                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          104                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          104                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          104                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          505                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          505                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          505                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          505                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          505                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     26284997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26284997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     26284997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26284997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     26284997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26284997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 52049.499010                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52049.499010                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 52049.499010                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 52049.499010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 52049.499010                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52049.499010                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued         19792562                       # number of hwpf issued
system.l2.prefetcher.pfIdentified            21004584                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  924                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            1211065                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1645832                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   2610330                       # number of replacements
system.l2.tags.tagsinuse                 31993.594977                       # Cycle average of tags in use
system.l2.tags.total_refs                     4275669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2642178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.618237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    31656.837329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   336.757648                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.966090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.010277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976367                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           336                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         31512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4731                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24762                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1434                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.010254                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.961670                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  78678316                       # Number of tag accesses
system.l2.tags.data_accesses                 78678316                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1605800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1605800                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      2884813                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2884813                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       998247                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                998247                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst          191                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                191                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data      3219482                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3219482                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst           191                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       4217729                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4217920                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst          191                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      4217729                       # number of overall hits
system.l2.overall_hits::total                 4217920                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data        71872                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               71872                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          314                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              314                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       200576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          200576                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          314                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       272448                       # number of demand (read+write) misses
system.l2.demand_misses::total                 272762                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          314                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       272448                       # number of overall misses
system.l2.overall_misses::total                272762                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   8171293805                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8171293805                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     24520000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     24520000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  20391270952                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20391270952                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     24520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  28562564757                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28587084757                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     24520000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  28562564757                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28587084757                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1605800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1605800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      2884813                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2884813                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      1070119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1070119                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst          505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            505                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      3420058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3420058                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          505                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      4490177                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4490682                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          505                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      4490177                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4490682                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.067163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.067163                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.621782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.621782                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.058647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058647                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.621782                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.060676                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060740                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.621782                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.060676                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060740                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 113692.311401                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113692.311401                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 78089.171975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78089.171975                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 101663.563697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101663.563697                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78089.171975                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 104836.756948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104805.965483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78089.171975                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 104836.756948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104805.965483                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             267489                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5692                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.993851                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     26718                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks               933362                       # number of writebacks
system.l2.writebacks::total                    933362                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus.data           77                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               77                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data           16                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data           93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  94                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data           93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 94                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher      3166380                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3166380                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        71795                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          71795                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          313                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          313                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       200560                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       200560                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          313                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       272355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            272668                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher      3166380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          313                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       272355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3439048                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher 226810197549                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 226810197549                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7734014806                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7734014806                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     22591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  19186169952                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19186169952                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     22591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  26920184758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26942775758                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher 226810197549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     22591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  26920184758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 253752973307                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.067091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.067091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.619802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.619802                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.058642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058642                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.619802                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.060656                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.619802                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.060656                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.765819                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 71630.757379                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71630.757379                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 107723.585291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107723.585291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 72175.718850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72175.718850                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 95662.993379                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95662.993379                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 72175.718850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 98842.263803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98811.652845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 71630.757379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 72175.718850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 98842.263803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73785.819014                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       5220143                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2610396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2538018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       933362                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1676968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             71794                       # Transaction distribution
system.membus.trans_dist::ReadExResp            71794                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2538018                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7829955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7829955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    226763136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               226763136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2609813                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2609813    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2609813                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5170276198                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7065543693                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          906686                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       878210                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        13595                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       830536                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          828996                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.814578                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS            6451                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups          693                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits           91                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          602                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          145                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 977164629000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles                688206701                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles        24219                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1000692417                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              906686                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       835538                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             688135287                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           29320                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                332                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles           26                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          222                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          320                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         247164243                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes           257                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples    688175066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.500074                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.230659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        191540595     27.83%     27.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        204520208     29.72%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         48549165      7.05%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        243565098     35.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    688175066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.001317                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.454058                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles         81328718                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     262727865                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         230474707                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles     113629682                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14076                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       826409                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           612                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1031909726                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         73869                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14076                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        144955103                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       128359663                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        19811                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         270019161                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     144807236                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1031832194                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts         25152                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       8263905                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          10749                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents        6259652                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       17596502                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents     56413566                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   1749960573                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8937306996                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups    907813282                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   1395970084                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1749627909                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           332638                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          556                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          557                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         262445384                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    440797119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    218994037                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       114824                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       101285                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1031807513                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         1565                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1032408775                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        12645                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       222371                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       787442                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples    688175066                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.500212                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.995883                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    118264136     17.19%     17.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    228467061     33.20%     50.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    236079624     34.31%     84.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     89900483     13.06%     97.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     15241952      2.21%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       217651      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         4159      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    688175066                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          292124      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             61      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       166633      0.05%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            1      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc       243344      0.08%      0.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       187140      0.06%      0.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc      1002182      0.33%      0.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      0.61% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       51666362     16.76%     17.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      21339476      6.92%     24.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead    214362175     69.55%     93.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite     18968700      6.15%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      99984491      9.68%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          512      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            25      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%      9.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd    106325070     10.30%     19.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     19.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     19.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     19.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv       370478      0.04%     20.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc     40610247      3.93%     23.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     58196534      5.64%     29.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     66510339      6.44%     36.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     36.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     83745852      8.11%     44.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     56856632      5.51%     49.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    357695057     34.65%     84.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite    162113538     15.70%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1032408775                       # Type of FU issued
system.switch_cpus.iq.rate                   1.500143                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           308228198                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.298552                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   1242655810                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    240358445                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    240143491                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   1818577643                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    791674061                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    791542117                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      313885535                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1026751438                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       657435                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        92438                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1057                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        33350                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          170                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       776947                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14076                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           39847                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1840673                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1031809095                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     440797119                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    218994037                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          552                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             16                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       1839350                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         1057                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        10906                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         2455                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13361                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1032370661                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     441418856                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        38108                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                    17                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            660382150                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           886102                       # Number of branches executed
system.switch_cpus.iew.exec_stores          218963294                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.500088                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1031691484                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1031685608                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         595891659                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1173759761                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               1.499093                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.507678                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts       197414                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1424                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        13011                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples    688144980                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.499083                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.039739                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    359391802     52.23%     52.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     63582486      9.24%     61.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     88678774     12.89%     74.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     65643274      9.54%     83.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     41689366      6.06%     89.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     28199991      4.10%     94.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     16348765      2.38%     96.42% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      9017342      1.31%     97.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     15593180      2.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    688144980                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1031586699                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              659665364                       # Number of memory references committed
system.switch_cpus.commit.loads             440704678                       # Number of loads committed
system.switch_cpus.commit.membars                 940                       # Number of memory barriers committed
system.switch_cpus.commit.branches             881466                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          791531293                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         797852311                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         4892                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     99908819      9.68%      9.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          450      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           19      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%      9.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd    106324611     10.31%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     19.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv       370478      0.04%     20.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc     40610243      3.94%     23.96% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     58196377      5.64%     29.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     66510338      6.45%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     36.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     83298925      8.07%     44.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     56847193      5.51%     49.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    357405753     34.65%     84.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite    162113493     15.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1031586699                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      15593180                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           1704335731                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2063598327                       # The number of ROB writes
system.switch_cpus.timesIdled                     318                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   31635                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1031586699                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.688207                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.688207                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.453052                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.453052                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads        908314731                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       242053074                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1395911262                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1248776216                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4419252506                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         27554066                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      6271654648                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      231403684                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      8986902                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4491000                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           44                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         829262                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       829262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 977164629000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3420563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2539162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2884882                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1676968                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4056405                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1070119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1070119                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           505                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3420058                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1515                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     13470533                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              13472048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        64640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    574742784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              574807424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6666737                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59735296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11162637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.074293                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.262247                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10333331     92.57%     92.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 829306      7.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11162637                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8986862031                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            757999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6735271973                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
