INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/convert.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convert
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/scroll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scroll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/seg7_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg7_driver
WARNING: [VRFC 10-3380] identifier 'benchNo_10' is used before its declaration [C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/seg7_driver.v:39]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/slow_clkgen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clkgen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.srcs/sources_1/new/Lab5_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab5_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/phong004/digital-logic-sc1005/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
