<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="47" />
   <endaddress preferredWidth="120" />
   <name preferredWidth="118" />
   <description preferredWidth="134" />
   <baseaddress preferredWidth="112" />
   <inputclock preferredWidth="75" />
   <export preferredWidth="72" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Project,Library,Library/Processors and Peripherals,Library/Interface Protocols,Library/Interface Protocols/PCI Express,Library/Processors and Peripherals/Peripherals,Library/Interface Protocols/PCI Express/QSYS Example Designs" />
 <window width="1920" height="1040" x="0" y="0" />
 <generation synthesis="VHDL" />
 <hdlexample language="VHDL" />
</preferences>
