

Implementation tool: Xilinx Vivado v.2021.1
Project:             matrix_mult_prj
Solution:            solution1
Device target:       xc7z020-clg484-1
Report date:         Sun Sep 19 17:29:31 KST 2021

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:            140
FF:             100
DSP:              0
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.791
Timing met
