{"vcs1":{"timestamp_begin":1737281845.663235127, "rt":0.20, "ut":0.07, "st":0.09}}
{"vcselab":{"timestamp_begin":1737281845.942887600, "rt":0.18, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1737281846.178925054, "rt":0.17, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737281845.424808223}
{"VCS_COMP_START_TIME": 1737281845.424808223}
{"VCS_COMP_END_TIME": 1737281846.415863752}
{"VCS_USER_OPTIONS": "-sverilog adder.sv adder_tb.sv -o simv"}
{"vcs1": {"peak_mem": 261600}}
{"vcselab": {"peak_mem": 133960}}
