{"id":12604,"date":"2015-09-16T21:53:22","date_gmt":"2015-09-17T04:53:22","guid":{"rendered":"http:\/\/www.coertvonk.com\/?p=12604"},"modified":"2022-04-25T16:54:31","modified_gmt":"2022-04-25T23:54:31","slug":"ise-spartan6-lx9","status":"publish","type":"post","link":"http:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604","title":{"rendered":"Starting with Xilinx"},"content":{"rendered":"<p>This describes how to install the development environment for the <a href=\"https:\/\/products.avnet.com\/wps\/portal\/ema\">Avnet&#8217;s Xilinx Spartan-6 FPGA LX9 MicroBoard<\/a> under Windows 10 x64. For Altera boards, refer to <a href=\"\/hw\/logic\/quartus-cycloneiv-de0nano-15932\">Getting started with FPGA design using Altera Quartus Prime<\/a>. Another interesting Xilinx based board is the <a href=\"https:\/\/xess.com\/static\/media\/appnotes\/FpgasNowWhatBook.pdf\">XuLA<\/a> (XC3S200A).<\/p>\n<p>Note 1: you need to be logged into em.avnet.com to access the links. This might be the only occasion where I had to use the Edge browser to access the <a href=\"https:\/\/www.avnet.com\/wps\/portal\/us\/\">Support &#038; Download<\/a> area.<\/p>\n<p>Note 2: I can&#8217;t describe the install for the ChipScope Pro, because my license expired.<\/p>\n<h2>Install the Xilinx ISE Design Suite<\/h2>\n<ol>\n<li>ISE Design Suite\n<ul>\n<li>download version 14.7 from xilinx.com<\/li>\n<li>extract the tar file, and run xsetup.exe<\/li>\n<li>select ISE WebPACK<\/li>\n<li>have some patience.<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li>Xlinx License Manager\n<ul>\n<li>will start automatically<\/li>\n<li>get Free Vivado\/ISE WebPack License \u00bb next<\/li>\n<li>sign in (if needed create an account first)<\/li>\n<li>generate a node locked license for ISE WebPACK<\/li>\n<li>the <code>Xilinx.lic<\/code> will arrive as an email attachment<\/li>\n<li>click Load License button, and install the license from the email<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li>Running on Windows 10\n<ul>\n<li>ISE is in maintenance mode, and doesn&#8217;t support Windows 10 (or 8.x)<\/li>\n<li>According <a href=\"https:\/\/www.eevblog.com\/forum\/fpga\/guide-getting-xilinx-ise-to-work-with-windows-8-64-bit\/?PHPSESSID=5u25j16v8fmkc741fdp95211g7\">eevblog<\/a>, crashes with file dialogs in ISE and iMPACT can be prevented by turning off Smart Heap. To do so:\n<ul>\n<li>rename <code>libPortability.dll<\/code> to <code>libPortability.dll.orig<\/code><\/li>\n<li>copy <code>libPortabilityNOSH.dll<\/code> to <code>libPortability.dll<\/code> in<\/li>\n<\/ul>\n<\/li>\n<li>in\n<ul>\n<li><code>C:\\Xilinx\\14.7\\ISE_DS\\ISE\\lib\\nt64<\/code><\/li>\n<li><code>C:\\Xilinx\\14.7\\ISE_DS\\common\\lib\\nt64<\/code> (copy dll from first location)<br \/>\n\t    <span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<li>See if it starts\n<ul>\n<li>Double-click the ISE Design Suite icon on your desktop<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ol>\n<h2>Install Avnet Board Support<\/h2>\n<ol>\n<li>Install the board description (XDB)\n<ul>\n<li>Install the Spartan-6 FPGA LX9 MicroBoard XDB file from em.avnet.com<\/li>\n<li>unzip, then again<\/li>\n<li>unzip <code>avnet_edk14_3_xbd_files.zip<\/code> file to the <EDK>\\board folder.<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li>Install USB-to-UART driver\n<ul>\n<li>Download the CP210x virtual com port driver from <a href=\"https:\/\/www.silabs.com\/developers\/usb-to-uart-bridge-vcp-drivers\">silabs.com<\/a>.<\/li>\n<li>Extract, and install by running <code>CP210xVCPInstaller_x64.exe<\/code><\/li>\n<li>Verify that Serial Port &#8220;Silicon Lapbs CP2010x USB to UART Bridge (COMx)&#8221; appears in Device Manager when the micro-USB cable is plugged in. For details see the <a href=\"https:\/\/www.avnet.com\/wps\/portal\/us\/\">CP210x_setup_guide<\/a>.<\/li>\n<li>Walk through the examples in the board&#8217;s <a href=\"http:\/\/avnetexpress.avnet.com\/content\/adx\/documents\/en_us\/GS-AES-S6MB-LX9-G-12_4-v1_1.pdf\">Getting Started Guide<\/a>. Note that instead of HyperTerm, you can use PuTTY.<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li>Install USB-to-JTAG driver\n<ul>\n<li>Download the <a href=\"https:\/\/digilent.com\/\">Digilent Adept 2.16.1 System<\/a>.<\/li>\n<li>Run the executable to install<\/li>\n<li>Verify that the &#8220;Digilent USB Controller&#8221; appears in Device Manager when the USB Type A plug is plugged in.<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li>Install JTAG programming utility\n<ul>\n<li>Download the <a href=\"https:\/\/digilent.com\/\">Digilent Plugin for Xlinx Tools<\/a>.<\/li>\n<li>Extract, and follow instructions in the enclosed <code>Digilent_Plug-in_Xilinx_v14.pdf<\/code><\/li>\n<li>Copy the files from the nt64 folder to <code><code>C:\\Xilinx\\14.7\\ISE_DS\\ISE\\lib\\nt64\\plugins\\Digilent\\libCseDigilent\\<br \/>\n\t    <span style=\"color: #ffffff;\">:<\/span><\/code><\/code><\/li>\n<\/ul>\n<\/li>\n<li>Later, to program using the JTAG interface\n<ul>\n<li>Xilinx ISE \u00bb Tools \u00bb iMPACT<\/li>\n<li>Double-click boundary scan<\/li>\n<li>Output -> Cable setup\n<ul>\n<li>select &#8220;Digilent USB JTAG cable&#8221;<\/li>\n<li>the port will show your port(s)<\/li>\n<li>speed = select speed<\/li>\n<li>click Ok. The speed field will become empty. click Ok once more.<\/li>\n<\/ul>\n<\/li>\n<li>Right-click boundry window, and select Initialize chain (with the microboard connected)\n<ul>\n<li>set the configuration file (.bit)<\/li>\n<li>select as target device<\/li>\n<\/ul>\n<\/li>\n<li>Save the prj.<br \/>\n\t<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ol>\n<h2>A first circuit<\/h2>\n<p>I walked through the examples in the (old) book FPGA Prototyping with Verilog Examples. It targets Spartan 3, but still seems useful. In particular see chapter 2.6.1.<\/p>\n<ol>\n<li><strong>Create a new design<\/strong>\n<ul>\n<li>Double-click the ISE icon on the desktop<\/li>\n<li>File \u00bb New Project\n<ul>\n<li>location, working directory = ..<\/li>\n<li>name = eq2<\/li>\n<li>top level src type = HDL<\/li>\n<li>Evaluation Dev Board = Avnet Spartan-6 LX9 MicroBoard<\/li>\n<li>Synthesis tool = XST<\/li>\n<li>Simulator = ISim<\/li>\n<\/ul>\n<\/li>\n<li>Project \u00bb New Source \u00bb Verilog Module\n<ul>\n<li>Enter port names\n<ul>\n<li>a input bus 1 0<\/li>\n<li>b input bus 1 0<\/li>\n<li>aeqb output<\/li>\n<\/ul>\n<\/li>\n<li>Use the text editor to enter the code <code>eq2.v<\/code> as shown below\n<pre class=\"brush: verilog; gutter: true; title: ; toolbar: false; notranslate\" title=\"\">`timescale 1ns \/ 1ps\r\n\r\nmodule eq2(\r\n     input [1:0] a,\r\n     input [1:0] b,\r\n     output aeqb\r\n );\r\n\r\n  wire e0, e1; \/\/ internal signal declaration\r\n\r\n  eq1 eq_bit0_unit(.i0(a[0]), .i1(b[0]), .eq(e0));\r\n  eq1 eq_bit1_unit(.i0(a[1]), .i1(b[1]), .eq(e1));\r\n\r\n  assign aeqb = e0 & e1; \/\/ a and b are equal if individual bits are equal\r\nendmodule<\/pre>\n<\/li>\n<\/ul>\n<\/li>\n<li>Project \u00bb New Source \u00bb Verilog Module\n<ul>\n<li>Enter port names\n<ul>\n<li>i0 input<\/li>\n<li>i1 input<\/li>\n<li>eq output<\/li>\n<\/ul>\n<\/li>\n<li>Use the text editor to enter the code <code>eq1.v<\/code> as shown below\n<pre class=\"brush: verilog; gutter: true; title: ; toolbar: false; notranslate\" title=\"\">`timescale 1ns \/ 1ps\r\nmodule eq1(\r\n    input i0,\r\n    input i1,\r\n    output eq\r\n    );\r\n\r\n  wire p0, p1; \/\/ internal signal declaration\r\n\r\n  assign eq = p0 | p1 ;\r\n  assign p0 = ~i0 & ~i1 ;\r\n  assign p1 = i0 & i1 ;\r\n\r\nendmodule<\/pre>\n<\/li>\n<\/ul>\n<\/li>\n<li>Project \u00bb New Source \u00bb Implementation Constraints File\n<ul>\n<li>Enter the physical I\/O pin assignments are user constraints.<\/li>\n<li>Refer to the <a href=\"https:\/\/www.avnet.com\/wps\/portal\/us\/\">schematics<\/a>, or hardware guide for details.<\/li>\n<li>Use the text editor to enter the code <code>eq2.ucf<\/code> as shown below.\n<pre class=\"brush: verilog; gutter: true; title: ; toolbar: false; notranslate\" title=\"\">CONFIG VCCAUX=3.3;\r\nNET a<0> LOC = B3 | IOSTANDARD = LVCMOS33 | PULLDOWN; #DIP switch-1\r\nNET a<1> LOC = A3 | IOSTANDARD = LVCMOS33 | PULLDOWN; #DIP switch-2\r\nNET b<0> LOC = B4 | IOSTANDARD = LVCMOS33 | PULLDOWN; #DIP switch-3\r\nNET b<1> LOC = A4 | IOSTANDARD = LVCMOS33 | PULLDOWN; #DIP switch-4\r\nNET aeqb LOC = P4 | IOSTANDARD = LVCMOS18;            #LED D2<\/pre>\n<\/li>\n<\/ul>\n<\/li>\n<li>Verify\n<ul>\n<li>Select the desired source file<\/li>\n<li>In the process window (below), click the &#8216;+&#8217; before &#8220;Synthesize &#8211; XST&#8221;<\/li>\n<li>Double-click &#8220;Check Syntax&#8221;<\/li>\n<li>The results will be shown in the transcript at the bottom<br \/>\n<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<li><strong>Synthesis<\/strong>\n<ul>\n<li>Generates a .bit file to be uploaded to the FPGA later<\/li>\n<li>Select the top-level verilog file (has a little green square in the icon)\n<ul>\n<li>In the Process Window, double click &#8220;Generate Programming File&#8221;<\/li>\n<li>The transcript at the bottom will show the results<\/li>\n<li>Correct problems if needed<\/li>\n<li>Check the design summary (Process Windows \u00bb Design Summary)<br \/>\n<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<li><strong>Create a test bench<\/strong>\n<ul>\n<li>Project \u00bb New Source \u00bb Verilog Test Fixture<\/li>\n<li>name = eq2_test<\/li>\n<li>associate with eq2<\/li>\n<li>add the stimulus as shown in <code>eq2_test.v<\/code> below\n<pre class=\"brush: verilog; gutter: true; title: ; toolbar: false; notranslate\" title=\"\">`timescale 1ns \/ 1ps\r\n\r\nmodule eq2_test;\r\n\r\n  reg [1:0] a;  \/\/ inputs\r\n  reg [1:0] b;\r\n\r\n  wire aeqb;  \/\/ output\r\n\r\n  \/\/ Instantiate the Unit Under Test (UUT)\r\n  eq2 uut ( .a(a), \r\n            .b(b), \r\n            .aeqb(aeqb) );\r\n\r\n  initial begin\r\n    a = 0;  \/\/ initialize inputs\r\n    b = 0;\r\n\r\n    #100;  \/\/ wait 100 ns for global reset to finish\r\n        \r\n    \/\/ stimulus starts here\r\n    a = 2'b00; b = 2'b00; #100 $display(\"%b\", aeqb);\r\n    a = 2'b01; b = 2'b00; #100 $display(\"%b\", aeqb);\r\n    a = 2'b01; b = 2'b11; #100 $display(\"%b\", aeqb);\r\n    a = 2'b10; b = 2'b10; #100 $display(\"%b\", aeqb);\r\n    a = 2'b10; b = 2'b00; #100 $display(\"%b\", aeqb);\r\n    a = 2'b11; b = 2'b11; #100 $display(\"%b\", aeqb);\r\n    a = 2'b11; b = 2'b01; #100 $display(\"%b\", aeqb);\r\n  end\r\nendmodule<\/pre>\n<p><span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<li><strong>Behavior Simulation<\/strong>\n<ul>\n<li>Xilinx ISE comes packages with the ISim simulator. It is straightforward to use and fine for basic test benches. Other choices are <a href=\"https:\/\/eda.sw.siemens.com\/en-US\/\">ModelSim<\/a> (<a href=\"http:\/\/ghettohaxxx-blog.azurewebsites.net\/modelsim-on-windows-8-1\/\">hard to install under Windows 10<\/a>, in my case the install suddenly continued after >24 hours), Active-HDL, and the online tool <a href=\"https:\/\/www.edaplayground.com\/\">edaplayground.com<\/a>.<\/li>\n<li>Design Window (top left) \u00bb Simulation radio-button. In the drop-down list below it, select &#8220;Behavioral&#8221; view.\n<ul>\n<li>Select the <code>eq2_test.v<\/code> file<\/li>\n<li>In the Process Window, double-click the Simulate Behavior Model\n<ul>\n<li>Will give a Windows Security Alert for isimgui.exe. Allow it access.<\/li>\n<\/ul>\n<\/li>\n<li>Navigate the ISim window to verify functionality. Use the F7 to zoom out. We expect an output like:<br \/>\n<a href=\"\/hw\/logic\/ise-spartan6-lx9-12604\/attachment\/lx9-eq2-isim\" rel=\"attachment wp-att-12630\"><img  title=\"\" loading=\"lazy\" class=\"alignnone size-full wp-image-12630\" src=\"\/wp-content\/uploads\/lx9-eq2-isim.png\" alt=\"lx9-eq2-isim\" width=\"982\" height=\"225\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim.png 982w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-400x92.png 400w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-768x176.png 768w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-250x57.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-300x69.png 300w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-350x80.png 350w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-500x115.png 500w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-750x172.png 750w\" sizes=\"(max-width: 706px) 89vw, (max-width: 767px) 82vw, 740px\" \/><span style=\"color: #ffffff;\">:<\/span><\/a><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<li><strong>Timing Simulation<\/strong>\n<ul>\n<li>In the Design Window (top left), select &#8220;Simulation&#8221;. In the drop down list below it, select &#8220;Post-Route&#8221;.<\/li>\n<li>Select the <code>eq2_test.v<\/code> file<\/li>\n<li>In the Process Window, double-click &#8220;Simulate Post-Place &#038; Route Model&#8221;. This will reveal the timing delays as shown below<br \/>\n<a href=\"\/hw\/logic\/ise-spartan6-lx9-12604\/attachment\/lx9-eq2-isim-timing\" rel=\"attachment wp-att-12632\"><img loading=\"lazy\" class=\"alignnone size-full wp-image-12632\" src=\"\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing.png\" alt=\"lx9-eq2-isim-timing\" width=\"984\" height=\"220\" srcset=\"https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing.png 984w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-400x89.png 400w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-768x172.png 768w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-250x56.png 250w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-300x67.png 300w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-350x78.png 350w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-500x112.png 500w, https:\/\/coertvonk.com\/wp-content\/uploads\/lx9-eq2-isim-timing-750x168.png 750w\" sizes=\"(max-width: 706px) 89vw, (max-width: 767px) 82vw, 740px\" \/><span style=\"color: #ffffff;\">:<\/span><\/a><\/li>\n<\/ul>\n<\/li>\n<li><strong>Configure FPGA<\/strong>\n<ul>\n<li>Plug-in the USB type B connector from the LX9 microboard<\/li>\n<li>Process Window \u00bb double click &#8220;Configure Target Device&#8221;\n<ul>\n<li>Before starting iMPACT, it will warn you that &#8220;No iMPACT project file exists&#8221;. Click OK to proceed.<\/li>\n<li>Double-click &#8220;Boundary Scan&#8221;<\/li>\n<li>Right-click in the right window, and select &#8220;Cable Setup&#8221;\n<ul>\n<li>Communication Mode = &#8220;Digilent USB JTAG cable&#8221;<\/li>\n<li>Verify that port will show up<\/li>\n<li>speed = select speed<\/li>\n<li>click OK twice<\/li>\n<\/ul>\n<\/li>\n<li>Right-click in the right window, and select &#8220;Initialize chain&#8221;\n<ul>\n<li>assign the configuration file (.bit) created earlier<\/li>\n<li>do not attached SPI or BPI PROM<\/li>\n<li>click OK<\/li>\n<li>right-click the Xilinx block, and select as &#8220;Set Target Device&#8221;<\/li>\n<\/ul>\n<\/li>\n<li>File \u00bb Save Project as &#8220;eq2&#8221; in the same directory as the source files.\n<ul>\n<li>Will tell you to &#8220;Set the new project file from the Configure Target Device process properties&#8221;. Don&#8217;t worry, it seems to do this automatically. Click OK to proceed.<\/li>\n<\/ul>\n<\/li>\n<li>Right-click the Xlilinx block, and select program.\n<ul>\n<li>This should report &#8220;Program Succeeded&#8221;<\/li>\n<\/ul>\n<\/li>\n<li>Close iMPACT, and save it once more on the way out.<br \/>\n<span style=\"color: #ffffff;\">:<\/span><\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<li><strong>Give it a spin<\/strong>\n<ul>\n<li>It is finally time to try the real FPGA board\n<ul>\n<li>Input is through the DIP switches (SW1) on the left of the FPGA.<\/li>\n<li>Output is the red LED (D2) located just below the FPGA.<\/li>\n<li>We expect the LED to be &#8220;on&#8221; when switch position 1 and 2 are identical to position 3 and 4.<\/li>\n<\/ul>\n<\/li>\n<li>If you prefer bigger switches, I suggest wiring up a breadboard to PMOD1 (J5) connectors.\n<ul>\n<li>Vcc and Ground are available on respectively pin 5 (or 11) and 6 (or 12).<\/li>\n<li>Remember to modify the user constraints file accordingly. For reference, I attached a fairly complete user constraints file spartan6-lx9.ucf.<\/li>\n<\/ul>\n<\/li>\n<\/ul>\n<\/li>\n<\/ol>\n<p>See Xilinx&#8217; <a href=\"https:\/\/www.xilinx.com\/support\/university\/ise\/ise-teaching-material\/hdl-design.html\">student area<\/a> for more info<\/p>\n<p><em>c&#8217;est tout<\/em><\/p>\n","protected":false},"excerpt":{"rendered":"<p>How to install the development environment for the Avnet&#8217;s Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10.  Walks you through the process.<\/p>\n","protected":false},"author":41,"featured_media":12639,"comment_status":"open","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"inline_featured_image":false,"_mi_skip_tracking":false},"categories":[303],"tags":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v18.6 - https:\/\/yoast.com\/wordpress\/plugins\/seo\/ -->\n<title>Getting started with FPGA design using Xilinx ISE under Windows 10<\/title>\n<meta name=\"description\" content=\"How to install the development environment for the Avnet&#039;s Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Getting started with FPGA design using Xilinx ISE under Windows 10\" \/>\n<meta property=\"og:description\" content=\"How to install the development environment for the Avnet&#039;s Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604\" \/>\n<meta property=\"og:site_name\" content=\"Coert Vonk\" \/>\n<meta property=\"article:published_time\" content=\"2015-09-17T04:53:22+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2022-04-25T23:54:31+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"200\" \/>\n\t<meta property=\"og:image:height\" content=\"200\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"twitter:card\" content=\"summary\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Coert Vonk\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"7 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"WebSite\",\"@id\":\"http:\/\/coertvonk.com\/#website\",\"url\":\"http:\/\/coertvonk.com\/\",\"name\":\"Coert Vonk\",\"description\":\"Embedded Software Engineer\",\"publisher\":{\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"http:\/\/coertvonk.com\/?s={search_term_string}\"},\"query-input\":\"required name=search_term_string\"}],\"inLanguage\":\"en-US\"},{\"@type\":\"ImageObject\",\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage\",\"inLanguage\":\"en-US\",\"url\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg\",\"contentUrl\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg\",\"width\":200,\"height\":200},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage\",\"url\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604\",\"name\":\"Getting started with FPGA design using Xilinx ISE under Windows 10\",\"isPartOf\":{\"@id\":\"http:\/\/coertvonk.com\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage\"},\"datePublished\":\"2015-09-17T04:53:22+00:00\",\"dateModified\":\"2022-04-25T23:54:31+00:00\",\"description\":\"How to install the development environment for the Avnet's Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.\",\"breadcrumb\":{\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Vonk Family\",\"item\":\"https:\/\/coertvonk.com\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Hardware\",\"item\":\"https:\/\/coertvonk.com\/category\/hw\"},{\"@type\":\"ListItem\",\"position\":3,\"name\":\"Logic (Verilog)\",\"item\":\"https:\/\/coertvonk.com\/category\/hw\/logic\"},{\"@type\":\"ListItem\",\"position\":4,\"name\":\"Starting with Xilinx\"}]},{\"@type\":\"Article\",\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#article\",\"isPartOf\":{\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage\"},\"author\":{\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"headline\":\"Starting with Xilinx\",\"datePublished\":\"2015-09-17T04:53:22+00:00\",\"dateModified\":\"2022-04-25T23:54:31+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage\"},\"wordCount\":1403,\"commentCount\":0,\"publisher\":{\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\"},\"image\":{\"@id\":\"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage\"},\"thumbnailUrl\":\"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg\",\"articleSection\":[\"Logic (Verilog)\"],\"inLanguage\":\"en-US\"},{\"@type\":[\"Person\",\"Organization\"],\"@id\":\"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e\",\"name\":\"Coert Vonk\",\"image\":{\"@type\":\"ImageObject\",\"@id\":\"http:\/\/coertvonk.com\/#personlogo\",\"inLanguage\":\"en-US\",\"url\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"contentUrl\":\"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g\",\"caption\":\"Coert Vonk\"},\"logo\":{\"@id\":\"http:\/\/coertvonk.com\/#personlogo\"},\"description\":\"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.\",\"sameAs\":[\"https:\/\/coertvonk.com\"],\"url\":\"http:\/\/coertvonk.com\/author\/cvonk\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Getting started with FPGA design using Xilinx ISE under Windows 10","description":"How to install the development environment for the Avnet's Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604","og_locale":"en_US","og_type":"article","og_title":"Getting started with FPGA design using Xilinx ISE under Windows 10","og_description":"How to install the development environment for the Avnet's Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.","og_url":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604","og_site_name":"Coert Vonk","article_published_time":"2015-09-17T04:53:22+00:00","article_modified_time":"2022-04-25T23:54:31+00:00","og_image":[{"width":200,"height":200,"url":"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg","type":"image\/jpeg"}],"twitter_card":"summary","twitter_misc":{"Written by":"Coert Vonk","Est. reading time":"7 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"WebSite","@id":"http:\/\/coertvonk.com\/#website","url":"http:\/\/coertvonk.com\/","name":"Coert Vonk","description":"Embedded Software Engineer","publisher":{"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"http:\/\/coertvonk.com\/?s={search_term_string}"},"query-input":"required name=search_term_string"}],"inLanguage":"en-US"},{"@type":"ImageObject","@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage","inLanguage":"en-US","url":"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg","contentUrl":"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg","width":200,"height":200},{"@type":"WebPage","@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage","url":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604","name":"Getting started with FPGA design using Xilinx ISE under Windows 10","isPartOf":{"@id":"http:\/\/coertvonk.com\/#website"},"primaryImageOfPage":{"@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage"},"datePublished":"2015-09-17T04:53:22+00:00","dateModified":"2022-04-25T23:54:31+00:00","description":"How to install the development environment for the Avnet's Xilinx Spartan-6 FPGA LX9 MicroBoard under Windows 10. Walks you through the process.","breadcrumb":{"@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Vonk Family","item":"https:\/\/coertvonk.com\/"},{"@type":"ListItem","position":2,"name":"Hardware","item":"https:\/\/coertvonk.com\/category\/hw"},{"@type":"ListItem","position":3,"name":"Logic (Verilog)","item":"https:\/\/coertvonk.com\/category\/hw\/logic"},{"@type":"ListItem","position":4,"name":"Starting with Xilinx"}]},{"@type":"Article","@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#article","isPartOf":{"@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage"},"author":{"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"headline":"Starting with Xilinx","datePublished":"2015-09-17T04:53:22+00:00","dateModified":"2022-04-25T23:54:31+00:00","mainEntityOfPage":{"@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#webpage"},"wordCount":1403,"commentCount":0,"publisher":{"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e"},"image":{"@id":"https:\/\/coertvonk.com\/hw\/logic\/ise-spartan6-lx9-12604#primaryimage"},"thumbnailUrl":"https:\/\/coertvonk.com\/wp-content\/uploads\/ise-spartan6-lx9.jpg","articleSection":["Logic (Verilog)"],"inLanguage":"en-US"},{"@type":["Person","Organization"],"@id":"http:\/\/coertvonk.com\/#\/schema\/person\/5eeda746b43b88312a0621fdc226c70e","name":"Coert Vonk","image":{"@type":"ImageObject","@id":"http:\/\/coertvonk.com\/#personlogo","inLanguage":"en-US","url":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","contentUrl":"http:\/\/1.gravatar.com\/avatar\/193315b96c6661985694e2ecd91f2996?s=96&d=mm&r=g","caption":"Coert Vonk"},"logo":{"@id":"http:\/\/coertvonk.com\/#personlogo"},"description":"Passionately curious and stubbornly persistent. Enjoys to inspire and consult with others to exchange the poetry of logical ideas.","sameAs":["https:\/\/coertvonk.com"],"url":"http:\/\/coertvonk.com\/author\/cvonk"}]}},"_links":{"self":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/12604"}],"collection":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/users\/41"}],"replies":[{"embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/comments?post=12604"}],"version-history":[{"count":3,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/12604\/revisions"}],"predecessor-version":[{"id":32637,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/posts\/12604\/revisions\/32637"}],"wp:featuredmedia":[{"embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/media\/12639"}],"wp:attachment":[{"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/media?parent=12604"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/categories?post=12604"},{"taxonomy":"post_tag","embeddable":true,"href":"http:\/\/coertvonk.com\/wp-json\/wp\/v2\/tags?post=12604"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}