# AdiabaticProcessor
Design and Verification of an Adiabatic Bennett Clocked Microprocessor including block level verification

Simulations are done through Icarus Verilog and/or Cadence Xcelium
