\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields}{}\section{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+:\+:\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields Struct Reference}
\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields}\index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a83ed0e9b4fb63568a1432a595d7f9e11}{C\+I\+HB}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_acb377c549cdc3c7919c58f12ec16d5c3}{C\+D\+I\+HB}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8468fe139f51cad9526742de7834d0a}{D\+LA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a2d4ecc2c82fb75722cf3718faf103e7a}{S\+D\+S\+TB}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a9a70eaf457c53c7ab5d8a073129b9a2a}{I\+P\+G\+O\+FF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a7abacf6457d09260b83b5a94519d3b1b}{H\+C\+K\+O\+FF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adacc6a4a3facf85bdc1e308cd0c7e86a}{P\+E\+R\+O\+FF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8d4cfdd841289836d81f89559ba8240}{S\+D\+O\+FF}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aacc7b3355c4cde6d6e24e160dee7a0a9}{W\+TA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aec3103c27f41196d42a78dbdce14e70f}{R\+TA}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aaf271b9ae414fc00ee0927727689add1}{B\+W\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a46c666e3fe5bee3beb536bcfd685b5e9}{B\+R\+EN}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aa39108e49beae50f7ac2ad726692a5ba}{R\+E\+S\+E\+R\+V\+E\+D0}\+: 4
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a0d5e24132de48e77bc575b2c08f8120a}{C\+I\+NS}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adc1d9439238d9e5c0fcc05ee86a5ab78}{R\+E\+S\+E\+R\+V\+E\+D1}\+: 6
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ac5490e95952c2bf414955cc306ac1358}{C\+L\+SL}\+: 1
\item 
uint32\+\_\+t \hyperlink{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ab444b0f8c6e7fca4f97be8fab9741672}{D\+L\+SL}\+: 8
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!B\+R\+EN@{B\+R\+EN}}
\index{B\+R\+EN@{B\+R\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B\+R\+EN}{BREN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+B\+R\+EN}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a46c666e3fe5bee3beb536bcfd685b5e9}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a46c666e3fe5bee3beb536bcfd685b5e9}
\mbox{[}11\mbox{]} Buffer Read Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!B\+W\+EN@{B\+W\+EN}}
\index{B\+W\+EN@{B\+W\+EN}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{B\+W\+EN}{BWEN}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+B\+W\+EN}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aaf271b9ae414fc00ee0927727689add1}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aaf271b9ae414fc00ee0927727689add1}
\mbox{[}10\mbox{]} Buffer Write Enable \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!C\+D\+I\+HB@{C\+D\+I\+HB}}
\index{C\+D\+I\+HB@{C\+D\+I\+HB}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+D\+I\+HB}{CDIHB}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+C\+D\+I\+HB}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_acb377c549cdc3c7919c58f12ec16d5c3}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_acb377c549cdc3c7919c58f12ec16d5c3}
\mbox{[}1\mbox{]} Command Inhibit (D\+AT) \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!C\+I\+HB@{C\+I\+HB}}
\index{C\+I\+HB@{C\+I\+HB}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+I\+HB}{CIHB}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+C\+I\+HB}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a83ed0e9b4fb63568a1432a595d7f9e11}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a83ed0e9b4fb63568a1432a595d7f9e11}
\mbox{[}0\mbox{]} Command Inhibit (C\+MD) \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!C\+I\+NS@{C\+I\+NS}}
\index{C\+I\+NS@{C\+I\+NS}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+I\+NS}{CINS}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+C\+I\+NS}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a0d5e24132de48e77bc575b2c08f8120a}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a0d5e24132de48e77bc575b2c08f8120a}
\mbox{[}16\mbox{]} Card Inserted \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!C\+L\+SL@{C\+L\+SL}}
\index{C\+L\+SL@{C\+L\+SL}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{C\+L\+SL}{CLSL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+C\+L\+SL}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ac5490e95952c2bf414955cc306ac1358}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ac5490e95952c2bf414955cc306ac1358}
\mbox{[}23\mbox{]} C\+MD Line Signal Level \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!D\+LA@{D\+LA}}
\index{D\+LA@{D\+LA}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+LA}{DLA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+D\+LA}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8468fe139f51cad9526742de7834d0a}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8468fe139f51cad9526742de7834d0a}
\mbox{[}2\mbox{]} Data Line Active \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!D\+L\+SL@{D\+L\+SL}}
\index{D\+L\+SL@{D\+L\+SL}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{D\+L\+SL}{DLSL}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+D\+L\+SL}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ab444b0f8c6e7fca4f97be8fab9741672}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ab444b0f8c6e7fca4f97be8fab9741672}
\mbox{[}31\+:24\mbox{]} D\+AT Line Signal Level \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!H\+C\+K\+O\+FF@{H\+C\+K\+O\+FF}}
\index{H\+C\+K\+O\+FF@{H\+C\+K\+O\+FF}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{H\+C\+K\+O\+FF}{HCKOFF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+H\+C\+K\+O\+FF}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a7abacf6457d09260b83b5a94519d3b1b}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a7abacf6457d09260b83b5a94519d3b1b}
\mbox{[}5\mbox{]} System Clock Gated Off Internally \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!I\+P\+G\+O\+FF@{I\+P\+G\+O\+FF}}
\index{I\+P\+G\+O\+FF@{I\+P\+G\+O\+FF}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+P\+G\+O\+FF}{IPGOFF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+I\+P\+G\+O\+FF}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a9a70eaf457c53c7ab5d8a073129b9a2a}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a9a70eaf457c53c7ab5d8a073129b9a2a}
\mbox{[}4\mbox{]} Bus Clock Gated Off Internally \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!P\+E\+R\+O\+FF@{P\+E\+R\+O\+FF}}
\index{P\+E\+R\+O\+FF@{P\+E\+R\+O\+FF}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{P\+E\+R\+O\+FF}{PEROFF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+P\+E\+R\+O\+FF}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adacc6a4a3facf85bdc1e308cd0c7e86a}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adacc6a4a3facf85bdc1e308cd0c7e86a}
\mbox{[}6\mbox{]} S\+D\+HC clock Gated Off Internally \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D0}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aa39108e49beae50f7ac2ad726692a5ba}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aa39108e49beae50f7ac2ad726692a5ba}
\mbox{[}15\+:12\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}}
\index{R\+E\+S\+E\+R\+V\+E\+D1@{R\+E\+S\+E\+R\+V\+E\+D1}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D1}{RESERVED1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+R\+E\+S\+E\+R\+V\+E\+D1}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adc1d9439238d9e5c0fcc05ee86a5ab78}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_adc1d9439238d9e5c0fcc05ee86a5ab78}
\mbox{[}22\+:17\mbox{]} \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!R\+TA@{R\+TA}}
\index{R\+TA@{R\+TA}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{R\+TA}{RTA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+R\+TA}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aec3103c27f41196d42a78dbdce14e70f}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aec3103c27f41196d42a78dbdce14e70f}
\mbox{[}9\mbox{]} Read Transfer Active \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!S\+D\+O\+FF@{S\+D\+O\+FF}}
\index{S\+D\+O\+FF@{S\+D\+O\+FF}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+O\+FF}{SDOFF}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+S\+D\+O\+FF}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8d4cfdd841289836d81f89559ba8240}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_ad8d4cfdd841289836d81f89559ba8240}
\mbox{[}7\mbox{]} SD Clock Gated Off Internally \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!S\+D\+S\+TB@{S\+D\+S\+TB}}
\index{S\+D\+S\+TB@{S\+D\+S\+TB}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{S\+D\+S\+TB}{SDSTB}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+S\+D\+S\+TB}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a2d4ecc2c82fb75722cf3718faf103e7a}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_a2d4ecc2c82fb75722cf3718faf103e7a}
\mbox{[}3\mbox{]} SD Clock Stable \index{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}!W\+TA@{W\+TA}}
\index{W\+TA@{W\+TA}!\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields@{\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{W\+TA}{WTA}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+sdhc\+\_\+prsstat\+::\+\_\+hw\+\_\+sdhc\+\_\+prsstat\+\_\+bitfields\+::\+W\+TA}\hypertarget{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aacc7b3355c4cde6d6e24e160dee7a0a9}{}\label{struct__hw__sdhc__prsstat_1_1__hw__sdhc__prsstat__bitfields_aacc7b3355c4cde6d6e24e160dee7a0a9}
\mbox{[}8\mbox{]} Write Transfer Active 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+sdhc.\+h\end{DoxyCompactItemize}
