{"vcs1":{"timestamp_begin":1730563099.525982787, "rt":2.16, "ut":0.53, "st":0.30}}
{"vcselab":{"timestamp_begin":1730563101.791589482, "rt":1.94, "ut":0.32, "st":0.22}}
{"link":{"timestamp_begin":1730563103.831217266, "rt":0.44, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730563098.497731537}
{"VCS_COMP_START_TIME": 1730563098.497731537}
{"VCS_COMP_END_TIME": 1730563112.331013849}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 330972}}
{"stitch_vcselab": {"peak_mem": 223364}}
