name: i2c_reg
description: Generated by bouffalo-data-parser from Bouffalo source code
size_bytes: 0x90
registers:
  - name: i2c_config
    description: I2C configuration register
    offset_bytes: 0x0
    size_bytes: 0x4
    fieldset: i2c_config
  - name: i2c_int_sts
    description: I2C interrupt status
    offset_bytes: 0x4
    size_bytes: 0x4
    fieldset: i2c_int_sts
  - name: i2c_sub_addr
    description: I2C sub-address configuration
    offset_bytes: 0x8
    size_bytes: 0x4
    fieldset: i2c_sub_addr
  - name: i2c_bus_busy
    description: I2C bus busy control register
    offset_bytes: 0xc
    size_bytes: 0x4
    fieldset: i2c_bus_busy
  - name: i2c_prd_start
    description: I2C length of start phase
    offset_bytes: 0x10
    size_bytes: 0x4
    fieldset: i2c_prd_start
  - name: i2c_prd_stop
    description: I2C length of stop phase
    offset_bytes: 0x14
    size_bytes: 0x4
    fieldset: i2c_prd_stop
  - name: i2c_prd_data
    description: I2C length of data phase
    offset_bytes: 0x18
    size_bytes: 0x4
    fieldset: i2c_prd_data
  - name: i2c_fifo_config_0
    description: I2C FIFO configuration register0
    offset_bytes: 0x80
    size_bytes: 0x4
    fieldset: i2c_fifo_config_0
  - name: i2c_fifo_config_1
    description: I2C FIFO configuration register1
    offset_bytes: 0x84
    size_bytes: 0x4
    fieldset: i2c_fifo_config_1
  - name: i2c_fifo_wdata
    description: I2C FIFO write data
    offset_bytes: 0x88
    size_bytes: 0x4
    fieldset: i2c_fifo_wdata
  - name: i2c_fifo_rdata
    description: I2C FIFO read data
    offset_bytes: 0x8c
    size_bytes: 0x4
    fieldset: i2c_fifo_rdata
fieldsets:
  - name: i2c_config
    description: ""
    fields:
      - name: cr_i2c_m_en
        description: >-
          Enable signal of I2C Master function

          Asserting this bit will trigger the transaction, and should be
          de-asserted after finish
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_pkt_dir
        description: |-
          Transfer direction of the packet
          1'b0: Write; 1'b1: Read
        size_bits: 1
        offset_bits: 1
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_deg_en
        description: Enable signal of I2C input de-glitch function (for all input pins)
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_scl_sync_en
        description: >-
          Enable signal of I2C SCL synchronization, should be enabled to support
          Multi-Master and Clock-Stretching

          (Normally should not be turned-off)
        size_bits: 1
        offset_bits: 3
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_sub_addr_en
        description: Enable signal of I2C sub-address field
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_sub_addr_bc
        description: |-
          Sub-address field byte count
          2'd0: 1-byte, 2'd1: 2-byte, 2'd2: 3-byte, 2'd3: 4-byte
        size_bits: 2
        offset_bits: 5
        reset_value: 0x0
        access: r/w
      - name: reserved_7
        description: ""
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_slv_addr
        description: Slave address for I2C transaction (target address)
        size_bits: 7
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: reserved_15
        description: ""
        size_bits: 1
        offset_bits: 15
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_pkt_len
        description: "Packet length (unit: byte)"
        size_bits: 8
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_24_27
        description: ""
        size_bits: 4
        offset_bits: 24
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_deg_cnt
        description: De-glitch function cycle count
        size_bits: 4
        offset_bits: 28
        reset_value: 0x0
        access: r/w
  - name: i2c_int_sts
    description: ""
    fields:
      - name: i2c_end_int
        description: I2C transfer end interrupt
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: i2c_txf_int
        description: I2C TX FIFO ready (tx_fifo_cnt > tx_fifo_th) interrupt,
          auto-cleared when data is pushed
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r
      - name: i2c_rxf_int
        description: I2C RX FIFO ready (rx_fifo_cnt > rx_fifo_th) interrupt,
          auto-cleared when data is popped
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: r
      - name: i2c_nak_int
        description: I2C NACK-received interrupt
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: r
      - name: i2c_arb_int
        description: I2C arbitration lost interrupt
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: i2c_fer_int
        description: I2C TX/RX FIFO error interrupt, auto-cleared when FIFO
          overflow/underflow error flag is cleared
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: reserved_6_7
        description: ""
        size_bits: 2
        offset_bits: 6
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_end_mask
        description: Interrupt mask of i2c_end_int
        size_bits: 1
        offset_bits: 8
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_txf_mask
        description: Interrupt mask of i2c_txf_int
        size_bits: 1
        offset_bits: 9
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_rxf_mask
        description: Interrupt mask of i2c_rxf_int
        size_bits: 1
        offset_bits: 10
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_nak_mask
        description: Interrupt mask of i2c_nak_int
        size_bits: 1
        offset_bits: 11
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_arb_mask
        description: Interrupt mask of i2c_arb_int
        size_bits: 1
        offset_bits: 12
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_fer_mask
        description: Interrupt mask of i2c_fer_int
        size_bits: 1
        offset_bits: 13
        reset_value: 0x1
        access: r/w
      - name: reserved_14_15
        description: ""
        size_bits: 2
        offset_bits: 14
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_end_clr
        description: Interrupt clear of i2c_end_int
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: w1c
      - name: rsvd_17
        description: ""
        size_bits: 1
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: rsvd_18
        description: ""
        size_bits: 1
        offset_bits: 18
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_nak_clr
        description: Interrupt clear of i2c_nak_int
        size_bits: 1
        offset_bits: 19
        reset_value: 0x0
        access: w1c
      - name: cr_i2c_arb_clr
        description: Interrupt clear of i2c_arb_int
        size_bits: 1
        offset_bits: 20
        reset_value: 0x0
        access: w1c
      - name: rsvd_21
        description: ""
        size_bits: 1
        offset_bits: 21
        reset_value: 0x0
        access: rsvd
      - name: reserved_22_23
        description: ""
        size_bits: 2
        offset_bits: 22
        reset_value: 0x0
        access: rsvd
      - name: cr_i2c_end_en
        description: Interrupt enable of i2c_end_int
        size_bits: 1
        offset_bits: 24
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_txf_en
        description: Interrupt enable of i2c_txf_int
        size_bits: 1
        offset_bits: 25
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_rxf_en
        description: Interrupt enable of i2c_rxf_int
        size_bits: 1
        offset_bits: 26
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_nak_en
        description: Interrupt enable of i2c_nak_int
        size_bits: 1
        offset_bits: 27
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_arb_en
        description: Interrupt enable of i2c_arb_int
        size_bits: 1
        offset_bits: 28
        reset_value: 0x1
        access: r/w
      - name: cr_i2c_fer_en
        description: Interrupt enable of i2c_fer_int
        size_bits: 1
        offset_bits: 29
        reset_value: 0x1
        access: r/w
      - name: reserved_30_31
        description: ""
        size_bits: 2
        offset_bits: 30
        reset_value: 0x0
        access: rsvd
  - name: i2c_sub_addr
    description: ""
    fields:
      - name: cr_i2c_sub_addr_b0
        description: I2C sub-address field - byte[0] (sub-address starts from this byte)
        size_bits: 8
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_sub_addr_b1
        description: I2C sub-address field - byte[1]
        size_bits: 8
        offset_bits: 8
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_sub_addr_b2
        description: I2C sub-address field - byte[2]
        size_bits: 8
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: cr_i2c_sub_addr_b3
        description: I2C sub-address field - byte[3]
        size_bits: 8
        offset_bits: 24
        reset_value: 0x0
        access: r/w
  - name: i2c_bus_busy
    description: ""
    fields:
      - name: sts_i2c_bus_busy
        description: Indicator of I2C bus busy
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r
      - name: cr_i2c_bus_busy_clr
        description: Clear signal of bus_busy status, not for normal usage (in case I2C
          bus hangs)
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: w1c
      - name: reserved_2_31
        description: ""
        size_bits: 30
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
  - name: i2c_prd_start
    description: ""
    fields:
      - name: cr_i2c_prd_s_ph_0
        description: Length of START condition phase 0
        size_bits: 8
        offset_bits: 0
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_s_ph_1
        description: Length of START condition phase 1
        size_bits: 8
        offset_bits: 8
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_s_ph_2
        description: Length of START condition phase 2
        size_bits: 8
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_s_ph_3
        description: Length of START condition phase 3
        size_bits: 8
        offset_bits: 24
        reset_value: 0xf
        access: r/w
  - name: i2c_prd_stop
    description: ""
    fields:
      - name: cr_i2c_prd_p_ph_0
        description: Length of STOP condition phase 0
        size_bits: 8
        offset_bits: 0
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_p_ph_1
        description: Length of STOP condition phase 1
        size_bits: 8
        offset_bits: 8
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_p_ph_2
        description: Length of STOP condition phase 2
        size_bits: 8
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_p_ph_3
        description: Length of STOP condition phase 3
        size_bits: 8
        offset_bits: 24
        reset_value: 0xf
        access: r/w
  - name: i2c_prd_data
    description: ""
    fields:
      - name: cr_i2c_prd_d_ph_0
        description: Length of DATA phase 0
        size_bits: 8
        offset_bits: 0
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_d_ph_1
        description: >-
          Length of DATA phase 1

          Note: This value should not be set to 8'd0, adjust source clock rate
          instead if higher I2C clock rate is required
        size_bits: 8
        offset_bits: 8
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_d_ph_2
        description: Length of DATA phase 2
        size_bits: 8
        offset_bits: 16
        reset_value: 0xf
        access: r/w
      - name: cr_i2c_prd_d_ph_3
        description: Length of DATA phase 3
        size_bits: 8
        offset_bits: 24
        reset_value: 0xf
        access: r/w
  - name: i2c_fifo_config_0
    description: ""
    fields:
      - name: i2c_dma_tx_en
        description: Enable signal of dma_tx_req/ack interface
        size_bits: 1
        offset_bits: 0
        reset_value: 0x0
        access: r/w
      - name: i2c_dma_rx_en
        description: Enable signal of dma_rx_req/ack interface
        size_bits: 1
        offset_bits: 1
        reset_value: 0x0
        access: r/w
      - name: tx_fifo_clr
        description: Clear signal of TX FIFO
        size_bits: 1
        offset_bits: 2
        reset_value: 0x0
        access: w1c
      - name: rx_fifo_clr
        description: Clear signal of RX FIFO
        size_bits: 1
        offset_bits: 3
        reset_value: 0x0
        access: w1c
      - name: tx_fifo_overflow
        description: Overflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 4
        reset_value: 0x0
        access: r
      - name: tx_fifo_underflow
        description: Underflow flag of TX FIFO, can be cleared by tx_fifo_clr
        size_bits: 1
        offset_bits: 5
        reset_value: 0x0
        access: r
      - name: rx_fifo_overflow
        description: Overflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 6
        reset_value: 0x0
        access: r
      - name: rx_fifo_underflow
        description: Underflow flag of RX FIFO, can be cleared by rx_fifo_clr
        size_bits: 1
        offset_bits: 7
        reset_value: 0x0
        access: r
      - name: reserved_8_31
        description: ""
        size_bits: 24
        offset_bits: 8
        reset_value: 0x0
        access: rsvd
  - name: i2c_fifo_config_1
    description: ""
    fields:
      - name: tx_fifo_cnt
        description: TX FIFO available count
        size_bits: 2
        offset_bits: 0
        reset_value: 0x2
        access: r
      - name: reserved_2_7
        description: ""
        size_bits: 6
        offset_bits: 2
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_cnt
        description: RX FIFO available count
        size_bits: 2
        offset_bits: 8
        reset_value: 0x0
        access: r
      - name: reserved_10_15
        description: ""
        size_bits: 6
        offset_bits: 10
        reset_value: 0x0
        access: rsvd
      - name: tx_fifo_th
        description: TX FIFO threshold, dma_tx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 1
        offset_bits: 16
        reset_value: 0x0
        access: r/w
      - name: reserved_17_23
        description: ""
        size_bits: 7
        offset_bits: 17
        reset_value: 0x0
        access: rsvd
      - name: rx_fifo_th
        description: RX FIFO threshold, dma_rx_req will not be asserted if tx_fifo_cnt
          is less than this value
        size_bits: 1
        offset_bits: 24
        reset_value: 0x0
        access: r/w
      - name: reserved_25_31
        description: ""
        size_bits: 7
        offset_bits: 25
        reset_value: 0x0
        access: rsvd
  - name: i2c_fifo_wdata
    description: ""
    fields:
      - name: i2c_fifo_wdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: w
  - name: i2c_fifo_rdata
    description: ""
    fields:
      - name: i2c_fifo_rdata
        description: ""
        size_bits: 32
        offset_bits: 0
        reset_value: 0x0
        access: r
