// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "03/10/2019 23:13:36"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador (
	addr_in,
	clk,
	r,
	ram_out,
	rom_addr_t,
	rom_rd_t,
	rom_data_t,
	R_data_t,
	RAM_W_data_t,
	I_rd_t,
	RF_s_t,
	RF_W_wr_t,
	RF_Rp_rd_t,
	RF_Rq_rd_t,
	alu_s0_t,
	D_rd_t,
	D_wr_t,
	RF_W_addr_t,
	RF_Rp_addr_t,
	RF_Rq_addr_t,
	D_addr_t);
input 	[7:0] addr_in;
input 	clk;
input 	r;
output 	[15:0] ram_out;
output 	[7:0] rom_addr_t;
output 	rom_rd_t;
output 	[15:0] rom_data_t;
output 	[15:0] R_data_t;
output 	[15:0] RAM_W_data_t;
output 	I_rd_t;
output 	RF_s_t;
output 	RF_W_wr_t;
output 	RF_Rp_rd_t;
output 	RF_Rq_rd_t;
output 	alu_s0_t;
output 	D_rd_t;
output 	D_wr_t;
output 	[3:0] RF_W_addr_t;
output 	[3:0] RF_Rp_addr_t;
output 	[3:0] RF_Rq_addr_t;
output 	[7:0] D_addr_t;

// Design Ports Information
// ram_out[0]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[3]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[4]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[6]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[7]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[8]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[9]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[10]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[11]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[12]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[13]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[14]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ram_out[15]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[1]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[2]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[3]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[4]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[5]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_addr_t[7]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_rd_t	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[2]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[3]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[4]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[5]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[6]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[7]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[8]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[9]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[10]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[11]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[12]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[13]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[14]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rom_data_t[15]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[0]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[1]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[2]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[5]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[6]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[7]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[8]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[9]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[10]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[11]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[12]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[13]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[14]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// R_data_t[15]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[0]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[1]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[2]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[3]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[4]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[5]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[6]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[8]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[9]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[10]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[11]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[12]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[13]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[14]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RAM_W_data_t[15]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// I_rd_t	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_s_t	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_wr_t	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_rd_t	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_rd_t	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// alu_s0_t	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_rd_t	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_wr_t	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[0]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[1]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_W_addr_t[3]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[1]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[2]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rp_addr_t[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[0]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[1]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[2]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RF_Rq_addr_t[3]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[0]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[1]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[2]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[4]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[5]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[6]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// D_addr_t[7]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[1]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[3]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[4]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[5]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// addr_in[7]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// r	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a6 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a4 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a3 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a2 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a1 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a15 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a12 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a11 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a9 ;
wire \CU|BC|Selector11~1_combout ;
wire \CU|BC|y_next.load1~0_combout ;
wire \CU|BC|y_next.store1~0_combout ;
wire \CU|BC|y_present.start~feeder_combout ;
wire \r~combout ;
wire \r~clkctrl_outclk ;
wire \CU|BC|y_present.start~regout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ;
wire \~GND~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ;
wire \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ;
wire \CU|BC|y_next.decoding_387~combout ;
wire \CU|BC|y_present.decoding~regout ;
wire \CU|BC|y_next.sum1~0_combout ;
wire \CU|BC|comb~1_combout ;
wire \CU|BC|y_next.sum1_318~combout ;
wire \CU|BC|y_present.sum1~feeder_combout ;
wire \CU|BC|y_present.sum1~regout ;
wire \CU|BC|y_next.sum2_306~combout ;
wire \CU|BC|y_present.sum2~regout ;
wire \CU|BC|WideOr0~0_combout ;
wire \CU|BC|y_next.search_402~combout ;
wire \CU|BC|y_present.search~regout ;
wire \CU|BC|y_present.search~clkctrl_outclk ;
wire \CU|BC|Selector11~0_combout ;
wire \CU|BC|Selector11~0clkctrl_outclk ;
wire \CU|BC|comb~2_combout ;
wire \CU|BC|y_next.store1_345~combout ;
wire \CU|BC|y_present.store1~feeder_combout ;
wire \CU|BC|y_present.store1~regout ;
wire \CU|BC|y_next.store2_333~combout ;
wire \CU|BC|y_present.store2~regout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \CU|BC|comb~0_combout ;
wire \CU|BC|y_next.load1_372~combout ;
wire \CU|BC|y_present.load1~feeder_combout ;
wire \CU|BC|y_present.load1~regout ;
wire \CU|BC|y_next.load2_360~combout ;
wire \CU|BC|y_present.load2~regout ;
wire \CU|BC|RF_W_wr~combout ;
wire \CU|BC|RF_Rp_rd~combout ;
wire \CU|BC|RF_s~combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ;
wire \CU|IR|data_out[0]~feeder_combout ;
wire \CU|BC|D_addr[0]~0_combout ;
wire \CU|IR|data_out[1]~feeder_combout ;
wire \CU|BC|D_addr[1]~1_combout ;
wire \CU|BC|D_addr[2]~2_combout ;
wire \CU|IR|data_out[3]~feeder_combout ;
wire \CU|BC|D_addr[3]~3_combout ;
wire \CU|BC|D_addr[4]~4_combout ;
wire \CU|BC|D_addr[5]~5_combout ;
wire \CU|BC|D_addr[6]~6_combout ;
wire \CU|BC|D_addr[7]~7_combout ;
wire \CU|IR|data_out[8]~feeder_combout ;
wire \CU|BC|RF_W_addr[0]~0_combout ;
wire \CU|IR|data_out[9]~feeder_combout ;
wire \CU|BC|RF_W_addr[1]~1_combout ;
wire \CU|BC|RF_W_addr[2]~2_combout ;
wire \CU|BC|RF_W_addr[3]~3_combout ;
wire \CU|BC|RF_W_wr~0_combout ;
wire \CU|BC|RF_Rp_addr[0]~0_combout ;
wire \CU|BC|RF_Rp_addr[1]~1_combout ;
wire \CU|BC|RF_Rp_addr[2]~2_combout ;
wire \CU|BC|RF_Rp_addr[3]~3_combout ;
wire \CU|BC|RF_Rq_addr[0]~0_combout ;
wire \CU|BC|RF_Rq_addr[1]~1_combout ;
wire \CU|BC|RF_Rq_addr[2]~2_combout ;
wire \CU|BC|RF_Rq_addr[3]~3_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a4 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a14 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a5 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a9 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a10 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a10 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a11 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a8 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a8 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a7 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a12 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a6 ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a5 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a13 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a14 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a3 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a2 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a1 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ;
wire \BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a15 ;
wire \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ;
wire \BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire [15:0] \IM|altsyncram_component|auto_generated|q_a ;
wire [7:0] \CU|PC|LPM_COUNTER_component|auto_generated|safe_q ;
wire [15:0] \CU|IR|data_out ;
wire [15:0] \DM|altsyncram_component|auto_generated|q_b ;
wire [15:0] \DM|altsyncram_component|auto_generated|q_a ;
wire [7:0] \addr_in~combout ;

wire [15:0] \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [15:0] \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \DM|altsyncram_component|auto_generated|q_a [0] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \DM|altsyncram_component|auto_generated|q_a [1] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \DM|altsyncram_component|auto_generated|q_a [2] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \DM|altsyncram_component|auto_generated|q_a [3] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \DM|altsyncram_component|auto_generated|q_a [4] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \DM|altsyncram_component|auto_generated|q_a [5] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \DM|altsyncram_component|auto_generated|q_a [6] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \DM|altsyncram_component|auto_generated|q_a [7] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \DM|altsyncram_component|auto_generated|q_a [8] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \DM|altsyncram_component|auto_generated|q_a [9] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \DM|altsyncram_component|auto_generated|q_a [10] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \DM|altsyncram_component|auto_generated|q_a [11] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \DM|altsyncram_component|auto_generated|q_a [12] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \DM|altsyncram_component|auto_generated|q_a [13] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \DM|altsyncram_component|auto_generated|q_a [14] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \DM|altsyncram_component|auto_generated|q_a [15] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \DM|altsyncram_component|auto_generated|q_b [0] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \DM|altsyncram_component|auto_generated|q_b [1] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \DM|altsyncram_component|auto_generated|q_b [2] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \DM|altsyncram_component|auto_generated|q_b [3] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \DM|altsyncram_component|auto_generated|q_b [4] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \DM|altsyncram_component|auto_generated|q_b [5] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \DM|altsyncram_component|auto_generated|q_b [6] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \DM|altsyncram_component|auto_generated|q_b [7] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \DM|altsyncram_component|auto_generated|q_b [8] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \DM|altsyncram_component|auto_generated|q_b [9] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \DM|altsyncram_component|auto_generated|q_b [10] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \DM|altsyncram_component|auto_generated|q_b [11] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \DM|altsyncram_component|auto_generated|q_b [12] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \DM|altsyncram_component|auto_generated|q_b [13] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \DM|altsyncram_component|auto_generated|q_b [14] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \DM|altsyncram_component|auto_generated|q_b [15] = \DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \IM|altsyncram_component|auto_generated|q_a [0] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IM|altsyncram_component|auto_generated|q_a [1] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IM|altsyncram_component|auto_generated|q_a [2] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IM|altsyncram_component|auto_generated|q_a [3] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IM|altsyncram_component|auto_generated|q_a [4] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IM|altsyncram_component|auto_generated|q_a [5] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IM|altsyncram_component|auto_generated|q_a [6] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IM|altsyncram_component|auto_generated|q_a [7] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IM|altsyncram_component|auto_generated|q_a [8] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IM|altsyncram_component|auto_generated|q_a [9] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IM|altsyncram_component|auto_generated|q_a [10] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IM|altsyncram_component|auto_generated|q_a [11] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IM|altsyncram_component|auto_generated|q_a [12] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IM|altsyncram_component|auto_generated|q_a [13] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IM|altsyncram_component|auto_generated|q_a [14] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IM|altsyncram_component|auto_generated|q_a [15] = \IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a1  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a2  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a3  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a4  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a5  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a6  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a7  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a8  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a9  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a10  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a11  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a12  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a13  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a14  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \BO|bank|data_rtl_0|auto_generated|ram_block1a15  = \BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a1  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a2  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a3  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a4  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a5  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a6  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a7  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a8  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a9  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a10  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a11  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a12  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a13  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a14  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \BO|bank|data_rtl_1|auto_generated|ram_block1a15  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: M4K_X13_Y24
cycloneii_ram_block \BO|bank|data_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\CU|BC|RF_W_wr~combout ),
	.ena1(\CU|BC|RF_W_wr~0_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout }),
	.portaaddr({\CU|BC|RF_W_addr[3]~3_combout ,\CU|BC|RF_W_addr[2]~2_combout ,\CU|BC|RF_W_addr[1]~1_combout ,\CU|BC|RF_W_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\CU|BC|RF_Rq_addr[3]~3_combout ,\CU|BC|RF_Rq_addr[2]~2_combout ,\CU|BC|RF_Rq_addr[1]~1_combout ,\CU|BC|RF_Rq_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\BO|bank|data_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapath:BO|register_bank:bank|altsyncram:data_rtl_1|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \BO|bank|data_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N2
cycloneii_lcell_comb \CU|BC|Selector11~1 (
// Equation(s):
// \CU|BC|Selector11~1_combout  = (!\CU|IR|data_out [14] & !\CU|IR|data_out [15])

	.dataa(\CU|IR|data_out [14]),
	.datab(vcc),
	.datac(\CU|IR|data_out [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|Selector11~1 .lut_mask = 16'h0505;
defparam \CU|BC|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N10
cycloneii_lcell_comb \CU|BC|y_next.load1~0 (
// Equation(s):
// \CU|BC|y_next.load1~0_combout  = ((\CU|IR|data_out [13]) # ((\CU|IR|data_out [12]) # (!\CU|BC|y_present.decoding~regout ))) # (!\CU|BC|Selector11~1_combout )

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.load1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load1~0 .lut_mask = 16'hFDFF;
defparam \CU|BC|y_next.load1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N6
cycloneii_lcell_comb \CU|BC|y_next.store1~0 (
// Equation(s):
// \CU|BC|y_next.store1~0_combout  = (\CU|BC|Selector11~1_combout  & (!\CU|IR|data_out [13] & (\CU|IR|data_out [12] & \CU|BC|y_present.decoding~regout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.store1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store1~0 .lut_mask = 16'h2000;
defparam \CU|BC|y_next.store1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N8
cycloneii_lcell_comb \CU|BC|y_present.start~feeder (
// Equation(s):
// \CU|BC|y_present.start~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|y_present.start~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.start~feeder .lut_mask = 16'hFFFF;
defparam \CU|BC|y_present.start~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \r~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\r~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r));
// synopsys translate_off
defparam \r~I .input_async_reset = "none";
defparam \r~I .input_power_up = "low";
defparam \r~I .input_register_mode = "none";
defparam \r~I .input_sync_reset = "none";
defparam \r~I .oe_async_reset = "none";
defparam \r~I .oe_power_up = "low";
defparam \r~I .oe_register_mode = "none";
defparam \r~I .oe_sync_reset = "none";
defparam \r~I .operation_mode = "input";
defparam \r~I .output_async_reset = "none";
defparam \r~I .output_power_up = "low";
defparam \r~I .output_register_mode = "none";
defparam \r~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \r~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\r~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\r~clkctrl_outclk ));
// synopsys translate_off
defparam \r~clkctrl .clock_type = "global clock";
defparam \r~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X10_Y23_N9
cycloneii_lcell_ff \CU|BC|y_present.start (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_present.start~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.start~regout ));

// Location: LCCOMB_X10_Y23_N10
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout  = \CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0] $ (VCC)
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT  = CARRY(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0])

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N30
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N2
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|_~0 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout  = (\CU|BC|y_present.search~regout ) # (!\CU|BC|y_present.start~regout )

	.dataa(\CU|BC|y_present.search~regout ),
	.datab(vcc),
	.datac(\CU|BC|y_present.start~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|_~0 .lut_mask = 16'hAFAF;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y23_N11
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]));

// Location: LCCOMB_X10_Y23_N12
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita0~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N13
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]));

// Location: LCCOMB_X10_Y23_N14
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ))

	.dataa(vcc),
	.datab(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita1~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N15
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]));

// Location: LCCOMB_X10_Y23_N16
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita2~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N17
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]));

// Location: LCCOMB_X10_Y23_N18
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ))

	.dataa(vcc),
	.datab(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita3~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N19
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]));

// Location: LCCOMB_X10_Y23_N20
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT )) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5] & ((\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (GND)))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  = CARRY((!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ) # (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita4~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N21
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]));

// Location: LCCOMB_X10_Y23_N22
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout  = (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & (\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  $ (GND))) # 
// (!\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & (!\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT  & VCC))
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  = CARRY((\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6] & !\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ))

	.dataa(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita5~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.cout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ));
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .lut_mask = 16'hA50A;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N23
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]));

// Location: LCCOMB_X10_Y23_N24
cycloneii_lcell_comb \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 (
// Equation(s):
// \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout  = \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT  $ (\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.cin(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita6~COUT ),
	.combout(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.cout());
// synopsys translate_off
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .lut_mask = 16'h0FF0;
defparam \CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X10_Y23_N25
cycloneii_lcell_ff \CU|PC|LPM_COUNTER_component|auto_generated|counter_reg_bit1a[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|counter_comb_bita7~combout ),
	.sdata(\~GND~combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\CU|BC|y_present.start~regout ),
	.ena(\CU|PC|LPM_COUNTER_component|auto_generated|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]));

// Location: M4K_X13_Y23
cycloneii_ram_block \IM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CU|BC|y_present.search~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3],
\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1],\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_data.mif";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:IM|altsyncram:altsyncram_component|altsyncram_1281:auto_generated|ALTSYNCRAM";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000029081808280717072706160626051505250414042403130323021202220100010000;
// synopsys translate_on

// Location: LCFF_X12_Y23_N15
cycloneii_lcell_ff \CU|IR|data_out[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [13]));

// Location: LCFF_X12_Y23_N11
cycloneii_lcell_ff \CU|IR|data_out[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [12]));

// Location: LCCOMB_X11_Y23_N14
cycloneii_lcell_comb \CU|BC|y_next.decoding_387 (
// Equation(s):
// \CU|BC|y_next.decoding_387~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_present.search~regout )) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_next.decoding_387~combout )))

	.dataa(vcc),
	.datab(\CU|BC|y_present.search~regout ),
	.datac(\CU|BC|y_next.decoding_387~combout ),
	.datad(\CU|BC|Selector11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\CU|BC|y_next.decoding_387~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.decoding_387 .lut_mask = 16'hCCF0;
defparam \CU|BC|y_next.decoding_387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N15
cycloneii_lcell_ff \CU|BC|y_present.decoding (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_next.decoding_387~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.decoding~regout ));

// Location: LCCOMB_X11_Y23_N26
cycloneii_lcell_comb \CU|BC|y_next.sum1~0 (
// Equation(s):
// \CU|BC|y_next.sum1~0_combout  = (\CU|BC|Selector11~1_combout  & (\CU|IR|data_out [13] & (!\CU|IR|data_out [12] & \CU|BC|y_present.decoding~regout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum1~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum1~0 .lut_mask = 16'h0800;
defparam \CU|BC|y_next.sum1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N8
cycloneii_lcell_comb \CU|BC|comb~1 (
// Equation(s):
// \CU|BC|comb~1_combout  = (\CU|BC|y_present.decoding~regout  & (((\CU|IR|data_out [13] & !\CU|IR|data_out [12])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~1 .lut_mask = 16'h5D00;
defparam \CU|BC|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N2
cycloneii_lcell_comb \CU|BC|y_next.sum1_318 (
// Equation(s):
// \CU|BC|y_next.sum1_318~combout  = (\CU|BC|comb~1_combout  & ((\CU|BC|y_next.sum1~0_combout ) # (\CU|BC|y_next.sum1_318~combout )))

	.dataa(vcc),
	.datab(\CU|BC|y_next.sum1~0_combout ),
	.datac(\CU|BC|comb~1_combout ),
	.datad(\CU|BC|y_next.sum1_318~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum1_318~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum1_318 .lut_mask = 16'hF0C0;
defparam \CU|BC|y_next.sum1_318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N30
cycloneii_lcell_comb \CU|BC|y_present.sum1~feeder (
// Equation(s):
// \CU|BC|y_present.sum1~feeder_combout  = \CU|BC|y_next.sum1_318~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|BC|y_next.sum1_318~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_present.sum1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.sum1~feeder .lut_mask = 16'hFF00;
defparam \CU|BC|y_present.sum1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N31
cycloneii_lcell_ff \CU|BC|y_present.sum1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_present.sum1~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.sum1~regout ));

// Location: LCCOMB_X10_Y23_N4
cycloneii_lcell_comb \CU|BC|y_next.sum2_306 (
// Equation(s):
// \CU|BC|y_next.sum2_306~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.sum1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.sum2_306~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.sum2_306~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.sum2_306~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.sum2_306 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.sum2_306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y23_N5
cycloneii_lcell_ff \CU|BC|y_present.sum2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_next.sum2_306~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.sum2~regout ));

// Location: LCCOMB_X10_Y23_N6
cycloneii_lcell_comb \CU|BC|WideOr0~0 (
// Equation(s):
// \CU|BC|WideOr0~0_combout  = (\CU|BC|y_present.load2~regout ) # (((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.store2~regout )) # (!\CU|BC|y_present.start~regout ))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.start~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|WideOr0~0 .lut_mask = 16'hFFFB;
defparam \CU|BC|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y23_N0
cycloneii_lcell_comb \CU|BC|y_next.search_402 (
// Equation(s):
// \CU|BC|y_next.search_402~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|WideOr0~0_combout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.search_402~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.search_402~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.search_402~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.search_402 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.search_402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y23_N1
cycloneii_lcell_ff \CU|BC|y_present.search (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_next.search_402~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.search~regout ));

// Location: CLKCTRL_G1
cycloneii_clkctrl \CU|BC|y_present.search~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CU|BC|y_present.search~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|BC|y_present.search~clkctrl_outclk ));
// synopsys translate_off
defparam \CU|BC|y_present.search~clkctrl .clock_type = "global clock";
defparam \CU|BC|y_present.search~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X12_Y23_N25
cycloneii_lcell_ff \CU|IR|data_out[14] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [14]));

// Location: LCFF_X12_Y23_N27
cycloneii_lcell_ff \CU|IR|data_out[15] (
	.clk(\clk~combout ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [15]));

// Location: LCCOMB_X12_Y23_N16
cycloneii_lcell_comb \CU|BC|Selector11~0 (
// Equation(s):
// \CU|BC|Selector11~0_combout  = ((!\CU|IR|data_out [14] & !\CU|IR|data_out [15])) # (!\CU|BC|y_present.decoding~regout )

	.dataa(\CU|BC|y_present.decoding~regout ),
	.datab(\CU|IR|data_out [14]),
	.datac(vcc),
	.datad(\CU|IR|data_out [15]),
	.cin(gnd),
	.combout(\CU|BC|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|Selector11~0 .lut_mask = 16'h5577;
defparam \CU|BC|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \CU|BC|Selector11~0clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CU|BC|Selector11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CU|BC|Selector11~0clkctrl_outclk ));
// synopsys translate_off
defparam \CU|BC|Selector11~0clkctrl .clock_type = "global clock";
defparam \CU|BC|Selector11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N24
cycloneii_lcell_comb \CU|BC|comb~2 (
// Equation(s):
// \CU|BC|comb~2_combout  = (\CU|BC|y_present.decoding~regout  & (((!\CU|IR|data_out [13] & \CU|IR|data_out [12])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~2 .lut_mask = 16'h7500;
defparam \CU|BC|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N22
cycloneii_lcell_comb \CU|BC|y_next.store1_345 (
// Equation(s):
// \CU|BC|y_next.store1_345~combout  = (\CU|BC|comb~2_combout  & ((\CU|BC|y_next.store1~0_combout ) # (\CU|BC|y_next.store1_345~combout )))

	.dataa(\CU|BC|y_next.store1~0_combout ),
	.datab(vcc),
	.datac(\CU|BC|comb~2_combout ),
	.datad(\CU|BC|y_next.store1_345~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.store1_345~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store1_345 .lut_mask = 16'hF0A0;
defparam \CU|BC|y_next.store1_345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N20
cycloneii_lcell_comb \CU|BC|y_present.store1~feeder (
// Equation(s):
// \CU|BC|y_present.store1~feeder_combout  = \CU|BC|y_next.store1_345~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|BC|y_next.store1_345~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_present.store1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.store1~feeder .lut_mask = 16'hFF00;
defparam \CU|BC|y_present.store1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N21
cycloneii_lcell_ff \CU|BC|y_present.store1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_present.store1~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.store1~regout ));

// Location: LCCOMB_X10_Y23_N28
cycloneii_lcell_comb \CU|BC|y_next.store2_333 (
// Equation(s):
// \CU|BC|y_next.store2_333~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.store1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.store2_333~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.store2_333~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.store1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.store2_333~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.store2_333 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.store2_333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y23_N29
cycloneii_lcell_ff \CU|BC|y_present.store2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_next.store2_333~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.store2~regout ));

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N16
cycloneii_lcell_comb \CU|BC|comb~0 (
// Equation(s):
// \CU|BC|comb~0_combout  = (\CU|BC|y_present.decoding~regout  & (((!\CU|IR|data_out [13] & !\CU|IR|data_out [12])) # (!\CU|BC|Selector11~1_combout )))

	.dataa(\CU|BC|Selector11~1_combout ),
	.datab(\CU|IR|data_out [13]),
	.datac(\CU|IR|data_out [12]),
	.datad(\CU|BC|y_present.decoding~regout ),
	.cin(gnd),
	.combout(\CU|BC|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|comb~0 .lut_mask = 16'h5700;
defparam \CU|BC|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N12
cycloneii_lcell_comb \CU|BC|y_next.load1_372 (
// Equation(s):
// \CU|BC|y_next.load1_372~combout  = (\CU|BC|comb~0_combout  & ((\CU|BC|y_next.load1_372~combout ) # (!\CU|BC|y_next.load1~0_combout )))

	.dataa(\CU|BC|y_next.load1~0_combout ),
	.datab(vcc),
	.datac(\CU|BC|comb~0_combout ),
	.datad(\CU|BC|y_next.load1_372~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.load1_372~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load1_372 .lut_mask = 16'hF050;
defparam \CU|BC|y_next.load1_372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N18
cycloneii_lcell_comb \CU|BC|y_present.load1~feeder (
// Equation(s):
// \CU|BC|y_present.load1~feeder_combout  = \CU|BC|y_next.load1_372~combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\CU|BC|y_next.load1_372~combout ),
	.cin(gnd),
	.combout(\CU|BC|y_present.load1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_present.load1~feeder .lut_mask = 16'hFF00;
defparam \CU|BC|y_present.load1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y23_N19
cycloneii_lcell_ff \CU|BC|y_present.load1 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_present.load1~feeder_combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.load1~regout ));

// Location: LCCOMB_X10_Y23_N26
cycloneii_lcell_comb \CU|BC|y_next.load2_360 (
// Equation(s):
// \CU|BC|y_next.load2_360~combout  = (GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & ((\CU|BC|y_present.load1~regout ))) # (!GLOBAL(\CU|BC|Selector11~0clkctrl_outclk ) & (\CU|BC|y_next.load2_360~combout ))

	.dataa(vcc),
	.datab(\CU|BC|y_next.load2_360~combout ),
	.datac(\CU|BC|Selector11~0clkctrl_outclk ),
	.datad(\CU|BC|y_present.load1~regout ),
	.cin(gnd),
	.combout(\CU|BC|y_next.load2_360~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|y_next.load2_360 .lut_mask = 16'hFC0C;
defparam \CU|BC|y_next.load2_360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X10_Y23_N27
cycloneii_lcell_ff \CU|BC|y_present.load2 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|BC|y_next.load2_360~combout ),
	.sdata(gnd),
	.aclr(\r~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|BC|y_present.load2~regout ));

// Location: LCCOMB_X11_Y23_N4
cycloneii_lcell_comb \CU|BC|RF_W_wr (
// Equation(s):
// \CU|BC|RF_W_wr~combout  = (\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.sum1~regout ))

	.dataa(vcc),
	.datab(\CU|BC|y_present.sum2~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_wr~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_wr .lut_mask = 16'hFFFC;
defparam \CU|BC|RF_W_wr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N26
cycloneii_lcell_comb \CU|BC|RF_Rp_rd (
// Equation(s):
// \CU|BC|RF_Rp_rd~combout  = (\CU|BC|y_present.sum1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.sum2~regout ))

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(vcc),
	.datad(\CU|BC|y_present.sum2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_rd~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_rd .lut_mask = 16'hFFEE;
defparam \CU|BC|RF_Rp_rd .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y23_N28
cycloneii_lcell_comb \CU|BC|RF_s (
// Equation(s):
// \CU|BC|RF_s~combout  = (\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.load1~regout )

	.dataa(vcc),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(vcc),
	.datad(\CU|BC|y_present.load1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_s~combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_s .lut_mask = 16'hFFCC;
defparam \CU|BC|RF_s .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a15  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  $ (VCC))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a15 
//  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout  & VCC))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a15  & \BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a15 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .lut_mask = 16'h6688;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~0_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N28
cycloneii_lcell_comb \CU|IR|data_out[0]~feeder (
// Equation(s):
// \CU|IR|data_out[0]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\CU|IR|data_out[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[0]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y23_N29
cycloneii_lcell_ff \CU|IR|data_out[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|IR|data_out[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [0]));

// Location: LCCOMB_X12_Y23_N0
cycloneii_lcell_comb \CU|BC|D_addr[0]~0 (
// Equation(s):
// \CU|BC|D_addr[0]~0_combout  = (\CU|IR|data_out [0] & ((\CU|BC|y_present.store1~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.store1~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store2~regout ),
	.datad(\CU|IR|data_out [0]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[0]~0 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N4
cycloneii_lcell_comb \CU|IR|data_out[1]~feeder (
// Equation(s):
// \CU|IR|data_out[1]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\CU|IR|data_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[1]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y23_N5
cycloneii_lcell_ff \CU|IR|data_out[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|IR|data_out[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [1]));

// Location: LCCOMB_X12_Y23_N22
cycloneii_lcell_comb \CU|BC|D_addr[1]~1 (
// Equation(s):
// \CU|BC|D_addr[1]~1_combout  = (\CU|IR|data_out [1] & ((\CU|BC|y_present.store1~regout ) # ((\CU|BC|y_present.store2~regout ) # (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.store1~regout ),
	.datab(\CU|IR|data_out [1]),
	.datac(\CU|BC|y_present.store2~regout ),
	.datad(\CU|BC|y_present.load1~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[1]~1 .lut_mask = 16'hCCC8;
defparam \CU|BC|D_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y23_N17
cycloneii_lcell_ff \CU|IR|data_out[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [2]));

// Location: LCCOMB_X12_Y23_N12
cycloneii_lcell_comb \CU|BC|D_addr[2]~2 (
// Equation(s):
// \CU|BC|D_addr[2]~2_combout  = (\CU|IR|data_out [2] & ((\CU|BC|y_present.store1~regout ) # ((\CU|BC|y_present.store2~regout ) # (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.store1~regout ),
	.datab(\CU|BC|y_present.store2~regout ),
	.datac(\CU|IR|data_out [2]),
	.datad(\CU|BC|y_present.load1~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[2]~2 .lut_mask = 16'hF0E0;
defparam \CU|BC|D_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N30
cycloneii_lcell_comb \CU|IR|data_out[3]~feeder (
// Equation(s):
// \CU|IR|data_out[3]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\CU|IR|data_out[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[3]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y23_N31
cycloneii_lcell_ff \CU|IR|data_out[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|IR|data_out[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [3]));

// Location: LCCOMB_X12_Y23_N6
cycloneii_lcell_comb \CU|BC|D_addr[3]~3 (
// Equation(s):
// \CU|BC|D_addr[3]~3_combout  = (\CU|IR|data_out [3] & ((\CU|BC|y_present.store1~regout ) # ((\CU|BC|y_present.load1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.store1~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.store2~regout ),
	.datad(\CU|IR|data_out [3]),
	.cin(gnd),
	.combout(\CU|BC|D_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[3]~3 .lut_mask = 16'hFE00;
defparam \CU|BC|D_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N13
cycloneii_lcell_ff \CU|IR|data_out[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [4]));

// Location: LCCOMB_X14_Y23_N12
cycloneii_lcell_comb \CU|BC|D_addr[4]~4 (
// Equation(s):
// \CU|BC|D_addr[4]~4_combout  = (\CU|IR|data_out [4] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|IR|data_out [4]),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[4]~4 .lut_mask = 16'hF0E0;
defparam \CU|BC|D_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N21
cycloneii_lcell_ff \CU|IR|data_out[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [5]));

// Location: LCCOMB_X14_Y23_N20
cycloneii_lcell_comb \CU|BC|D_addr[5]~5 (
// Equation(s):
// \CU|BC|D_addr[5]~5_combout  = (\CU|IR|data_out [5] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|IR|data_out [5]),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[5]~5 .lut_mask = 16'hF0E0;
defparam \CU|BC|D_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N1
cycloneii_lcell_ff \CU|IR|data_out[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [6]));

// Location: LCCOMB_X14_Y23_N0
cycloneii_lcell_comb \CU|BC|D_addr[6]~6 (
// Equation(s):
// \CU|BC|D_addr[6]~6_combout  = (\CU|IR|data_out [6] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|IR|data_out [6]),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[6]~6 .lut_mask = 16'hF0E0;
defparam \CU|BC|D_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N9
cycloneii_lcell_ff \CU|IR|data_out[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [7]));

// Location: LCCOMB_X14_Y23_N8
cycloneii_lcell_comb \CU|BC|D_addr[7]~7 (
// Equation(s):
// \CU|BC|D_addr[7]~7_combout  = (\CU|IR|data_out [7] & ((\CU|BC|y_present.load1~regout ) # ((\CU|BC|y_present.store1~regout ) # (\CU|BC|y_present.store2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|IR|data_out [7]),
	.datad(\CU|BC|y_present.store2~regout ),
	.cin(gnd),
	.combout(\CU|BC|D_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|D_addr[7]~7 .lut_mask = 16'hF0E0;
defparam \CU|BC|D_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[0]));
// synopsys translate_off
defparam \addr_in[0]~I .input_async_reset = "none";
defparam \addr_in[0]~I .input_power_up = "low";
defparam \addr_in[0]~I .input_register_mode = "none";
defparam \addr_in[0]~I .input_sync_reset = "none";
defparam \addr_in[0]~I .oe_async_reset = "none";
defparam \addr_in[0]~I .oe_power_up = "low";
defparam \addr_in[0]~I .oe_register_mode = "none";
defparam \addr_in[0]~I .oe_sync_reset = "none";
defparam \addr_in[0]~I .operation_mode = "input";
defparam \addr_in[0]~I .output_async_reset = "none";
defparam \addr_in[0]~I .output_power_up = "low";
defparam \addr_in[0]~I .output_register_mode = "none";
defparam \addr_in[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[1]));
// synopsys translate_off
defparam \addr_in[1]~I .input_async_reset = "none";
defparam \addr_in[1]~I .input_power_up = "low";
defparam \addr_in[1]~I .input_register_mode = "none";
defparam \addr_in[1]~I .input_sync_reset = "none";
defparam \addr_in[1]~I .oe_async_reset = "none";
defparam \addr_in[1]~I .oe_power_up = "low";
defparam \addr_in[1]~I .oe_register_mode = "none";
defparam \addr_in[1]~I .oe_sync_reset = "none";
defparam \addr_in[1]~I .operation_mode = "input";
defparam \addr_in[1]~I .output_async_reset = "none";
defparam \addr_in[1]~I .output_power_up = "low";
defparam \addr_in[1]~I .output_register_mode = "none";
defparam \addr_in[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[2]));
// synopsys translate_off
defparam \addr_in[2]~I .input_async_reset = "none";
defparam \addr_in[2]~I .input_power_up = "low";
defparam \addr_in[2]~I .input_register_mode = "none";
defparam \addr_in[2]~I .input_sync_reset = "none";
defparam \addr_in[2]~I .oe_async_reset = "none";
defparam \addr_in[2]~I .oe_power_up = "low";
defparam \addr_in[2]~I .oe_register_mode = "none";
defparam \addr_in[2]~I .oe_sync_reset = "none";
defparam \addr_in[2]~I .operation_mode = "input";
defparam \addr_in[2]~I .output_async_reset = "none";
defparam \addr_in[2]~I .output_power_up = "low";
defparam \addr_in[2]~I .output_register_mode = "none";
defparam \addr_in[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[3]));
// synopsys translate_off
defparam \addr_in[3]~I .input_async_reset = "none";
defparam \addr_in[3]~I .input_power_up = "low";
defparam \addr_in[3]~I .input_register_mode = "none";
defparam \addr_in[3]~I .input_sync_reset = "none";
defparam \addr_in[3]~I .oe_async_reset = "none";
defparam \addr_in[3]~I .oe_power_up = "low";
defparam \addr_in[3]~I .oe_register_mode = "none";
defparam \addr_in[3]~I .oe_sync_reset = "none";
defparam \addr_in[3]~I .operation_mode = "input";
defparam \addr_in[3]~I .output_async_reset = "none";
defparam \addr_in[3]~I .output_power_up = "low";
defparam \addr_in[3]~I .output_register_mode = "none";
defparam \addr_in[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[4]));
// synopsys translate_off
defparam \addr_in[4]~I .input_async_reset = "none";
defparam \addr_in[4]~I .input_power_up = "low";
defparam \addr_in[4]~I .input_register_mode = "none";
defparam \addr_in[4]~I .input_sync_reset = "none";
defparam \addr_in[4]~I .oe_async_reset = "none";
defparam \addr_in[4]~I .oe_power_up = "low";
defparam \addr_in[4]~I .oe_register_mode = "none";
defparam \addr_in[4]~I .oe_sync_reset = "none";
defparam \addr_in[4]~I .operation_mode = "input";
defparam \addr_in[4]~I .output_async_reset = "none";
defparam \addr_in[4]~I .output_power_up = "low";
defparam \addr_in[4]~I .output_register_mode = "none";
defparam \addr_in[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[5]));
// synopsys translate_off
defparam \addr_in[5]~I .input_async_reset = "none";
defparam \addr_in[5]~I .input_power_up = "low";
defparam \addr_in[5]~I .input_register_mode = "none";
defparam \addr_in[5]~I .input_sync_reset = "none";
defparam \addr_in[5]~I .oe_async_reset = "none";
defparam \addr_in[5]~I .oe_power_up = "low";
defparam \addr_in[5]~I .oe_register_mode = "none";
defparam \addr_in[5]~I .oe_sync_reset = "none";
defparam \addr_in[5]~I .operation_mode = "input";
defparam \addr_in[5]~I .output_async_reset = "none";
defparam \addr_in[5]~I .output_power_up = "low";
defparam \addr_in[5]~I .output_register_mode = "none";
defparam \addr_in[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[6]));
// synopsys translate_off
defparam \addr_in[6]~I .input_async_reset = "none";
defparam \addr_in[6]~I .input_power_up = "low";
defparam \addr_in[6]~I .input_register_mode = "none";
defparam \addr_in[6]~I .input_sync_reset = "none";
defparam \addr_in[6]~I .oe_async_reset = "none";
defparam \addr_in[6]~I .oe_power_up = "low";
defparam \addr_in[6]~I .oe_register_mode = "none";
defparam \addr_in[6]~I .oe_sync_reset = "none";
defparam \addr_in[6]~I .operation_mode = "input";
defparam \addr_in[6]~I .output_async_reset = "none";
defparam \addr_in[6]~I .output_power_up = "low";
defparam \addr_in[6]~I .output_register_mode = "none";
defparam \addr_in[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \addr_in[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\addr_in~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(addr_in[7]));
// synopsys translate_off
defparam \addr_in[7]~I .input_async_reset = "none";
defparam \addr_in[7]~I .input_power_up = "low";
defparam \addr_in[7]~I .input_register_mode = "none";
defparam \addr_in[7]~I .input_sync_reset = "none";
defparam \addr_in[7]~I .oe_async_reset = "none";
defparam \addr_in[7]~I .oe_power_up = "low";
defparam \addr_in[7]~I .oe_register_mode = "none";
defparam \addr_in[7]~I .oe_sync_reset = "none";
defparam \addr_in[7]~I .operation_mode = "input";
defparam \addr_in[7]~I .output_async_reset = "none";
defparam \addr_in[7]~I .output_power_up = "low";
defparam \addr_in[7]~I .output_register_mode = "none";
defparam \addr_in[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N18
cycloneii_lcell_comb \CU|IR|data_out[8]~feeder (
// Equation(s):
// \CU|IR|data_out[8]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\CU|IR|data_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[8]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N19
cycloneii_lcell_ff \CU|IR|data_out[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|IR|data_out[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [8]));

// Location: LCCOMB_X14_Y23_N4
cycloneii_lcell_comb \CU|BC|RF_W_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_W_addr[0]~0_combout  = (\CU|IR|data_out [8] & ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(\CU|IR|data_out [8]),
	.datac(\CU|BC|y_present.sum1~regout ),
	.datad(\CU|BC|y_present.load2~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[0]~0 .lut_mask = 16'hCCC8;
defparam \CU|BC|RF_W_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N10
cycloneii_lcell_comb \CU|IR|data_out[9]~feeder (
// Equation(s):
// \CU|IR|data_out[9]~feeder_combout  = \IM|altsyncram_component|auto_generated|q_a [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IM|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\CU|IR|data_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \CU|IR|data_out[9]~feeder .lut_mask = 16'hFF00;
defparam \CU|IR|data_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N11
cycloneii_lcell_ff \CU|IR|data_out[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\CU|IR|data_out[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [9]));

// Location: LCCOMB_X14_Y23_N24
cycloneii_lcell_comb \CU|BC|RF_W_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_W_addr[1]~1_combout  = (\CU|IR|data_out [9] & ((\CU|BC|y_present.sum1~regout ) # ((\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.sum2~regout ))))

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(\CU|IR|data_out [9]),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[1]~1 .lut_mask = 16'hFE00;
defparam \CU|BC|RF_W_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N16
cycloneii_lcell_comb \CU|BC|RF_W_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_W_addr[2]~2_combout  = (\CU|IR|data_out [10] & ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.sum1~regout ))))

	.dataa(\CU|IR|data_out [10]),
	.datab(\CU|BC|y_present.sum2~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[2]~2 .lut_mask = 16'hAAA8;
defparam \CU|BC|RF_W_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N3
cycloneii_lcell_ff \CU|IR|data_out[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [11]));

// Location: LCCOMB_X14_Y23_N2
cycloneii_lcell_comb \CU|BC|RF_W_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_W_addr[3]~3_combout  = (\CU|IR|data_out [11] & ((\CU|BC|y_present.sum2~regout ) # ((\CU|BC|y_present.load2~regout ) # (\CU|BC|y_present.sum1~regout ))))

	.dataa(\CU|BC|y_present.sum2~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\CU|IR|data_out [11]),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_W_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_addr[3]~3 .lut_mask = 16'hF0E0;
defparam \CU|BC|RF_W_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N28
cycloneii_lcell_comb \CU|BC|RF_W_wr~0 (
// Equation(s):
// \CU|BC|RF_W_wr~0_combout  = (\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.sum2~regout )

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(vcc),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|RF_W_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_W_wr~0 .lut_mask = 16'hFAFA;
defparam \CU|BC|RF_W_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N22
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_Rp_addr[0]~0_combout  = (\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [8])))) # (!\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [4] & ((\CU|BC|RF_W_wr~0_combout ))))

	.dataa(\CU|IR|data_out [4]),
	.datab(\CU|IR|data_out [8]),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|BC|RF_W_wr~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[0]~0 .lut_mask = 16'hCAC0;
defparam \CU|BC|RF_Rp_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N26
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_Rp_addr[1]~1_combout  = (\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [9])) # (!\CU|BC|y_present.store1~regout  & (((\CU|BC|RF_W_wr~0_combout  & \CU|IR|data_out [5]))))

	.dataa(\CU|IR|data_out [9]),
	.datab(\CU|BC|y_present.store1~regout ),
	.datac(\CU|BC|RF_W_wr~0_combout ),
	.datad(\CU|IR|data_out [5]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[1]~1 .lut_mask = 16'hB888;
defparam \CU|BC|RF_Rp_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y23_N15
cycloneii_lcell_ff \CU|IR|data_out[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IM|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CU|BC|y_present.search~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\CU|IR|data_out [10]));

// Location: LCCOMB_X14_Y23_N6
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_Rp_addr[2]~2_combout  = (\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [10])))) # (!\CU|BC|y_present.store1~regout  & (\CU|IR|data_out [6] & ((\CU|BC|RF_W_wr~0_combout ))))

	.dataa(\CU|IR|data_out [6]),
	.datab(\CU|IR|data_out [10]),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|BC|RF_W_wr~0_combout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[2]~2 .lut_mask = 16'hCAC0;
defparam \CU|BC|RF_Rp_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y23_N30
cycloneii_lcell_comb \CU|BC|RF_Rp_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_Rp_addr[3]~3_combout  = (\CU|BC|y_present.store1~regout  & (((\CU|IR|data_out [11])))) # (!\CU|BC|y_present.store1~regout  & (\CU|BC|RF_W_wr~0_combout  & (\CU|IR|data_out [7])))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|IR|data_out [7]),
	.datac(\CU|BC|y_present.store1~regout ),
	.datad(\CU|IR|data_out [11]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rp_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rp_addr[3]~3 .lut_mask = 16'hF808;
defparam \CU|BC|RF_Rp_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N18
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[0]~0 (
// Equation(s):
// \CU|BC|RF_Rq_addr[0]~0_combout  = (\CU|IR|data_out [0] & ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.sum2~regout )))

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(\CU|IR|data_out [0]),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[0]~0 .lut_mask = 16'hC8C8;
defparam \CU|BC|RF_Rq_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N8
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[1]~1 (
// Equation(s):
// \CU|BC|RF_Rq_addr[1]~1_combout  = (\CU|IR|data_out [1] & ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.sum2~regout )))

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(\CU|IR|data_out [1]),
	.datac(\CU|BC|y_present.sum2~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[1]~1 .lut_mask = 16'hC8C8;
defparam \CU|BC|RF_Rq_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N20
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[2]~2 (
// Equation(s):
// \CU|BC|RF_Rq_addr[2]~2_combout  = (\CU|IR|data_out [2] & ((\CU|BC|y_present.sum2~regout ) # (\CU|BC|y_present.sum1~regout )))

	.dataa(vcc),
	.datab(\CU|BC|y_present.sum2~regout ),
	.datac(\CU|IR|data_out [2]),
	.datad(\CU|BC|y_present.sum1~regout ),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[2]~2 .lut_mask = 16'hF0C0;
defparam \CU|BC|RF_Rq_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N10
cycloneii_lcell_comb \CU|BC|RF_Rq_addr[3]~3 (
// Equation(s):
// \CU|BC|RF_Rq_addr[3]~3_combout  = (\CU|IR|data_out [3] & ((\CU|BC|y_present.sum1~regout ) # (\CU|BC|y_present.sum2~regout )))

	.dataa(\CU|BC|y_present.sum1~regout ),
	.datab(\CU|BC|y_present.sum2~regout ),
	.datac(vcc),
	.datad(\CU|IR|data_out [3]),
	.cin(gnd),
	.combout(\CU|BC|RF_Rq_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \CU|BC|RF_Rq_addr[3]~3 .lut_mask = 16'hEE00;
defparam \CU|BC|RF_Rq_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X13_Y25
cycloneii_ram_block \BO|bank|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|RF_W_wr~combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(\clk~clkctrl_outclk ),
	.ena0(\CU|BC|RF_W_wr~combout ),
	.ena1(\CU|BC|RF_Rp_rd~combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ,\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ,
\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout }),
	.portaaddr({\CU|BC|RF_W_addr[3]~3_combout ,\CU|BC|RF_W_addr[2]~2_combout ,\CU|BC|RF_W_addr[1]~1_combout ,\CU|BC|RF_W_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr({\CU|BC|RF_Rp_addr[3]~3_combout ,\CU|BC|RF_Rp_addr[2]~2_combout ,\CU|BC|RF_Rp_addr[1]~1_combout ,\CU|BC|RF_Rp_addr[0]~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\BO|bank|data_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapath:BO|register_bank:bank|altsyncram:data_rtl_0|altsyncram_okd1:auto_generated|ALTSYNCRAM";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \BO|bank|data_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: M4K_X13_Y28
cycloneii_ram_block \DM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\CU|BC|y_present.store2~regout ),
	.portaaddrstall(gnd),
	.portbrewe(gnd),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ,\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ,
\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout }),
	.portaaddr({\CU|BC|D_addr[7]~7_combout ,\CU|BC|D_addr[6]~6_combout ,\CU|BC|D_addr[5]~5_combout ,\CU|BC|D_addr[4]~4_combout ,\CU|BC|D_addr[3]~3_combout ,\CU|BC|D_addr[2]~2_combout ,\CU|BC|D_addr[1]~1_combout ,\CU|BC|D_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbaddr({\addr_in~combout [7],\addr_in~combout [6],\addr_in~combout [5],\addr_in~combout [4],\addr_in~combout [3],\addr_in~combout [2],\addr_in~combout [1],\addr_in~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\DM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(\DM|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "ram_data.mif";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:DM|altsyncram:altsyncram_component|altsyncram_u792:auto_generated|ALTSYNCRAM";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \DM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002D0017001100000000002500070007;
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a15  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a14 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a14 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[0]~1 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~2_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [1] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [1]),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~33_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a14  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a13  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a14  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a13 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a14  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a13  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[1]~3 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~4_combout ),
	.datad(\CU|BC|RF_W_wr~0_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 .lut_mask = 16'h3022;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [2] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\DM|altsyncram_component|auto_generated|q_a [2]),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\CU|BC|y_present.load1~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~34_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 .lut_mask = 16'hFFA8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a12  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[2]~5 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~6_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [3] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [3]),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~35_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a11  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a12  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a11  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ))) 
// # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a11  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a12  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[3]~7 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~8_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [4] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [4]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~36_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a11  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a10 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[4]~9 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout )) # (!\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|bank|data_rtl_0|auto_generated|ram_block1a11 )))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~10_combout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 .lut_mask = 16'h3120;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [5] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [5]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~37_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a9  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a10  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a9  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ))) 
// # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a9  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a10  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a9 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[5]~11 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~12_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [6] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [6]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~38_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout  = (\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13  & 
// VCC)) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )))) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 )) # 
// (!\BO|bank|data_rtl_0|auto_generated|ram_block1a9  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a8 ))))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[6]~13 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N12
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~14_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [7] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [7]),
	.datac(\CU|BC|y_present.load1~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~39_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a8  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a7  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a8  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a7 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a8  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a7  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[7]~15 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N6
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~16_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [8] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\DM|altsyncram_component|auto_generated|q_a [8]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~40_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 .lut_mask = 16'hFFA8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a6  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a6 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[8]~17 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout )) # (!\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|bank|data_rtl_0|auto_generated|ram_block1a7 )))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~18_combout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 .lut_mask = 16'h5140;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N16
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [9] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [9]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~41_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N20
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout  = ((\BO|bank|data_rtl_0|auto_generated|ram_block1a6  $ (\BO|bank|data_rtl_1|auto_generated|ram_block1a5  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  = CARRY((\BO|bank|data_rtl_0|auto_generated|ram_block1a6  & ((\BO|bank|data_rtl_1|auto_generated|ram_block1a5 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ))) 
// # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a6  & (\BO|bank|data_rtl_1|auto_generated|ram_block1a5  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 )))

	.dataa(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[9]~19 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~20_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N10
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [10] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\DM|altsyncram_component|auto_generated|q_a [10]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~42_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 .lut_mask = 16'hFFA8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a4  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a4 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[10]~21 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N0
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~22_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 .lut_mask = 16'h5410;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N8
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [11] & ((\CU|BC|y_present.load2~regout ) # 
// (\CU|BC|y_present.load1~regout ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\DM|altsyncram_component|auto_generated|q_a [11]),
	.datac(\CU|BC|y_present.load1~regout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~43_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 .lut_mask = 16'hFFC8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a3  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a4  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a3  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 
// ))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a3  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a4  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a3 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[11]~23 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout  = (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ))))

	.dataa(\CU|BC|RF_W_wr~0_combout ),
	.datab(\CU|BC|RF_s~combout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~24_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 .lut_mask = 16'h3210;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [12] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\DM|altsyncram_component|auto_generated|q_a [12]),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~44_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 .lut_mask = 16'hFFE0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N18
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout  = (\CU|BC|y_present.load2~regout  & (((\DM|altsyncram_component|auto_generated|q_a [13])))) # (!\CU|BC|y_present.load2~regout  & ((\CU|BC|y_present.load1~regout  & 
// ((\DM|altsyncram_component|auto_generated|q_a [13]))) # (!\CU|BC|y_present.load1~regout  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 .lut_mask = 16'hFE10;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N26
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout  = (\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25  & 
// VCC)) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & 
// (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (GND)))))
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 )) # 
// (!\BO|bank|data_rtl_1|auto_generated|ram_block1a2  & ((!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ) # (!\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ))))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a2 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[12]~25 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .lut_mask = 16'h9617;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N2
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout  = (\CU|BC|RF_s~combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout )) # (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~61_combout ),
	.datac(\CU|BC|RF_W_wr~0_combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~26_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 .lut_mask = 16'hDC8C;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout  = (\CU|BC|y_present.load1~regout  & (\DM|altsyncram_component|auto_generated|q_a [14])) # (!\CU|BC|y_present.load1~regout  & ((\CU|BC|y_present.load2~regout  & 
// (\DM|altsyncram_component|auto_generated|q_a [14])) # (!\CU|BC|y_present.load2~regout  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a2 )))))

	.dataa(\DM|altsyncram_component|auto_generated|q_a [14]),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\CU|BC|y_present.load2~regout ),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 .lut_mask = 16'hABA8;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N28
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout  = ((\BO|bank|data_rtl_1|auto_generated|ram_block1a1  $ (\BO|bank|data_rtl_0|auto_generated|ram_block1a2  $ (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 
// )))) # (GND)
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29  = CARRY((\BO|bank|data_rtl_1|auto_generated|ram_block1a1  & ((\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ) # (!\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 
// ))) # (!\BO|bank|data_rtl_1|auto_generated|ram_block1a1  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a2  & !\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 )))

	.dataa(\BO|bank|data_rtl_1|auto_generated|ram_block1a1 ),
	.datab(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[13]~27 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.cout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ));
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .lut_mask = 16'h698E;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N4
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout  = (\CU|BC|RF_s~combout  & (((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout )))) # (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\CU|BC|RF_W_wr~0_combout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~62_combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~28_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 .lut_mask = 16'hF4B0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N22
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout  = (\CU|BC|y_present.load2~regout  & (((\DM|altsyncram_component|auto_generated|q_a [15])))) # (!\CU|BC|y_present.load2~regout  & ((\CU|BC|y_present.load1~regout  & 
// ((\DM|altsyncram_component|auto_generated|q_a [15]))) # (!\CU|BC|y_present.load1~regout  & (\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ))))

	.dataa(\CU|BC|y_present.load2~regout ),
	.datab(\CU|BC|y_present.load1~regout ),
	.datac(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 .lut_mask = 16'hFE10;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y24_N30
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout  = \BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout  $ (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29  $ 
// (\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ))

	.dataa(vcc),
	.datab(\BO|bank|data_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datac(vcc),
	.datad(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.cin(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[14]~29 ),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .lut_mask = 16'hC33C;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y24_N14
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout  = (\CU|BC|RF_s~combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout )) # (!\CU|BC|RF_s~combout  & ((\CU|BC|RF_W_wr~0_combout  & 
// ((\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ))) # (!\CU|BC|RF_W_wr~0_combout  & (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ))))

	.dataa(\CU|BC|RF_s~combout ),
	.datab(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~63_combout ),
	.datac(\CU|BC|RF_W_wr~0_combout ),
	.datad(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|result[15]~30_combout ),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 .lut_mask = 16'hDC8C;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y25_N24
cycloneii_lcell_comb \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 (
// Equation(s):
// \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout  = (\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ) # ((\DM|altsyncram_component|auto_generated|q_a [0] & ((\CU|BC|y_present.load1~regout ) # 
// (\CU|BC|y_present.load2~regout ))))

	.dataa(\CU|BC|y_present.load1~regout ),
	.datab(\CU|BC|y_present.load2~regout ),
	.datac(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~32_combout ),
	.datad(\DM|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48_combout ),
	.cout());
// synopsys translate_off
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 .lut_mask = 16'hFEF0;
defparam \BO|ari|somador1|LPM_ADD_SUB_component|auto_generated|op_1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[0]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[0]));
// synopsys translate_off
defparam \ram_out[0]~I .input_async_reset = "none";
defparam \ram_out[0]~I .input_power_up = "low";
defparam \ram_out[0]~I .input_register_mode = "none";
defparam \ram_out[0]~I .input_sync_reset = "none";
defparam \ram_out[0]~I .oe_async_reset = "none";
defparam \ram_out[0]~I .oe_power_up = "low";
defparam \ram_out[0]~I .oe_register_mode = "none";
defparam \ram_out[0]~I .oe_sync_reset = "none";
defparam \ram_out[0]~I .operation_mode = "output";
defparam \ram_out[0]~I .output_async_reset = "none";
defparam \ram_out[0]~I .output_power_up = "low";
defparam \ram_out[0]~I .output_register_mode = "none";
defparam \ram_out[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[1]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[1]));
// synopsys translate_off
defparam \ram_out[1]~I .input_async_reset = "none";
defparam \ram_out[1]~I .input_power_up = "low";
defparam \ram_out[1]~I .input_register_mode = "none";
defparam \ram_out[1]~I .input_sync_reset = "none";
defparam \ram_out[1]~I .oe_async_reset = "none";
defparam \ram_out[1]~I .oe_power_up = "low";
defparam \ram_out[1]~I .oe_register_mode = "none";
defparam \ram_out[1]~I .oe_sync_reset = "none";
defparam \ram_out[1]~I .operation_mode = "output";
defparam \ram_out[1]~I .output_async_reset = "none";
defparam \ram_out[1]~I .output_power_up = "low";
defparam \ram_out[1]~I .output_register_mode = "none";
defparam \ram_out[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[2]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[2]));
// synopsys translate_off
defparam \ram_out[2]~I .input_async_reset = "none";
defparam \ram_out[2]~I .input_power_up = "low";
defparam \ram_out[2]~I .input_register_mode = "none";
defparam \ram_out[2]~I .input_sync_reset = "none";
defparam \ram_out[2]~I .oe_async_reset = "none";
defparam \ram_out[2]~I .oe_power_up = "low";
defparam \ram_out[2]~I .oe_register_mode = "none";
defparam \ram_out[2]~I .oe_sync_reset = "none";
defparam \ram_out[2]~I .operation_mode = "output";
defparam \ram_out[2]~I .output_async_reset = "none";
defparam \ram_out[2]~I .output_power_up = "low";
defparam \ram_out[2]~I .output_register_mode = "none";
defparam \ram_out[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[3]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[3]));
// synopsys translate_off
defparam \ram_out[3]~I .input_async_reset = "none";
defparam \ram_out[3]~I .input_power_up = "low";
defparam \ram_out[3]~I .input_register_mode = "none";
defparam \ram_out[3]~I .input_sync_reset = "none";
defparam \ram_out[3]~I .oe_async_reset = "none";
defparam \ram_out[3]~I .oe_power_up = "low";
defparam \ram_out[3]~I .oe_register_mode = "none";
defparam \ram_out[3]~I .oe_sync_reset = "none";
defparam \ram_out[3]~I .operation_mode = "output";
defparam \ram_out[3]~I .output_async_reset = "none";
defparam \ram_out[3]~I .output_power_up = "low";
defparam \ram_out[3]~I .output_register_mode = "none";
defparam \ram_out[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[4]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[4]));
// synopsys translate_off
defparam \ram_out[4]~I .input_async_reset = "none";
defparam \ram_out[4]~I .input_power_up = "low";
defparam \ram_out[4]~I .input_register_mode = "none";
defparam \ram_out[4]~I .input_sync_reset = "none";
defparam \ram_out[4]~I .oe_async_reset = "none";
defparam \ram_out[4]~I .oe_power_up = "low";
defparam \ram_out[4]~I .oe_register_mode = "none";
defparam \ram_out[4]~I .oe_sync_reset = "none";
defparam \ram_out[4]~I .operation_mode = "output";
defparam \ram_out[4]~I .output_async_reset = "none";
defparam \ram_out[4]~I .output_power_up = "low";
defparam \ram_out[4]~I .output_register_mode = "none";
defparam \ram_out[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[5]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[5]));
// synopsys translate_off
defparam \ram_out[5]~I .input_async_reset = "none";
defparam \ram_out[5]~I .input_power_up = "low";
defparam \ram_out[5]~I .input_register_mode = "none";
defparam \ram_out[5]~I .input_sync_reset = "none";
defparam \ram_out[5]~I .oe_async_reset = "none";
defparam \ram_out[5]~I .oe_power_up = "low";
defparam \ram_out[5]~I .oe_register_mode = "none";
defparam \ram_out[5]~I .oe_sync_reset = "none";
defparam \ram_out[5]~I .operation_mode = "output";
defparam \ram_out[5]~I .output_async_reset = "none";
defparam \ram_out[5]~I .output_power_up = "low";
defparam \ram_out[5]~I .output_register_mode = "none";
defparam \ram_out[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[6]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[6]));
// synopsys translate_off
defparam \ram_out[6]~I .input_async_reset = "none";
defparam \ram_out[6]~I .input_power_up = "low";
defparam \ram_out[6]~I .input_register_mode = "none";
defparam \ram_out[6]~I .input_sync_reset = "none";
defparam \ram_out[6]~I .oe_async_reset = "none";
defparam \ram_out[6]~I .oe_power_up = "low";
defparam \ram_out[6]~I .oe_register_mode = "none";
defparam \ram_out[6]~I .oe_sync_reset = "none";
defparam \ram_out[6]~I .operation_mode = "output";
defparam \ram_out[6]~I .output_async_reset = "none";
defparam \ram_out[6]~I .output_power_up = "low";
defparam \ram_out[6]~I .output_register_mode = "none";
defparam \ram_out[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[7]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[7]));
// synopsys translate_off
defparam \ram_out[7]~I .input_async_reset = "none";
defparam \ram_out[7]~I .input_power_up = "low";
defparam \ram_out[7]~I .input_register_mode = "none";
defparam \ram_out[7]~I .input_sync_reset = "none";
defparam \ram_out[7]~I .oe_async_reset = "none";
defparam \ram_out[7]~I .oe_power_up = "low";
defparam \ram_out[7]~I .oe_register_mode = "none";
defparam \ram_out[7]~I .oe_sync_reset = "none";
defparam \ram_out[7]~I .operation_mode = "output";
defparam \ram_out[7]~I .output_async_reset = "none";
defparam \ram_out[7]~I .output_power_up = "low";
defparam \ram_out[7]~I .output_register_mode = "none";
defparam \ram_out[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[8]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[8]));
// synopsys translate_off
defparam \ram_out[8]~I .input_async_reset = "none";
defparam \ram_out[8]~I .input_power_up = "low";
defparam \ram_out[8]~I .input_register_mode = "none";
defparam \ram_out[8]~I .input_sync_reset = "none";
defparam \ram_out[8]~I .oe_async_reset = "none";
defparam \ram_out[8]~I .oe_power_up = "low";
defparam \ram_out[8]~I .oe_register_mode = "none";
defparam \ram_out[8]~I .oe_sync_reset = "none";
defparam \ram_out[8]~I .operation_mode = "output";
defparam \ram_out[8]~I .output_async_reset = "none";
defparam \ram_out[8]~I .output_power_up = "low";
defparam \ram_out[8]~I .output_register_mode = "none";
defparam \ram_out[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[9]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[9]));
// synopsys translate_off
defparam \ram_out[9]~I .input_async_reset = "none";
defparam \ram_out[9]~I .input_power_up = "low";
defparam \ram_out[9]~I .input_register_mode = "none";
defparam \ram_out[9]~I .input_sync_reset = "none";
defparam \ram_out[9]~I .oe_async_reset = "none";
defparam \ram_out[9]~I .oe_power_up = "low";
defparam \ram_out[9]~I .oe_register_mode = "none";
defparam \ram_out[9]~I .oe_sync_reset = "none";
defparam \ram_out[9]~I .operation_mode = "output";
defparam \ram_out[9]~I .output_async_reset = "none";
defparam \ram_out[9]~I .output_power_up = "low";
defparam \ram_out[9]~I .output_register_mode = "none";
defparam \ram_out[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[10]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[10]));
// synopsys translate_off
defparam \ram_out[10]~I .input_async_reset = "none";
defparam \ram_out[10]~I .input_power_up = "low";
defparam \ram_out[10]~I .input_register_mode = "none";
defparam \ram_out[10]~I .input_sync_reset = "none";
defparam \ram_out[10]~I .oe_async_reset = "none";
defparam \ram_out[10]~I .oe_power_up = "low";
defparam \ram_out[10]~I .oe_register_mode = "none";
defparam \ram_out[10]~I .oe_sync_reset = "none";
defparam \ram_out[10]~I .operation_mode = "output";
defparam \ram_out[10]~I .output_async_reset = "none";
defparam \ram_out[10]~I .output_power_up = "low";
defparam \ram_out[10]~I .output_register_mode = "none";
defparam \ram_out[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[11]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[11]));
// synopsys translate_off
defparam \ram_out[11]~I .input_async_reset = "none";
defparam \ram_out[11]~I .input_power_up = "low";
defparam \ram_out[11]~I .input_register_mode = "none";
defparam \ram_out[11]~I .input_sync_reset = "none";
defparam \ram_out[11]~I .oe_async_reset = "none";
defparam \ram_out[11]~I .oe_power_up = "low";
defparam \ram_out[11]~I .oe_register_mode = "none";
defparam \ram_out[11]~I .oe_sync_reset = "none";
defparam \ram_out[11]~I .operation_mode = "output";
defparam \ram_out[11]~I .output_async_reset = "none";
defparam \ram_out[11]~I .output_power_up = "low";
defparam \ram_out[11]~I .output_register_mode = "none";
defparam \ram_out[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[12]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[12]));
// synopsys translate_off
defparam \ram_out[12]~I .input_async_reset = "none";
defparam \ram_out[12]~I .input_power_up = "low";
defparam \ram_out[12]~I .input_register_mode = "none";
defparam \ram_out[12]~I .input_sync_reset = "none";
defparam \ram_out[12]~I .oe_async_reset = "none";
defparam \ram_out[12]~I .oe_power_up = "low";
defparam \ram_out[12]~I .oe_register_mode = "none";
defparam \ram_out[12]~I .oe_sync_reset = "none";
defparam \ram_out[12]~I .operation_mode = "output";
defparam \ram_out[12]~I .output_async_reset = "none";
defparam \ram_out[12]~I .output_power_up = "low";
defparam \ram_out[12]~I .output_register_mode = "none";
defparam \ram_out[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[13]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[13]));
// synopsys translate_off
defparam \ram_out[13]~I .input_async_reset = "none";
defparam \ram_out[13]~I .input_power_up = "low";
defparam \ram_out[13]~I .input_register_mode = "none";
defparam \ram_out[13]~I .input_sync_reset = "none";
defparam \ram_out[13]~I .oe_async_reset = "none";
defparam \ram_out[13]~I .oe_power_up = "low";
defparam \ram_out[13]~I .oe_register_mode = "none";
defparam \ram_out[13]~I .oe_sync_reset = "none";
defparam \ram_out[13]~I .operation_mode = "output";
defparam \ram_out[13]~I .output_async_reset = "none";
defparam \ram_out[13]~I .output_power_up = "low";
defparam \ram_out[13]~I .output_register_mode = "none";
defparam \ram_out[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[14]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[14]));
// synopsys translate_off
defparam \ram_out[14]~I .input_async_reset = "none";
defparam \ram_out[14]~I .input_power_up = "low";
defparam \ram_out[14]~I .input_register_mode = "none";
defparam \ram_out[14]~I .input_sync_reset = "none";
defparam \ram_out[14]~I .oe_async_reset = "none";
defparam \ram_out[14]~I .oe_power_up = "low";
defparam \ram_out[14]~I .oe_register_mode = "none";
defparam \ram_out[14]~I .oe_sync_reset = "none";
defparam \ram_out[14]~I .operation_mode = "output";
defparam \ram_out[14]~I .output_async_reset = "none";
defparam \ram_out[14]~I .output_power_up = "low";
defparam \ram_out[14]~I .output_register_mode = "none";
defparam \ram_out[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ram_out[15]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ram_out[15]));
// synopsys translate_off
defparam \ram_out[15]~I .input_async_reset = "none";
defparam \ram_out[15]~I .input_power_up = "low";
defparam \ram_out[15]~I .input_register_mode = "none";
defparam \ram_out[15]~I .input_sync_reset = "none";
defparam \ram_out[15]~I .oe_async_reset = "none";
defparam \ram_out[15]~I .oe_power_up = "low";
defparam \ram_out[15]~I .oe_register_mode = "none";
defparam \ram_out[15]~I .oe_sync_reset = "none";
defparam \ram_out[15]~I .operation_mode = "output";
defparam \ram_out[15]~I .output_async_reset = "none";
defparam \ram_out[15]~I .output_power_up = "low";
defparam \ram_out[15]~I .output_register_mode = "none";
defparam \ram_out[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[0]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[0]));
// synopsys translate_off
defparam \rom_addr_t[0]~I .input_async_reset = "none";
defparam \rom_addr_t[0]~I .input_power_up = "low";
defparam \rom_addr_t[0]~I .input_register_mode = "none";
defparam \rom_addr_t[0]~I .input_sync_reset = "none";
defparam \rom_addr_t[0]~I .oe_async_reset = "none";
defparam \rom_addr_t[0]~I .oe_power_up = "low";
defparam \rom_addr_t[0]~I .oe_register_mode = "none";
defparam \rom_addr_t[0]~I .oe_sync_reset = "none";
defparam \rom_addr_t[0]~I .operation_mode = "output";
defparam \rom_addr_t[0]~I .output_async_reset = "none";
defparam \rom_addr_t[0]~I .output_power_up = "low";
defparam \rom_addr_t[0]~I .output_register_mode = "none";
defparam \rom_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[1]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[1]));
// synopsys translate_off
defparam \rom_addr_t[1]~I .input_async_reset = "none";
defparam \rom_addr_t[1]~I .input_power_up = "low";
defparam \rom_addr_t[1]~I .input_register_mode = "none";
defparam \rom_addr_t[1]~I .input_sync_reset = "none";
defparam \rom_addr_t[1]~I .oe_async_reset = "none";
defparam \rom_addr_t[1]~I .oe_power_up = "low";
defparam \rom_addr_t[1]~I .oe_register_mode = "none";
defparam \rom_addr_t[1]~I .oe_sync_reset = "none";
defparam \rom_addr_t[1]~I .operation_mode = "output";
defparam \rom_addr_t[1]~I .output_async_reset = "none";
defparam \rom_addr_t[1]~I .output_power_up = "low";
defparam \rom_addr_t[1]~I .output_register_mode = "none";
defparam \rom_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[2]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[2]));
// synopsys translate_off
defparam \rom_addr_t[2]~I .input_async_reset = "none";
defparam \rom_addr_t[2]~I .input_power_up = "low";
defparam \rom_addr_t[2]~I .input_register_mode = "none";
defparam \rom_addr_t[2]~I .input_sync_reset = "none";
defparam \rom_addr_t[2]~I .oe_async_reset = "none";
defparam \rom_addr_t[2]~I .oe_power_up = "low";
defparam \rom_addr_t[2]~I .oe_register_mode = "none";
defparam \rom_addr_t[2]~I .oe_sync_reset = "none";
defparam \rom_addr_t[2]~I .operation_mode = "output";
defparam \rom_addr_t[2]~I .output_async_reset = "none";
defparam \rom_addr_t[2]~I .output_power_up = "low";
defparam \rom_addr_t[2]~I .output_register_mode = "none";
defparam \rom_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[3]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[3]));
// synopsys translate_off
defparam \rom_addr_t[3]~I .input_async_reset = "none";
defparam \rom_addr_t[3]~I .input_power_up = "low";
defparam \rom_addr_t[3]~I .input_register_mode = "none";
defparam \rom_addr_t[3]~I .input_sync_reset = "none";
defparam \rom_addr_t[3]~I .oe_async_reset = "none";
defparam \rom_addr_t[3]~I .oe_power_up = "low";
defparam \rom_addr_t[3]~I .oe_register_mode = "none";
defparam \rom_addr_t[3]~I .oe_sync_reset = "none";
defparam \rom_addr_t[3]~I .operation_mode = "output";
defparam \rom_addr_t[3]~I .output_async_reset = "none";
defparam \rom_addr_t[3]~I .output_power_up = "low";
defparam \rom_addr_t[3]~I .output_register_mode = "none";
defparam \rom_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[4]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[4]));
// synopsys translate_off
defparam \rom_addr_t[4]~I .input_async_reset = "none";
defparam \rom_addr_t[4]~I .input_power_up = "low";
defparam \rom_addr_t[4]~I .input_register_mode = "none";
defparam \rom_addr_t[4]~I .input_sync_reset = "none";
defparam \rom_addr_t[4]~I .oe_async_reset = "none";
defparam \rom_addr_t[4]~I .oe_power_up = "low";
defparam \rom_addr_t[4]~I .oe_register_mode = "none";
defparam \rom_addr_t[4]~I .oe_sync_reset = "none";
defparam \rom_addr_t[4]~I .operation_mode = "output";
defparam \rom_addr_t[4]~I .output_async_reset = "none";
defparam \rom_addr_t[4]~I .output_power_up = "low";
defparam \rom_addr_t[4]~I .output_register_mode = "none";
defparam \rom_addr_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[5]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[5]));
// synopsys translate_off
defparam \rom_addr_t[5]~I .input_async_reset = "none";
defparam \rom_addr_t[5]~I .input_power_up = "low";
defparam \rom_addr_t[5]~I .input_register_mode = "none";
defparam \rom_addr_t[5]~I .input_sync_reset = "none";
defparam \rom_addr_t[5]~I .oe_async_reset = "none";
defparam \rom_addr_t[5]~I .oe_power_up = "low";
defparam \rom_addr_t[5]~I .oe_register_mode = "none";
defparam \rom_addr_t[5]~I .oe_sync_reset = "none";
defparam \rom_addr_t[5]~I .operation_mode = "output";
defparam \rom_addr_t[5]~I .output_async_reset = "none";
defparam \rom_addr_t[5]~I .output_power_up = "low";
defparam \rom_addr_t[5]~I .output_register_mode = "none";
defparam \rom_addr_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[6]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[6]));
// synopsys translate_off
defparam \rom_addr_t[6]~I .input_async_reset = "none";
defparam \rom_addr_t[6]~I .input_power_up = "low";
defparam \rom_addr_t[6]~I .input_register_mode = "none";
defparam \rom_addr_t[6]~I .input_sync_reset = "none";
defparam \rom_addr_t[6]~I .oe_async_reset = "none";
defparam \rom_addr_t[6]~I .oe_power_up = "low";
defparam \rom_addr_t[6]~I .oe_register_mode = "none";
defparam \rom_addr_t[6]~I .oe_sync_reset = "none";
defparam \rom_addr_t[6]~I .operation_mode = "output";
defparam \rom_addr_t[6]~I .output_async_reset = "none";
defparam \rom_addr_t[6]~I .output_power_up = "low";
defparam \rom_addr_t[6]~I .output_register_mode = "none";
defparam \rom_addr_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_addr_t[7]~I (
	.datain(\CU|PC|LPM_COUNTER_component|auto_generated|safe_q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_addr_t[7]));
// synopsys translate_off
defparam \rom_addr_t[7]~I .input_async_reset = "none";
defparam \rom_addr_t[7]~I .input_power_up = "low";
defparam \rom_addr_t[7]~I .input_register_mode = "none";
defparam \rom_addr_t[7]~I .input_sync_reset = "none";
defparam \rom_addr_t[7]~I .oe_async_reset = "none";
defparam \rom_addr_t[7]~I .oe_power_up = "low";
defparam \rom_addr_t[7]~I .oe_register_mode = "none";
defparam \rom_addr_t[7]~I .oe_sync_reset = "none";
defparam \rom_addr_t[7]~I .operation_mode = "output";
defparam \rom_addr_t[7]~I .output_async_reset = "none";
defparam \rom_addr_t[7]~I .output_power_up = "low";
defparam \rom_addr_t[7]~I .output_register_mode = "none";
defparam \rom_addr_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_rd_t~I (
	.datain(\CU|BC|y_present.search~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_rd_t));
// synopsys translate_off
defparam \rom_rd_t~I .input_async_reset = "none";
defparam \rom_rd_t~I .input_power_up = "low";
defparam \rom_rd_t~I .input_register_mode = "none";
defparam \rom_rd_t~I .input_sync_reset = "none";
defparam \rom_rd_t~I .oe_async_reset = "none";
defparam \rom_rd_t~I .oe_power_up = "low";
defparam \rom_rd_t~I .oe_register_mode = "none";
defparam \rom_rd_t~I .oe_sync_reset = "none";
defparam \rom_rd_t~I .operation_mode = "output";
defparam \rom_rd_t~I .output_async_reset = "none";
defparam \rom_rd_t~I .output_power_up = "low";
defparam \rom_rd_t~I .output_register_mode = "none";
defparam \rom_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[0]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[0]));
// synopsys translate_off
defparam \rom_data_t[0]~I .input_async_reset = "none";
defparam \rom_data_t[0]~I .input_power_up = "low";
defparam \rom_data_t[0]~I .input_register_mode = "none";
defparam \rom_data_t[0]~I .input_sync_reset = "none";
defparam \rom_data_t[0]~I .oe_async_reset = "none";
defparam \rom_data_t[0]~I .oe_power_up = "low";
defparam \rom_data_t[0]~I .oe_register_mode = "none";
defparam \rom_data_t[0]~I .oe_sync_reset = "none";
defparam \rom_data_t[0]~I .operation_mode = "output";
defparam \rom_data_t[0]~I .output_async_reset = "none";
defparam \rom_data_t[0]~I .output_power_up = "low";
defparam \rom_data_t[0]~I .output_register_mode = "none";
defparam \rom_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[1]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[1]));
// synopsys translate_off
defparam \rom_data_t[1]~I .input_async_reset = "none";
defparam \rom_data_t[1]~I .input_power_up = "low";
defparam \rom_data_t[1]~I .input_register_mode = "none";
defparam \rom_data_t[1]~I .input_sync_reset = "none";
defparam \rom_data_t[1]~I .oe_async_reset = "none";
defparam \rom_data_t[1]~I .oe_power_up = "low";
defparam \rom_data_t[1]~I .oe_register_mode = "none";
defparam \rom_data_t[1]~I .oe_sync_reset = "none";
defparam \rom_data_t[1]~I .operation_mode = "output";
defparam \rom_data_t[1]~I .output_async_reset = "none";
defparam \rom_data_t[1]~I .output_power_up = "low";
defparam \rom_data_t[1]~I .output_register_mode = "none";
defparam \rom_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[2]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[2]));
// synopsys translate_off
defparam \rom_data_t[2]~I .input_async_reset = "none";
defparam \rom_data_t[2]~I .input_power_up = "low";
defparam \rom_data_t[2]~I .input_register_mode = "none";
defparam \rom_data_t[2]~I .input_sync_reset = "none";
defparam \rom_data_t[2]~I .oe_async_reset = "none";
defparam \rom_data_t[2]~I .oe_power_up = "low";
defparam \rom_data_t[2]~I .oe_register_mode = "none";
defparam \rom_data_t[2]~I .oe_sync_reset = "none";
defparam \rom_data_t[2]~I .operation_mode = "output";
defparam \rom_data_t[2]~I .output_async_reset = "none";
defparam \rom_data_t[2]~I .output_power_up = "low";
defparam \rom_data_t[2]~I .output_register_mode = "none";
defparam \rom_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[3]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[3]));
// synopsys translate_off
defparam \rom_data_t[3]~I .input_async_reset = "none";
defparam \rom_data_t[3]~I .input_power_up = "low";
defparam \rom_data_t[3]~I .input_register_mode = "none";
defparam \rom_data_t[3]~I .input_sync_reset = "none";
defparam \rom_data_t[3]~I .oe_async_reset = "none";
defparam \rom_data_t[3]~I .oe_power_up = "low";
defparam \rom_data_t[3]~I .oe_register_mode = "none";
defparam \rom_data_t[3]~I .oe_sync_reset = "none";
defparam \rom_data_t[3]~I .operation_mode = "output";
defparam \rom_data_t[3]~I .output_async_reset = "none";
defparam \rom_data_t[3]~I .output_power_up = "low";
defparam \rom_data_t[3]~I .output_register_mode = "none";
defparam \rom_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[4]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[4]));
// synopsys translate_off
defparam \rom_data_t[4]~I .input_async_reset = "none";
defparam \rom_data_t[4]~I .input_power_up = "low";
defparam \rom_data_t[4]~I .input_register_mode = "none";
defparam \rom_data_t[4]~I .input_sync_reset = "none";
defparam \rom_data_t[4]~I .oe_async_reset = "none";
defparam \rom_data_t[4]~I .oe_power_up = "low";
defparam \rom_data_t[4]~I .oe_register_mode = "none";
defparam \rom_data_t[4]~I .oe_sync_reset = "none";
defparam \rom_data_t[4]~I .operation_mode = "output";
defparam \rom_data_t[4]~I .output_async_reset = "none";
defparam \rom_data_t[4]~I .output_power_up = "low";
defparam \rom_data_t[4]~I .output_register_mode = "none";
defparam \rom_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[5]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[5]));
// synopsys translate_off
defparam \rom_data_t[5]~I .input_async_reset = "none";
defparam \rom_data_t[5]~I .input_power_up = "low";
defparam \rom_data_t[5]~I .input_register_mode = "none";
defparam \rom_data_t[5]~I .input_sync_reset = "none";
defparam \rom_data_t[5]~I .oe_async_reset = "none";
defparam \rom_data_t[5]~I .oe_power_up = "low";
defparam \rom_data_t[5]~I .oe_register_mode = "none";
defparam \rom_data_t[5]~I .oe_sync_reset = "none";
defparam \rom_data_t[5]~I .operation_mode = "output";
defparam \rom_data_t[5]~I .output_async_reset = "none";
defparam \rom_data_t[5]~I .output_power_up = "low";
defparam \rom_data_t[5]~I .output_register_mode = "none";
defparam \rom_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[6]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[6]));
// synopsys translate_off
defparam \rom_data_t[6]~I .input_async_reset = "none";
defparam \rom_data_t[6]~I .input_power_up = "low";
defparam \rom_data_t[6]~I .input_register_mode = "none";
defparam \rom_data_t[6]~I .input_sync_reset = "none";
defparam \rom_data_t[6]~I .oe_async_reset = "none";
defparam \rom_data_t[6]~I .oe_power_up = "low";
defparam \rom_data_t[6]~I .oe_register_mode = "none";
defparam \rom_data_t[6]~I .oe_sync_reset = "none";
defparam \rom_data_t[6]~I .operation_mode = "output";
defparam \rom_data_t[6]~I .output_async_reset = "none";
defparam \rom_data_t[6]~I .output_power_up = "low";
defparam \rom_data_t[6]~I .output_register_mode = "none";
defparam \rom_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[7]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[7]));
// synopsys translate_off
defparam \rom_data_t[7]~I .input_async_reset = "none";
defparam \rom_data_t[7]~I .input_power_up = "low";
defparam \rom_data_t[7]~I .input_register_mode = "none";
defparam \rom_data_t[7]~I .input_sync_reset = "none";
defparam \rom_data_t[7]~I .oe_async_reset = "none";
defparam \rom_data_t[7]~I .oe_power_up = "low";
defparam \rom_data_t[7]~I .oe_register_mode = "none";
defparam \rom_data_t[7]~I .oe_sync_reset = "none";
defparam \rom_data_t[7]~I .operation_mode = "output";
defparam \rom_data_t[7]~I .output_async_reset = "none";
defparam \rom_data_t[7]~I .output_power_up = "low";
defparam \rom_data_t[7]~I .output_register_mode = "none";
defparam \rom_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[8]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[8]));
// synopsys translate_off
defparam \rom_data_t[8]~I .input_async_reset = "none";
defparam \rom_data_t[8]~I .input_power_up = "low";
defparam \rom_data_t[8]~I .input_register_mode = "none";
defparam \rom_data_t[8]~I .input_sync_reset = "none";
defparam \rom_data_t[8]~I .oe_async_reset = "none";
defparam \rom_data_t[8]~I .oe_power_up = "low";
defparam \rom_data_t[8]~I .oe_register_mode = "none";
defparam \rom_data_t[8]~I .oe_sync_reset = "none";
defparam \rom_data_t[8]~I .operation_mode = "output";
defparam \rom_data_t[8]~I .output_async_reset = "none";
defparam \rom_data_t[8]~I .output_power_up = "low";
defparam \rom_data_t[8]~I .output_register_mode = "none";
defparam \rom_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[9]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[9]));
// synopsys translate_off
defparam \rom_data_t[9]~I .input_async_reset = "none";
defparam \rom_data_t[9]~I .input_power_up = "low";
defparam \rom_data_t[9]~I .input_register_mode = "none";
defparam \rom_data_t[9]~I .input_sync_reset = "none";
defparam \rom_data_t[9]~I .oe_async_reset = "none";
defparam \rom_data_t[9]~I .oe_power_up = "low";
defparam \rom_data_t[9]~I .oe_register_mode = "none";
defparam \rom_data_t[9]~I .oe_sync_reset = "none";
defparam \rom_data_t[9]~I .operation_mode = "output";
defparam \rom_data_t[9]~I .output_async_reset = "none";
defparam \rom_data_t[9]~I .output_power_up = "low";
defparam \rom_data_t[9]~I .output_register_mode = "none";
defparam \rom_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[10]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[10]));
// synopsys translate_off
defparam \rom_data_t[10]~I .input_async_reset = "none";
defparam \rom_data_t[10]~I .input_power_up = "low";
defparam \rom_data_t[10]~I .input_register_mode = "none";
defparam \rom_data_t[10]~I .input_sync_reset = "none";
defparam \rom_data_t[10]~I .oe_async_reset = "none";
defparam \rom_data_t[10]~I .oe_power_up = "low";
defparam \rom_data_t[10]~I .oe_register_mode = "none";
defparam \rom_data_t[10]~I .oe_sync_reset = "none";
defparam \rom_data_t[10]~I .operation_mode = "output";
defparam \rom_data_t[10]~I .output_async_reset = "none";
defparam \rom_data_t[10]~I .output_power_up = "low";
defparam \rom_data_t[10]~I .output_register_mode = "none";
defparam \rom_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[11]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[11]));
// synopsys translate_off
defparam \rom_data_t[11]~I .input_async_reset = "none";
defparam \rom_data_t[11]~I .input_power_up = "low";
defparam \rom_data_t[11]~I .input_register_mode = "none";
defparam \rom_data_t[11]~I .input_sync_reset = "none";
defparam \rom_data_t[11]~I .oe_async_reset = "none";
defparam \rom_data_t[11]~I .oe_power_up = "low";
defparam \rom_data_t[11]~I .oe_register_mode = "none";
defparam \rom_data_t[11]~I .oe_sync_reset = "none";
defparam \rom_data_t[11]~I .operation_mode = "output";
defparam \rom_data_t[11]~I .output_async_reset = "none";
defparam \rom_data_t[11]~I .output_power_up = "low";
defparam \rom_data_t[11]~I .output_register_mode = "none";
defparam \rom_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[12]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[12]));
// synopsys translate_off
defparam \rom_data_t[12]~I .input_async_reset = "none";
defparam \rom_data_t[12]~I .input_power_up = "low";
defparam \rom_data_t[12]~I .input_register_mode = "none";
defparam \rom_data_t[12]~I .input_sync_reset = "none";
defparam \rom_data_t[12]~I .oe_async_reset = "none";
defparam \rom_data_t[12]~I .oe_power_up = "low";
defparam \rom_data_t[12]~I .oe_register_mode = "none";
defparam \rom_data_t[12]~I .oe_sync_reset = "none";
defparam \rom_data_t[12]~I .operation_mode = "output";
defparam \rom_data_t[12]~I .output_async_reset = "none";
defparam \rom_data_t[12]~I .output_power_up = "low";
defparam \rom_data_t[12]~I .output_register_mode = "none";
defparam \rom_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[13]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[13]));
// synopsys translate_off
defparam \rom_data_t[13]~I .input_async_reset = "none";
defparam \rom_data_t[13]~I .input_power_up = "low";
defparam \rom_data_t[13]~I .input_register_mode = "none";
defparam \rom_data_t[13]~I .input_sync_reset = "none";
defparam \rom_data_t[13]~I .oe_async_reset = "none";
defparam \rom_data_t[13]~I .oe_power_up = "low";
defparam \rom_data_t[13]~I .oe_register_mode = "none";
defparam \rom_data_t[13]~I .oe_sync_reset = "none";
defparam \rom_data_t[13]~I .operation_mode = "output";
defparam \rom_data_t[13]~I .output_async_reset = "none";
defparam \rom_data_t[13]~I .output_power_up = "low";
defparam \rom_data_t[13]~I .output_register_mode = "none";
defparam \rom_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[14]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[14]));
// synopsys translate_off
defparam \rom_data_t[14]~I .input_async_reset = "none";
defparam \rom_data_t[14]~I .input_power_up = "low";
defparam \rom_data_t[14]~I .input_register_mode = "none";
defparam \rom_data_t[14]~I .input_sync_reset = "none";
defparam \rom_data_t[14]~I .oe_async_reset = "none";
defparam \rom_data_t[14]~I .oe_power_up = "low";
defparam \rom_data_t[14]~I .oe_register_mode = "none";
defparam \rom_data_t[14]~I .oe_sync_reset = "none";
defparam \rom_data_t[14]~I .operation_mode = "output";
defparam \rom_data_t[14]~I .output_async_reset = "none";
defparam \rom_data_t[14]~I .output_power_up = "low";
defparam \rom_data_t[14]~I .output_register_mode = "none";
defparam \rom_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rom_data_t[15]~I (
	.datain(\IM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rom_data_t[15]));
// synopsys translate_off
defparam \rom_data_t[15]~I .input_async_reset = "none";
defparam \rom_data_t[15]~I .input_power_up = "low";
defparam \rom_data_t[15]~I .input_register_mode = "none";
defparam \rom_data_t[15]~I .input_sync_reset = "none";
defparam \rom_data_t[15]~I .oe_async_reset = "none";
defparam \rom_data_t[15]~I .oe_power_up = "low";
defparam \rom_data_t[15]~I .oe_register_mode = "none";
defparam \rom_data_t[15]~I .oe_sync_reset = "none";
defparam \rom_data_t[15]~I .operation_mode = "output";
defparam \rom_data_t[15]~I .output_async_reset = "none";
defparam \rom_data_t[15]~I .output_power_up = "low";
defparam \rom_data_t[15]~I .output_register_mode = "none";
defparam \rom_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[0]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[0]));
// synopsys translate_off
defparam \R_data_t[0]~I .input_async_reset = "none";
defparam \R_data_t[0]~I .input_power_up = "low";
defparam \R_data_t[0]~I .input_register_mode = "none";
defparam \R_data_t[0]~I .input_sync_reset = "none";
defparam \R_data_t[0]~I .oe_async_reset = "none";
defparam \R_data_t[0]~I .oe_power_up = "low";
defparam \R_data_t[0]~I .oe_register_mode = "none";
defparam \R_data_t[0]~I .oe_sync_reset = "none";
defparam \R_data_t[0]~I .operation_mode = "output";
defparam \R_data_t[0]~I .output_async_reset = "none";
defparam \R_data_t[0]~I .output_power_up = "low";
defparam \R_data_t[0]~I .output_register_mode = "none";
defparam \R_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[1]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[1]));
// synopsys translate_off
defparam \R_data_t[1]~I .input_async_reset = "none";
defparam \R_data_t[1]~I .input_power_up = "low";
defparam \R_data_t[1]~I .input_register_mode = "none";
defparam \R_data_t[1]~I .input_sync_reset = "none";
defparam \R_data_t[1]~I .oe_async_reset = "none";
defparam \R_data_t[1]~I .oe_power_up = "low";
defparam \R_data_t[1]~I .oe_register_mode = "none";
defparam \R_data_t[1]~I .oe_sync_reset = "none";
defparam \R_data_t[1]~I .operation_mode = "output";
defparam \R_data_t[1]~I .output_async_reset = "none";
defparam \R_data_t[1]~I .output_power_up = "low";
defparam \R_data_t[1]~I .output_register_mode = "none";
defparam \R_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[2]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[2]));
// synopsys translate_off
defparam \R_data_t[2]~I .input_async_reset = "none";
defparam \R_data_t[2]~I .input_power_up = "low";
defparam \R_data_t[2]~I .input_register_mode = "none";
defparam \R_data_t[2]~I .input_sync_reset = "none";
defparam \R_data_t[2]~I .oe_async_reset = "none";
defparam \R_data_t[2]~I .oe_power_up = "low";
defparam \R_data_t[2]~I .oe_register_mode = "none";
defparam \R_data_t[2]~I .oe_sync_reset = "none";
defparam \R_data_t[2]~I .operation_mode = "output";
defparam \R_data_t[2]~I .output_async_reset = "none";
defparam \R_data_t[2]~I .output_power_up = "low";
defparam \R_data_t[2]~I .output_register_mode = "none";
defparam \R_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[3]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[3]));
// synopsys translate_off
defparam \R_data_t[3]~I .input_async_reset = "none";
defparam \R_data_t[3]~I .input_power_up = "low";
defparam \R_data_t[3]~I .input_register_mode = "none";
defparam \R_data_t[3]~I .input_sync_reset = "none";
defparam \R_data_t[3]~I .oe_async_reset = "none";
defparam \R_data_t[3]~I .oe_power_up = "low";
defparam \R_data_t[3]~I .oe_register_mode = "none";
defparam \R_data_t[3]~I .oe_sync_reset = "none";
defparam \R_data_t[3]~I .operation_mode = "output";
defparam \R_data_t[3]~I .output_async_reset = "none";
defparam \R_data_t[3]~I .output_power_up = "low";
defparam \R_data_t[3]~I .output_register_mode = "none";
defparam \R_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[4]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[4]));
// synopsys translate_off
defparam \R_data_t[4]~I .input_async_reset = "none";
defparam \R_data_t[4]~I .input_power_up = "low";
defparam \R_data_t[4]~I .input_register_mode = "none";
defparam \R_data_t[4]~I .input_sync_reset = "none";
defparam \R_data_t[4]~I .oe_async_reset = "none";
defparam \R_data_t[4]~I .oe_power_up = "low";
defparam \R_data_t[4]~I .oe_register_mode = "none";
defparam \R_data_t[4]~I .oe_sync_reset = "none";
defparam \R_data_t[4]~I .operation_mode = "output";
defparam \R_data_t[4]~I .output_async_reset = "none";
defparam \R_data_t[4]~I .output_power_up = "low";
defparam \R_data_t[4]~I .output_register_mode = "none";
defparam \R_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[5]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[5]));
// synopsys translate_off
defparam \R_data_t[5]~I .input_async_reset = "none";
defparam \R_data_t[5]~I .input_power_up = "low";
defparam \R_data_t[5]~I .input_register_mode = "none";
defparam \R_data_t[5]~I .input_sync_reset = "none";
defparam \R_data_t[5]~I .oe_async_reset = "none";
defparam \R_data_t[5]~I .oe_power_up = "low";
defparam \R_data_t[5]~I .oe_register_mode = "none";
defparam \R_data_t[5]~I .oe_sync_reset = "none";
defparam \R_data_t[5]~I .operation_mode = "output";
defparam \R_data_t[5]~I .output_async_reset = "none";
defparam \R_data_t[5]~I .output_power_up = "low";
defparam \R_data_t[5]~I .output_register_mode = "none";
defparam \R_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[6]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[6]));
// synopsys translate_off
defparam \R_data_t[6]~I .input_async_reset = "none";
defparam \R_data_t[6]~I .input_power_up = "low";
defparam \R_data_t[6]~I .input_register_mode = "none";
defparam \R_data_t[6]~I .input_sync_reset = "none";
defparam \R_data_t[6]~I .oe_async_reset = "none";
defparam \R_data_t[6]~I .oe_power_up = "low";
defparam \R_data_t[6]~I .oe_register_mode = "none";
defparam \R_data_t[6]~I .oe_sync_reset = "none";
defparam \R_data_t[6]~I .operation_mode = "output";
defparam \R_data_t[6]~I .output_async_reset = "none";
defparam \R_data_t[6]~I .output_power_up = "low";
defparam \R_data_t[6]~I .output_register_mode = "none";
defparam \R_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[7]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[7]));
// synopsys translate_off
defparam \R_data_t[7]~I .input_async_reset = "none";
defparam \R_data_t[7]~I .input_power_up = "low";
defparam \R_data_t[7]~I .input_register_mode = "none";
defparam \R_data_t[7]~I .input_sync_reset = "none";
defparam \R_data_t[7]~I .oe_async_reset = "none";
defparam \R_data_t[7]~I .oe_power_up = "low";
defparam \R_data_t[7]~I .oe_register_mode = "none";
defparam \R_data_t[7]~I .oe_sync_reset = "none";
defparam \R_data_t[7]~I .operation_mode = "output";
defparam \R_data_t[7]~I .output_async_reset = "none";
defparam \R_data_t[7]~I .output_power_up = "low";
defparam \R_data_t[7]~I .output_register_mode = "none";
defparam \R_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[8]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[8]));
// synopsys translate_off
defparam \R_data_t[8]~I .input_async_reset = "none";
defparam \R_data_t[8]~I .input_power_up = "low";
defparam \R_data_t[8]~I .input_register_mode = "none";
defparam \R_data_t[8]~I .input_sync_reset = "none";
defparam \R_data_t[8]~I .oe_async_reset = "none";
defparam \R_data_t[8]~I .oe_power_up = "low";
defparam \R_data_t[8]~I .oe_register_mode = "none";
defparam \R_data_t[8]~I .oe_sync_reset = "none";
defparam \R_data_t[8]~I .operation_mode = "output";
defparam \R_data_t[8]~I .output_async_reset = "none";
defparam \R_data_t[8]~I .output_power_up = "low";
defparam \R_data_t[8]~I .output_register_mode = "none";
defparam \R_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[9]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[9]));
// synopsys translate_off
defparam \R_data_t[9]~I .input_async_reset = "none";
defparam \R_data_t[9]~I .input_power_up = "low";
defparam \R_data_t[9]~I .input_register_mode = "none";
defparam \R_data_t[9]~I .input_sync_reset = "none";
defparam \R_data_t[9]~I .oe_async_reset = "none";
defparam \R_data_t[9]~I .oe_power_up = "low";
defparam \R_data_t[9]~I .oe_register_mode = "none";
defparam \R_data_t[9]~I .oe_sync_reset = "none";
defparam \R_data_t[9]~I .operation_mode = "output";
defparam \R_data_t[9]~I .output_async_reset = "none";
defparam \R_data_t[9]~I .output_power_up = "low";
defparam \R_data_t[9]~I .output_register_mode = "none";
defparam \R_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[10]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[10]));
// synopsys translate_off
defparam \R_data_t[10]~I .input_async_reset = "none";
defparam \R_data_t[10]~I .input_power_up = "low";
defparam \R_data_t[10]~I .input_register_mode = "none";
defparam \R_data_t[10]~I .input_sync_reset = "none";
defparam \R_data_t[10]~I .oe_async_reset = "none";
defparam \R_data_t[10]~I .oe_power_up = "low";
defparam \R_data_t[10]~I .oe_register_mode = "none";
defparam \R_data_t[10]~I .oe_sync_reset = "none";
defparam \R_data_t[10]~I .operation_mode = "output";
defparam \R_data_t[10]~I .output_async_reset = "none";
defparam \R_data_t[10]~I .output_power_up = "low";
defparam \R_data_t[10]~I .output_register_mode = "none";
defparam \R_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[11]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[11]));
// synopsys translate_off
defparam \R_data_t[11]~I .input_async_reset = "none";
defparam \R_data_t[11]~I .input_power_up = "low";
defparam \R_data_t[11]~I .input_register_mode = "none";
defparam \R_data_t[11]~I .input_sync_reset = "none";
defparam \R_data_t[11]~I .oe_async_reset = "none";
defparam \R_data_t[11]~I .oe_power_up = "low";
defparam \R_data_t[11]~I .oe_register_mode = "none";
defparam \R_data_t[11]~I .oe_sync_reset = "none";
defparam \R_data_t[11]~I .operation_mode = "output";
defparam \R_data_t[11]~I .output_async_reset = "none";
defparam \R_data_t[11]~I .output_power_up = "low";
defparam \R_data_t[11]~I .output_register_mode = "none";
defparam \R_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[12]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[12]));
// synopsys translate_off
defparam \R_data_t[12]~I .input_async_reset = "none";
defparam \R_data_t[12]~I .input_power_up = "low";
defparam \R_data_t[12]~I .input_register_mode = "none";
defparam \R_data_t[12]~I .input_sync_reset = "none";
defparam \R_data_t[12]~I .oe_async_reset = "none";
defparam \R_data_t[12]~I .oe_power_up = "low";
defparam \R_data_t[12]~I .oe_register_mode = "none";
defparam \R_data_t[12]~I .oe_sync_reset = "none";
defparam \R_data_t[12]~I .operation_mode = "output";
defparam \R_data_t[12]~I .output_async_reset = "none";
defparam \R_data_t[12]~I .output_power_up = "low";
defparam \R_data_t[12]~I .output_register_mode = "none";
defparam \R_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[13]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[13]));
// synopsys translate_off
defparam \R_data_t[13]~I .input_async_reset = "none";
defparam \R_data_t[13]~I .input_power_up = "low";
defparam \R_data_t[13]~I .input_register_mode = "none";
defparam \R_data_t[13]~I .input_sync_reset = "none";
defparam \R_data_t[13]~I .oe_async_reset = "none";
defparam \R_data_t[13]~I .oe_power_up = "low";
defparam \R_data_t[13]~I .oe_register_mode = "none";
defparam \R_data_t[13]~I .oe_sync_reset = "none";
defparam \R_data_t[13]~I .operation_mode = "output";
defparam \R_data_t[13]~I .output_async_reset = "none";
defparam \R_data_t[13]~I .output_power_up = "low";
defparam \R_data_t[13]~I .output_register_mode = "none";
defparam \R_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[14]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[14]));
// synopsys translate_off
defparam \R_data_t[14]~I .input_async_reset = "none";
defparam \R_data_t[14]~I .input_power_up = "low";
defparam \R_data_t[14]~I .input_register_mode = "none";
defparam \R_data_t[14]~I .input_sync_reset = "none";
defparam \R_data_t[14]~I .oe_async_reset = "none";
defparam \R_data_t[14]~I .oe_power_up = "low";
defparam \R_data_t[14]~I .oe_register_mode = "none";
defparam \R_data_t[14]~I .oe_sync_reset = "none";
defparam \R_data_t[14]~I .operation_mode = "output";
defparam \R_data_t[14]~I .output_async_reset = "none";
defparam \R_data_t[14]~I .output_power_up = "low";
defparam \R_data_t[14]~I .output_register_mode = "none";
defparam \R_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \R_data_t[15]~I (
	.datain(\DM|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(R_data_t[15]));
// synopsys translate_off
defparam \R_data_t[15]~I .input_async_reset = "none";
defparam \R_data_t[15]~I .input_power_up = "low";
defparam \R_data_t[15]~I .input_register_mode = "none";
defparam \R_data_t[15]~I .input_sync_reset = "none";
defparam \R_data_t[15]~I .oe_async_reset = "none";
defparam \R_data_t[15]~I .oe_power_up = "low";
defparam \R_data_t[15]~I .oe_register_mode = "none";
defparam \R_data_t[15]~I .oe_sync_reset = "none";
defparam \R_data_t[15]~I .operation_mode = "output";
defparam \R_data_t[15]~I .output_async_reset = "none";
defparam \R_data_t[15]~I .output_power_up = "low";
defparam \R_data_t[15]~I .output_register_mode = "none";
defparam \R_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[0]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[0]));
// synopsys translate_off
defparam \RAM_W_data_t[0]~I .input_async_reset = "none";
defparam \RAM_W_data_t[0]~I .input_power_up = "low";
defparam \RAM_W_data_t[0]~I .input_register_mode = "none";
defparam \RAM_W_data_t[0]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[0]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[0]~I .oe_power_up = "low";
defparam \RAM_W_data_t[0]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[0]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[0]~I .operation_mode = "output";
defparam \RAM_W_data_t[0]~I .output_async_reset = "none";
defparam \RAM_W_data_t[0]~I .output_power_up = "low";
defparam \RAM_W_data_t[0]~I .output_register_mode = "none";
defparam \RAM_W_data_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[1]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a15 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[1]));
// synopsys translate_off
defparam \RAM_W_data_t[1]~I .input_async_reset = "none";
defparam \RAM_W_data_t[1]~I .input_power_up = "low";
defparam \RAM_W_data_t[1]~I .input_register_mode = "none";
defparam \RAM_W_data_t[1]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[1]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[1]~I .oe_power_up = "low";
defparam \RAM_W_data_t[1]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[1]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[1]~I .operation_mode = "output";
defparam \RAM_W_data_t[1]~I .output_async_reset = "none";
defparam \RAM_W_data_t[1]~I .output_power_up = "low";
defparam \RAM_W_data_t[1]~I .output_register_mode = "none";
defparam \RAM_W_data_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[2]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a14 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[2]));
// synopsys translate_off
defparam \RAM_W_data_t[2]~I .input_async_reset = "none";
defparam \RAM_W_data_t[2]~I .input_power_up = "low";
defparam \RAM_W_data_t[2]~I .input_register_mode = "none";
defparam \RAM_W_data_t[2]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[2]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[2]~I .oe_power_up = "low";
defparam \RAM_W_data_t[2]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[2]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[2]~I .operation_mode = "output";
defparam \RAM_W_data_t[2]~I .output_async_reset = "none";
defparam \RAM_W_data_t[2]~I .output_power_up = "low";
defparam \RAM_W_data_t[2]~I .output_register_mode = "none";
defparam \RAM_W_data_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[3]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a13 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[3]));
// synopsys translate_off
defparam \RAM_W_data_t[3]~I .input_async_reset = "none";
defparam \RAM_W_data_t[3]~I .input_power_up = "low";
defparam \RAM_W_data_t[3]~I .input_register_mode = "none";
defparam \RAM_W_data_t[3]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[3]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[3]~I .oe_power_up = "low";
defparam \RAM_W_data_t[3]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[3]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[3]~I .operation_mode = "output";
defparam \RAM_W_data_t[3]~I .output_async_reset = "none";
defparam \RAM_W_data_t[3]~I .output_power_up = "low";
defparam \RAM_W_data_t[3]~I .output_register_mode = "none";
defparam \RAM_W_data_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[4]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a12 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[4]));
// synopsys translate_off
defparam \RAM_W_data_t[4]~I .input_async_reset = "none";
defparam \RAM_W_data_t[4]~I .input_power_up = "low";
defparam \RAM_W_data_t[4]~I .input_register_mode = "none";
defparam \RAM_W_data_t[4]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[4]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[4]~I .oe_power_up = "low";
defparam \RAM_W_data_t[4]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[4]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[4]~I .operation_mode = "output";
defparam \RAM_W_data_t[4]~I .output_async_reset = "none";
defparam \RAM_W_data_t[4]~I .output_power_up = "low";
defparam \RAM_W_data_t[4]~I .output_register_mode = "none";
defparam \RAM_W_data_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[5]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a11 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[5]));
// synopsys translate_off
defparam \RAM_W_data_t[5]~I .input_async_reset = "none";
defparam \RAM_W_data_t[5]~I .input_power_up = "low";
defparam \RAM_W_data_t[5]~I .input_register_mode = "none";
defparam \RAM_W_data_t[5]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[5]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[5]~I .oe_power_up = "low";
defparam \RAM_W_data_t[5]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[5]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[5]~I .operation_mode = "output";
defparam \RAM_W_data_t[5]~I .output_async_reset = "none";
defparam \RAM_W_data_t[5]~I .output_power_up = "low";
defparam \RAM_W_data_t[5]~I .output_register_mode = "none";
defparam \RAM_W_data_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[6]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a10 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[6]));
// synopsys translate_off
defparam \RAM_W_data_t[6]~I .input_async_reset = "none";
defparam \RAM_W_data_t[6]~I .input_power_up = "low";
defparam \RAM_W_data_t[6]~I .input_register_mode = "none";
defparam \RAM_W_data_t[6]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[6]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[6]~I .oe_power_up = "low";
defparam \RAM_W_data_t[6]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[6]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[6]~I .operation_mode = "output";
defparam \RAM_W_data_t[6]~I .output_async_reset = "none";
defparam \RAM_W_data_t[6]~I .output_power_up = "low";
defparam \RAM_W_data_t[6]~I .output_register_mode = "none";
defparam \RAM_W_data_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[7]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a9 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[7]));
// synopsys translate_off
defparam \RAM_W_data_t[7]~I .input_async_reset = "none";
defparam \RAM_W_data_t[7]~I .input_power_up = "low";
defparam \RAM_W_data_t[7]~I .input_register_mode = "none";
defparam \RAM_W_data_t[7]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[7]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[7]~I .oe_power_up = "low";
defparam \RAM_W_data_t[7]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[7]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[7]~I .operation_mode = "output";
defparam \RAM_W_data_t[7]~I .output_async_reset = "none";
defparam \RAM_W_data_t[7]~I .output_power_up = "low";
defparam \RAM_W_data_t[7]~I .output_register_mode = "none";
defparam \RAM_W_data_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[8]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a8 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[8]));
// synopsys translate_off
defparam \RAM_W_data_t[8]~I .input_async_reset = "none";
defparam \RAM_W_data_t[8]~I .input_power_up = "low";
defparam \RAM_W_data_t[8]~I .input_register_mode = "none";
defparam \RAM_W_data_t[8]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[8]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[8]~I .oe_power_up = "low";
defparam \RAM_W_data_t[8]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[8]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[8]~I .operation_mode = "output";
defparam \RAM_W_data_t[8]~I .output_async_reset = "none";
defparam \RAM_W_data_t[8]~I .output_power_up = "low";
defparam \RAM_W_data_t[8]~I .output_register_mode = "none";
defparam \RAM_W_data_t[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[9]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a7 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[9]));
// synopsys translate_off
defparam \RAM_W_data_t[9]~I .input_async_reset = "none";
defparam \RAM_W_data_t[9]~I .input_power_up = "low";
defparam \RAM_W_data_t[9]~I .input_register_mode = "none";
defparam \RAM_W_data_t[9]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[9]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[9]~I .oe_power_up = "low";
defparam \RAM_W_data_t[9]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[9]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[9]~I .operation_mode = "output";
defparam \RAM_W_data_t[9]~I .output_async_reset = "none";
defparam \RAM_W_data_t[9]~I .output_power_up = "low";
defparam \RAM_W_data_t[9]~I .output_register_mode = "none";
defparam \RAM_W_data_t[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[10]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a6 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[10]));
// synopsys translate_off
defparam \RAM_W_data_t[10]~I .input_async_reset = "none";
defparam \RAM_W_data_t[10]~I .input_power_up = "low";
defparam \RAM_W_data_t[10]~I .input_register_mode = "none";
defparam \RAM_W_data_t[10]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[10]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[10]~I .oe_power_up = "low";
defparam \RAM_W_data_t[10]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[10]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[10]~I .operation_mode = "output";
defparam \RAM_W_data_t[10]~I .output_async_reset = "none";
defparam \RAM_W_data_t[10]~I .output_power_up = "low";
defparam \RAM_W_data_t[10]~I .output_register_mode = "none";
defparam \RAM_W_data_t[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[11]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a5 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[11]));
// synopsys translate_off
defparam \RAM_W_data_t[11]~I .input_async_reset = "none";
defparam \RAM_W_data_t[11]~I .input_power_up = "low";
defparam \RAM_W_data_t[11]~I .input_register_mode = "none";
defparam \RAM_W_data_t[11]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[11]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[11]~I .oe_power_up = "low";
defparam \RAM_W_data_t[11]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[11]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[11]~I .operation_mode = "output";
defparam \RAM_W_data_t[11]~I .output_async_reset = "none";
defparam \RAM_W_data_t[11]~I .output_power_up = "low";
defparam \RAM_W_data_t[11]~I .output_register_mode = "none";
defparam \RAM_W_data_t[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[12]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a4 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[12]));
// synopsys translate_off
defparam \RAM_W_data_t[12]~I .input_async_reset = "none";
defparam \RAM_W_data_t[12]~I .input_power_up = "low";
defparam \RAM_W_data_t[12]~I .input_register_mode = "none";
defparam \RAM_W_data_t[12]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[12]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[12]~I .oe_power_up = "low";
defparam \RAM_W_data_t[12]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[12]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[12]~I .operation_mode = "output";
defparam \RAM_W_data_t[12]~I .output_async_reset = "none";
defparam \RAM_W_data_t[12]~I .output_power_up = "low";
defparam \RAM_W_data_t[12]~I .output_register_mode = "none";
defparam \RAM_W_data_t[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[13]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a3 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[13]));
// synopsys translate_off
defparam \RAM_W_data_t[13]~I .input_async_reset = "none";
defparam \RAM_W_data_t[13]~I .input_power_up = "low";
defparam \RAM_W_data_t[13]~I .input_register_mode = "none";
defparam \RAM_W_data_t[13]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[13]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[13]~I .oe_power_up = "low";
defparam \RAM_W_data_t[13]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[13]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[13]~I .operation_mode = "output";
defparam \RAM_W_data_t[13]~I .output_async_reset = "none";
defparam \RAM_W_data_t[13]~I .output_power_up = "low";
defparam \RAM_W_data_t[13]~I .output_register_mode = "none";
defparam \RAM_W_data_t[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[14]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a2 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[14]));
// synopsys translate_off
defparam \RAM_W_data_t[14]~I .input_async_reset = "none";
defparam \RAM_W_data_t[14]~I .input_power_up = "low";
defparam \RAM_W_data_t[14]~I .input_register_mode = "none";
defparam \RAM_W_data_t[14]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[14]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[14]~I .oe_power_up = "low";
defparam \RAM_W_data_t[14]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[14]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[14]~I .operation_mode = "output";
defparam \RAM_W_data_t[14]~I .output_async_reset = "none";
defparam \RAM_W_data_t[14]~I .output_power_up = "low";
defparam \RAM_W_data_t[14]~I .output_register_mode = "none";
defparam \RAM_W_data_t[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RAM_W_data_t[15]~I (
	.datain(\BO|bank|data_rtl_0|auto_generated|ram_block1a1 ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RAM_W_data_t[15]));
// synopsys translate_off
defparam \RAM_W_data_t[15]~I .input_async_reset = "none";
defparam \RAM_W_data_t[15]~I .input_power_up = "low";
defparam \RAM_W_data_t[15]~I .input_register_mode = "none";
defparam \RAM_W_data_t[15]~I .input_sync_reset = "none";
defparam \RAM_W_data_t[15]~I .oe_async_reset = "none";
defparam \RAM_W_data_t[15]~I .oe_power_up = "low";
defparam \RAM_W_data_t[15]~I .oe_register_mode = "none";
defparam \RAM_W_data_t[15]~I .oe_sync_reset = "none";
defparam \RAM_W_data_t[15]~I .operation_mode = "output";
defparam \RAM_W_data_t[15]~I .output_async_reset = "none";
defparam \RAM_W_data_t[15]~I .output_power_up = "low";
defparam \RAM_W_data_t[15]~I .output_register_mode = "none";
defparam \RAM_W_data_t[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \I_rd_t~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I_rd_t));
// synopsys translate_off
defparam \I_rd_t~I .input_async_reset = "none";
defparam \I_rd_t~I .input_power_up = "low";
defparam \I_rd_t~I .input_register_mode = "none";
defparam \I_rd_t~I .input_sync_reset = "none";
defparam \I_rd_t~I .oe_async_reset = "none";
defparam \I_rd_t~I .oe_power_up = "low";
defparam \I_rd_t~I .oe_register_mode = "none";
defparam \I_rd_t~I .oe_sync_reset = "none";
defparam \I_rd_t~I .operation_mode = "output";
defparam \I_rd_t~I .output_async_reset = "none";
defparam \I_rd_t~I .output_power_up = "low";
defparam \I_rd_t~I .output_register_mode = "none";
defparam \I_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_s_t~I (
	.datain(\CU|BC|RF_s~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_s_t));
// synopsys translate_off
defparam \RF_s_t~I .input_async_reset = "none";
defparam \RF_s_t~I .input_power_up = "low";
defparam \RF_s_t~I .input_register_mode = "none";
defparam \RF_s_t~I .input_sync_reset = "none";
defparam \RF_s_t~I .oe_async_reset = "none";
defparam \RF_s_t~I .oe_power_up = "low";
defparam \RF_s_t~I .oe_register_mode = "none";
defparam \RF_s_t~I .oe_sync_reset = "none";
defparam \RF_s_t~I .operation_mode = "output";
defparam \RF_s_t~I .output_async_reset = "none";
defparam \RF_s_t~I .output_power_up = "low";
defparam \RF_s_t~I .output_register_mode = "none";
defparam \RF_s_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_wr_t~I (
	.datain(\CU|BC|RF_W_wr~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_wr_t));
// synopsys translate_off
defparam \RF_W_wr_t~I .input_async_reset = "none";
defparam \RF_W_wr_t~I .input_power_up = "low";
defparam \RF_W_wr_t~I .input_register_mode = "none";
defparam \RF_W_wr_t~I .input_sync_reset = "none";
defparam \RF_W_wr_t~I .oe_async_reset = "none";
defparam \RF_W_wr_t~I .oe_power_up = "low";
defparam \RF_W_wr_t~I .oe_register_mode = "none";
defparam \RF_W_wr_t~I .oe_sync_reset = "none";
defparam \RF_W_wr_t~I .operation_mode = "output";
defparam \RF_W_wr_t~I .output_async_reset = "none";
defparam \RF_W_wr_t~I .output_power_up = "low";
defparam \RF_W_wr_t~I .output_register_mode = "none";
defparam \RF_W_wr_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_rd_t~I (
	.datain(\CU|BC|RF_Rp_rd~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_rd_t));
// synopsys translate_off
defparam \RF_Rp_rd_t~I .input_async_reset = "none";
defparam \RF_Rp_rd_t~I .input_power_up = "low";
defparam \RF_Rp_rd_t~I .input_register_mode = "none";
defparam \RF_Rp_rd_t~I .input_sync_reset = "none";
defparam \RF_Rp_rd_t~I .oe_async_reset = "none";
defparam \RF_Rp_rd_t~I .oe_power_up = "low";
defparam \RF_Rp_rd_t~I .oe_register_mode = "none";
defparam \RF_Rp_rd_t~I .oe_sync_reset = "none";
defparam \RF_Rp_rd_t~I .operation_mode = "output";
defparam \RF_Rp_rd_t~I .output_async_reset = "none";
defparam \RF_Rp_rd_t~I .output_power_up = "low";
defparam \RF_Rp_rd_t~I .output_register_mode = "none";
defparam \RF_Rp_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_rd_t~I (
	.datain(\CU|BC|RF_W_wr~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_rd_t));
// synopsys translate_off
defparam \RF_Rq_rd_t~I .input_async_reset = "none";
defparam \RF_Rq_rd_t~I .input_power_up = "low";
defparam \RF_Rq_rd_t~I .input_register_mode = "none";
defparam \RF_Rq_rd_t~I .input_sync_reset = "none";
defparam \RF_Rq_rd_t~I .oe_async_reset = "none";
defparam \RF_Rq_rd_t~I .oe_power_up = "low";
defparam \RF_Rq_rd_t~I .oe_register_mode = "none";
defparam \RF_Rq_rd_t~I .oe_sync_reset = "none";
defparam \RF_Rq_rd_t~I .operation_mode = "output";
defparam \RF_Rq_rd_t~I .output_async_reset = "none";
defparam \RF_Rq_rd_t~I .output_power_up = "low";
defparam \RF_Rq_rd_t~I .output_register_mode = "none";
defparam \RF_Rq_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \alu_s0_t~I (
	.datain(\CU|BC|RF_W_wr~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(alu_s0_t));
// synopsys translate_off
defparam \alu_s0_t~I .input_async_reset = "none";
defparam \alu_s0_t~I .input_power_up = "low";
defparam \alu_s0_t~I .input_register_mode = "none";
defparam \alu_s0_t~I .input_sync_reset = "none";
defparam \alu_s0_t~I .oe_async_reset = "none";
defparam \alu_s0_t~I .oe_power_up = "low";
defparam \alu_s0_t~I .oe_register_mode = "none";
defparam \alu_s0_t~I .oe_sync_reset = "none";
defparam \alu_s0_t~I .operation_mode = "output";
defparam \alu_s0_t~I .output_async_reset = "none";
defparam \alu_s0_t~I .output_power_up = "low";
defparam \alu_s0_t~I .output_register_mode = "none";
defparam \alu_s0_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_rd_t~I (
	.datain(\CU|BC|y_present.load1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_rd_t));
// synopsys translate_off
defparam \D_rd_t~I .input_async_reset = "none";
defparam \D_rd_t~I .input_power_up = "low";
defparam \D_rd_t~I .input_register_mode = "none";
defparam \D_rd_t~I .input_sync_reset = "none";
defparam \D_rd_t~I .oe_async_reset = "none";
defparam \D_rd_t~I .oe_power_up = "low";
defparam \D_rd_t~I .oe_register_mode = "none";
defparam \D_rd_t~I .oe_sync_reset = "none";
defparam \D_rd_t~I .operation_mode = "output";
defparam \D_rd_t~I .output_async_reset = "none";
defparam \D_rd_t~I .output_power_up = "low";
defparam \D_rd_t~I .output_register_mode = "none";
defparam \D_rd_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_wr_t~I (
	.datain(\CU|BC|y_present.store2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_wr_t));
// synopsys translate_off
defparam \D_wr_t~I .input_async_reset = "none";
defparam \D_wr_t~I .input_power_up = "low";
defparam \D_wr_t~I .input_register_mode = "none";
defparam \D_wr_t~I .input_sync_reset = "none";
defparam \D_wr_t~I .oe_async_reset = "none";
defparam \D_wr_t~I .oe_power_up = "low";
defparam \D_wr_t~I .oe_register_mode = "none";
defparam \D_wr_t~I .oe_sync_reset = "none";
defparam \D_wr_t~I .operation_mode = "output";
defparam \D_wr_t~I .output_async_reset = "none";
defparam \D_wr_t~I .output_power_up = "low";
defparam \D_wr_t~I .output_register_mode = "none";
defparam \D_wr_t~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[0]~I (
	.datain(\CU|BC|RF_W_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[0]));
// synopsys translate_off
defparam \RF_W_addr_t[0]~I .input_async_reset = "none";
defparam \RF_W_addr_t[0]~I .input_power_up = "low";
defparam \RF_W_addr_t[0]~I .input_register_mode = "none";
defparam \RF_W_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[0]~I .oe_power_up = "low";
defparam \RF_W_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[0]~I .operation_mode = "output";
defparam \RF_W_addr_t[0]~I .output_async_reset = "none";
defparam \RF_W_addr_t[0]~I .output_power_up = "low";
defparam \RF_W_addr_t[0]~I .output_register_mode = "none";
defparam \RF_W_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[1]~I (
	.datain(\CU|BC|RF_W_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[1]));
// synopsys translate_off
defparam \RF_W_addr_t[1]~I .input_async_reset = "none";
defparam \RF_W_addr_t[1]~I .input_power_up = "low";
defparam \RF_W_addr_t[1]~I .input_register_mode = "none";
defparam \RF_W_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[1]~I .oe_power_up = "low";
defparam \RF_W_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[1]~I .operation_mode = "output";
defparam \RF_W_addr_t[1]~I .output_async_reset = "none";
defparam \RF_W_addr_t[1]~I .output_power_up = "low";
defparam \RF_W_addr_t[1]~I .output_register_mode = "none";
defparam \RF_W_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[2]~I (
	.datain(\CU|BC|RF_W_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[2]));
// synopsys translate_off
defparam \RF_W_addr_t[2]~I .input_async_reset = "none";
defparam \RF_W_addr_t[2]~I .input_power_up = "low";
defparam \RF_W_addr_t[2]~I .input_register_mode = "none";
defparam \RF_W_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[2]~I .oe_power_up = "low";
defparam \RF_W_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[2]~I .operation_mode = "output";
defparam \RF_W_addr_t[2]~I .output_async_reset = "none";
defparam \RF_W_addr_t[2]~I .output_power_up = "low";
defparam \RF_W_addr_t[2]~I .output_register_mode = "none";
defparam \RF_W_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_W_addr_t[3]~I (
	.datain(\CU|BC|RF_W_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_W_addr_t[3]));
// synopsys translate_off
defparam \RF_W_addr_t[3]~I .input_async_reset = "none";
defparam \RF_W_addr_t[3]~I .input_power_up = "low";
defparam \RF_W_addr_t[3]~I .input_register_mode = "none";
defparam \RF_W_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_W_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_W_addr_t[3]~I .oe_power_up = "low";
defparam \RF_W_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_W_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_W_addr_t[3]~I .operation_mode = "output";
defparam \RF_W_addr_t[3]~I .output_async_reset = "none";
defparam \RF_W_addr_t[3]~I .output_power_up = "low";
defparam \RF_W_addr_t[3]~I .output_register_mode = "none";
defparam \RF_W_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[0]~I (
	.datain(\CU|BC|RF_Rp_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[0]));
// synopsys translate_off
defparam \RF_Rp_addr_t[0]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[0]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[0]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[0]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[0]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[1]~I (
	.datain(\CU|BC|RF_Rp_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[1]));
// synopsys translate_off
defparam \RF_Rp_addr_t[1]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[1]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[1]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[1]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[1]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[2]~I (
	.datain(\CU|BC|RF_Rp_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[2]));
// synopsys translate_off
defparam \RF_Rp_addr_t[2]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[2]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[2]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[2]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[2]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rp_addr_t[3]~I (
	.datain(\CU|BC|RF_Rp_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rp_addr_t[3]));
// synopsys translate_off
defparam \RF_Rp_addr_t[3]~I .input_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .input_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .input_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_Rp_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .oe_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_Rp_addr_t[3]~I .operation_mode = "output";
defparam \RF_Rp_addr_t[3]~I .output_async_reset = "none";
defparam \RF_Rp_addr_t[3]~I .output_power_up = "low";
defparam \RF_Rp_addr_t[3]~I .output_register_mode = "none";
defparam \RF_Rp_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[0]~I (
	.datain(\CU|BC|RF_Rq_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[0]));
// synopsys translate_off
defparam \RF_Rq_addr_t[0]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[0]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[0]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[0]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[0]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[0]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[1]~I (
	.datain(\CU|BC|RF_Rq_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[1]));
// synopsys translate_off
defparam \RF_Rq_addr_t[1]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[1]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[1]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[1]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[1]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[1]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[2]~I (
	.datain(\CU|BC|RF_Rq_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[2]));
// synopsys translate_off
defparam \RF_Rq_addr_t[2]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[2]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[2]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[2]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[2]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[2]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RF_Rq_addr_t[3]~I (
	.datain(\CU|BC|RF_Rq_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RF_Rq_addr_t[3]));
// synopsys translate_off
defparam \RF_Rq_addr_t[3]~I .input_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .input_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .input_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .input_sync_reset = "none";
defparam \RF_Rq_addr_t[3]~I .oe_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .oe_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .oe_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .oe_sync_reset = "none";
defparam \RF_Rq_addr_t[3]~I .operation_mode = "output";
defparam \RF_Rq_addr_t[3]~I .output_async_reset = "none";
defparam \RF_Rq_addr_t[3]~I .output_power_up = "low";
defparam \RF_Rq_addr_t[3]~I .output_register_mode = "none";
defparam \RF_Rq_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[0]~I (
	.datain(\CU|BC|D_addr[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[0]));
// synopsys translate_off
defparam \D_addr_t[0]~I .input_async_reset = "none";
defparam \D_addr_t[0]~I .input_power_up = "low";
defparam \D_addr_t[0]~I .input_register_mode = "none";
defparam \D_addr_t[0]~I .input_sync_reset = "none";
defparam \D_addr_t[0]~I .oe_async_reset = "none";
defparam \D_addr_t[0]~I .oe_power_up = "low";
defparam \D_addr_t[0]~I .oe_register_mode = "none";
defparam \D_addr_t[0]~I .oe_sync_reset = "none";
defparam \D_addr_t[0]~I .operation_mode = "output";
defparam \D_addr_t[0]~I .output_async_reset = "none";
defparam \D_addr_t[0]~I .output_power_up = "low";
defparam \D_addr_t[0]~I .output_register_mode = "none";
defparam \D_addr_t[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[1]~I (
	.datain(\CU|BC|D_addr[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[1]));
// synopsys translate_off
defparam \D_addr_t[1]~I .input_async_reset = "none";
defparam \D_addr_t[1]~I .input_power_up = "low";
defparam \D_addr_t[1]~I .input_register_mode = "none";
defparam \D_addr_t[1]~I .input_sync_reset = "none";
defparam \D_addr_t[1]~I .oe_async_reset = "none";
defparam \D_addr_t[1]~I .oe_power_up = "low";
defparam \D_addr_t[1]~I .oe_register_mode = "none";
defparam \D_addr_t[1]~I .oe_sync_reset = "none";
defparam \D_addr_t[1]~I .operation_mode = "output";
defparam \D_addr_t[1]~I .output_async_reset = "none";
defparam \D_addr_t[1]~I .output_power_up = "low";
defparam \D_addr_t[1]~I .output_register_mode = "none";
defparam \D_addr_t[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[2]~I (
	.datain(\CU|BC|D_addr[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[2]));
// synopsys translate_off
defparam \D_addr_t[2]~I .input_async_reset = "none";
defparam \D_addr_t[2]~I .input_power_up = "low";
defparam \D_addr_t[2]~I .input_register_mode = "none";
defparam \D_addr_t[2]~I .input_sync_reset = "none";
defparam \D_addr_t[2]~I .oe_async_reset = "none";
defparam \D_addr_t[2]~I .oe_power_up = "low";
defparam \D_addr_t[2]~I .oe_register_mode = "none";
defparam \D_addr_t[2]~I .oe_sync_reset = "none";
defparam \D_addr_t[2]~I .operation_mode = "output";
defparam \D_addr_t[2]~I .output_async_reset = "none";
defparam \D_addr_t[2]~I .output_power_up = "low";
defparam \D_addr_t[2]~I .output_register_mode = "none";
defparam \D_addr_t[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[3]~I (
	.datain(\CU|BC|D_addr[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[3]));
// synopsys translate_off
defparam \D_addr_t[3]~I .input_async_reset = "none";
defparam \D_addr_t[3]~I .input_power_up = "low";
defparam \D_addr_t[3]~I .input_register_mode = "none";
defparam \D_addr_t[3]~I .input_sync_reset = "none";
defparam \D_addr_t[3]~I .oe_async_reset = "none";
defparam \D_addr_t[3]~I .oe_power_up = "low";
defparam \D_addr_t[3]~I .oe_register_mode = "none";
defparam \D_addr_t[3]~I .oe_sync_reset = "none";
defparam \D_addr_t[3]~I .operation_mode = "output";
defparam \D_addr_t[3]~I .output_async_reset = "none";
defparam \D_addr_t[3]~I .output_power_up = "low";
defparam \D_addr_t[3]~I .output_register_mode = "none";
defparam \D_addr_t[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[4]~I (
	.datain(\CU|BC|D_addr[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[4]));
// synopsys translate_off
defparam \D_addr_t[4]~I .input_async_reset = "none";
defparam \D_addr_t[4]~I .input_power_up = "low";
defparam \D_addr_t[4]~I .input_register_mode = "none";
defparam \D_addr_t[4]~I .input_sync_reset = "none";
defparam \D_addr_t[4]~I .oe_async_reset = "none";
defparam \D_addr_t[4]~I .oe_power_up = "low";
defparam \D_addr_t[4]~I .oe_register_mode = "none";
defparam \D_addr_t[4]~I .oe_sync_reset = "none";
defparam \D_addr_t[4]~I .operation_mode = "output";
defparam \D_addr_t[4]~I .output_async_reset = "none";
defparam \D_addr_t[4]~I .output_power_up = "low";
defparam \D_addr_t[4]~I .output_register_mode = "none";
defparam \D_addr_t[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[5]~I (
	.datain(\CU|BC|D_addr[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[5]));
// synopsys translate_off
defparam \D_addr_t[5]~I .input_async_reset = "none";
defparam \D_addr_t[5]~I .input_power_up = "low";
defparam \D_addr_t[5]~I .input_register_mode = "none";
defparam \D_addr_t[5]~I .input_sync_reset = "none";
defparam \D_addr_t[5]~I .oe_async_reset = "none";
defparam \D_addr_t[5]~I .oe_power_up = "low";
defparam \D_addr_t[5]~I .oe_register_mode = "none";
defparam \D_addr_t[5]~I .oe_sync_reset = "none";
defparam \D_addr_t[5]~I .operation_mode = "output";
defparam \D_addr_t[5]~I .output_async_reset = "none";
defparam \D_addr_t[5]~I .output_power_up = "low";
defparam \D_addr_t[5]~I .output_register_mode = "none";
defparam \D_addr_t[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[6]~I (
	.datain(\CU|BC|D_addr[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[6]));
// synopsys translate_off
defparam \D_addr_t[6]~I .input_async_reset = "none";
defparam \D_addr_t[6]~I .input_power_up = "low";
defparam \D_addr_t[6]~I .input_register_mode = "none";
defparam \D_addr_t[6]~I .input_sync_reset = "none";
defparam \D_addr_t[6]~I .oe_async_reset = "none";
defparam \D_addr_t[6]~I .oe_power_up = "low";
defparam \D_addr_t[6]~I .oe_register_mode = "none";
defparam \D_addr_t[6]~I .oe_sync_reset = "none";
defparam \D_addr_t[6]~I .operation_mode = "output";
defparam \D_addr_t[6]~I .output_async_reset = "none";
defparam \D_addr_t[6]~I .output_power_up = "low";
defparam \D_addr_t[6]~I .output_register_mode = "none";
defparam \D_addr_t[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \D_addr_t[7]~I (
	.datain(\CU|BC|D_addr[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(D_addr_t[7]));
// synopsys translate_off
defparam \D_addr_t[7]~I .input_async_reset = "none";
defparam \D_addr_t[7]~I .input_power_up = "low";
defparam \D_addr_t[7]~I .input_register_mode = "none";
defparam \D_addr_t[7]~I .input_sync_reset = "none";
defparam \D_addr_t[7]~I .oe_async_reset = "none";
defparam \D_addr_t[7]~I .oe_power_up = "low";
defparam \D_addr_t[7]~I .oe_register_mode = "none";
defparam \D_addr_t[7]~I .oe_sync_reset = "none";
defparam \D_addr_t[7]~I .operation_mode = "output";
defparam \D_addr_t[7]~I .output_async_reset = "none";
defparam \D_addr_t[7]~I .output_power_up = "low";
defparam \D_addr_t[7]~I .output_register_mode = "none";
defparam \D_addr_t[7]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
