#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Wed Jul 29 17:57:26 2020
# Process ID: 3908
# Log file: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/synth_1/UART_IP_v1_0.vds
# Journal file: C:/Users/18131/Desktop/task2/task2_project/ip_repo/edit_UART_IP_v1_0.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source UART_IP_v1_0.tcl -notrace
Command: synth_design -top UART_IP_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 262.727 ; gain = 91.492
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_IP_v1_0' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'UART_IP_v1_0_S00_AXI' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:229]
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:380]
WARNING: [Synth 8-3848] Net slv_reg0_out in module/entity UART_IP_v1_0_S00_AXI does not have driver. [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:19]
INFO: [Synth 8-256] done synthesizing module 'UART_IP_v1_0_S00_AXI' (1#1) [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:4]
INFO: [Synth 8-638] synthesizing module 'GenBuadRate' [C:/Users/18131/Desktop/task2/uart_source/BaudRate.v:7]
INFO: [Synth 8-256] done synthesizing module 'GenBuadRate' (2#1) [C:/Users/18131/Desktop/task2/uart_source/BaudRate.v:7]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/Users/18131/Desktop/task2/uart_source/transmit.v:1]
	Parameter BEGIN bound to: 3'b000 
	Parameter TRANSDATA bound to: 3'b001 
	Parameter PARITY bound to: 3'b010 
	Parameter END bound to: 3'b011 
	Parameter FREE bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (3#1) [C:/Users/18131/Desktop/task2/uart_source/transmit.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'tx_data' does not match port width (8) of module 'uart_tx' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/Users/18131/Desktop/task2/uart_source/reciever.v:1]
	Parameter BEGIN bound to: 2'b00 
	Parameter TRANSDATA bound to: 2'b01 
	Parameter PARITY bound to: 2'b10 
	Parameter END bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/18131/Desktop/task2/uart_source/reciever.v:43]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (4#1) [C:/Users/18131/Desktop/task2/uart_source/reciever.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'rx_data' does not match port width (8) of module 'uart_rx' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:100]
WARNING: [Synth 8-3848] Net slv_reg0_in in module/entity UART_IP_v1_0 does not have driver. [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:55]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 1st driver pin 'UART_IP_v1_0:/UART_IP_v1_0_S00_AXI_inst/write_enable' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 2nd driver pin 'GND' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
CRITICAL WARNING: [Synth 8-5559] multi-driven net write_enable is connected to constant driver, other driver is ignored [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:98]
INFO: [Synth 8-256] done synthesizing module 'UART_IP_v1_0' (5#1) [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.887 ; gain = 126.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.887 ; gain = 126.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 297.887 ; gain = 126.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5546] ROM "rx_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "parity_result" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'slv_reg0_reg' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:382]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                     Old Encoding 
---------------------------------------------------------------------------------------------------
                    FREE |                              000 |                              100
                   BEGIN |                              001 |                              000
               TRANSDATA |                              010 |                              001
                  PARITY |                              011 |                              010
                     END |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 349.941 ; gain = 178.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 8     
	   5 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 10    
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 37    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UART_IP_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module GenBuadRate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   5 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 7     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 7     
	   4 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 7     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 444.887 ; gain = 273.652
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "slv_reg0" won't be mapped to RAM because address size (32) is larger than maximum supported(18)
WARNING: [Synth 8-3936] Found unconnected internal register 'rx/rx_data_reg' and it is trimmed from '8' to '1' bits. [C:/Users/18131/Desktop/task2/uart_source/reciever.v:34]
INFO: [Synth 8-5546] ROM "baud/tx_clk_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "baud/rx_clk_en" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 446.227 ; gain = 274.992
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 446.227 ; gain = 274.992

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[31] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[30] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[29] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[28] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[26] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[24] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[23] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[22] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[21] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[20] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[19] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[18] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[17] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[16] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[15] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[14] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[13] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[12] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[11] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[9] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[8] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[7] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[6] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[5] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[4] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[3] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[31]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[30]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[29]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[28]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[27]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[26]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[25]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[24]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[23]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[22]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[21]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[20]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[19]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[18]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[17]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[16]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[15]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[14]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[13]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[12]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[11]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[10]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[9]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[8]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[7]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[6]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[5]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[4]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[3]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[2]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[1]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/slv_reg0_reg[0]__0 ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/write_enable_reg ) is unused and will be removed from module UART_IP_v1_0.
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 1st driver pin 'UART_IP_v1_0_S00_AXI_inst/write_enable_reg/Q' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:224]
CRITICAL WARNING: [Synth 8-3352] multi-driven net write_enable with 2nd driver pin 'GND' [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:224]
CRITICAL WARNING: [Synth 8-5559] multi-driven net write_enable is connected to constant driver, other driver is ignored [C:/Users/18131/Desktop/task2/task2_project/ip_repo/uart_ip_1.0/hdl/UART_IP_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_bresp_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_bresp_reg[0] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_rresp_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\UART_IP_v1_0_S00_AXI_inst/axi_rresp_reg[0] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[7] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[6] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[5] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[4] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[3] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[2] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\tx/temp_tx_data_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[7] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[6] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[5] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[4] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[3] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[2] ) is unused and will be removed from module UART_IP_v1_0.
WARNING: [Synth 8-3332] Sequential element (\rx/temp_rx_data_reg[1] ) is unused and will be removed from module UART_IP_v1_0.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 465.602 ; gain = 294.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     8|
|4     |LUT3 |    13|
|5     |LUT4 |    31|
|6     |LUT5 |    56|
|7     |LUT6 |    36|
|8     |FDRE |   183|
|9     |IBUF |    48|
|10    |OBUF |    46|
+------+-----+------+

Report Instance Areas: 
+------+----------------------------+---------------------+------+
|      |Instance                    |Module               |Cells |
+------+----------------------------+---------------------+------+
|1     |top                         |                     |   424|
|2     |  UART_IP_v1_0_S00_AXI_inst |UART_IP_v1_0_S00_AXI |   193|
|3     |  baud                      |GenBuadRate          |    48|
|4     |  rx                        |uart_rx              |    58|
|5     |  tx                        |uart_tx              |    30|
+------+----------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 93 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 465.602 ; gain = 255.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 465.602 ; gain = 294.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 93 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 521.910 ; gain = 313.469
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 521.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 29 17:57:50 2020...
