$date
	Fri Apr 30 09:53:27 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SR_FlipFlop_tb $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$var reg 1 % c $end
$var reg 1 & clk $end
$var reg 1 ' p $end
$scope module DUT $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % c $end
$var wire 1 & clk $end
$var wire 1 ' p $end
$var wire 1 ( b $end
$var wire 1 ) a $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$scope module S1 $end
$var wire 1 ) Q $end
$var wire 1 ( Qb $end
$var wire 1 # R $end
$var wire 1 $ S $end
$var wire 1 % c $end
$var wire 1 & clk $end
$var wire 1 ' p $end
$var wire 1 * rk $end
$var wire 1 + sk $end
$upscope $end
$scope module S2 $end
$var wire 1 " Q $end
$var wire 1 ! Qb $end
$var wire 1 ( R $end
$var wire 1 ) S $end
$var wire 1 % c $end
$var wire 1 , clk $end
$var wire 1 ' p $end
$var wire 1 - rk $end
$var wire 1 . sk $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1.
1-
0,
0+
1*
1)
0(
1'
1&
0%
1$
0#
1"
0!
$end
#1
0'
#5
0.
1,
1+
0&
#8
1#
0$
#10
0)
1(
1.
0,
0*
1&
#15
0"
1!
0-
1,
1*
0&
0#
#20
1-
0,
1&
#22
0(
1)
0+
1$
#25
0!
1"
0.
1,
1+
0&
#29
1#
0$
#30
0)
1(
1.
0,
0*
1&
#35
0"
1!
0-
1,
1*
0&
#36
0#
#40
1-
0,
1&
#43
0*
1#
#45
0-
1,
1*
0&
#50
1-
0,
1&
0#
#55
0-
1,
0&
#57
1$
#60
0(
1)
1-
0,
0+
1&
#64
0)
1(
0*
1+
1#
0$
#65
0-
1,
1*
0&
#70
1-
0,
0*
1&
#71
1*
0#
#75
0-
1,
0&
#78
