
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000080  00800100  000020b4  00002128  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000020b4  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a8  00800180  00002134  000021a8  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  000021a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003ae  00000000  00000000  00002248  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016e2  00000000  00000000  000025f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000007f0  00000000  00000000  00003cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001190  00000000  00000000  000044c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000300  00000000  00000000  00005658  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000553  00000000  00000000  00005958  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000523  00000000  00000000  00005eab  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000090  00000000  00000000  000063ce  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 a9 01 	jmp	0x352	; 0x352 <__ctors_end>
       4:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
       8:	0c 94 13 02 	jmp	0x426	; 0x426 <__vector_2>
       c:	0c 94 99 02 	jmp	0x532	; 0x532 <__vector_3>
      10:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      14:	0c 94 45 08 	jmp	0x108a	; 0x108a <__vector_5>
      18:	0c 94 72 07 	jmp	0xee4	; 0xee4 <__vector_6>
      1c:	0c 94 7e 07 	jmp	0xefc	; 0xefc <__vector_7>
      20:	0c 94 91 07 	jmp	0xf22	; 0xf22 <__vector_8>
      24:	0c 94 63 07 	jmp	0xec6	; 0xec6 <__vector_9>
      28:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      2c:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      30:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      34:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      38:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      3c:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      40:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      44:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      48:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      4c:	0c 94 4e 04 	jmp	0x89c	; 0x89c <__vector_19>
      50:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      54:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>
      58:	0c 94 c6 01 	jmp	0x38c	; 0x38c <__bad_interrupt>

0000005c <__c.1712>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1680>:
      78:	0a 49 6e 76 61 6c 69 64 20 4d 6f 64 65 2e 00        .Invalid Mode..

00000087 <__c.1677>:
      87:	0a 50 49 4e 45 20 3a 20 00                          .PINE : .

00000090 <__c.1675>:
      90:	0a 50 49 4e 42 20 3a 20 00                          .PINB : .

00000099 <__c.1673>:
      99:	0a 50 4f 52 54 44 3a 20 00                          .PORTD: .

000000a2 <__c.1671>:
      a2:	0a 50 4f 52 54 42 3a 20 00                          .PORTB: .

000000ab <__c.1669>:
      ab:	0a 20 20 20 20 20 20 20 37 36 35 34 33 32 31 30     .       76543210
	...

000000bc <__c.1664>:
      bc:	0a 57 68 61 74 20 28 5b 54 5d 65 73 74 2f 5b 46     .What ([T]est/[F
      cc:	5d 6f 6c 6c 6f 77 29 3a 20 00                       ]ollow): .

000000d6 <__c.1650>:
      d6:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

000000e4 <__c.1635>:
      e4:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      f4:	65 61 73 65 64 00                                   eased.

000000fa <__c.1633>:
      fa:	0a 5b 64 65 62 75 67 5d 20 55 70 00                 .[debug] Up.

00000106 <__c.1631>:
     106:	0a 5b 64 65 62 75 67 5d 20 49 6e 00                 .[debug] In.

00000112 <__c.1629>:
     112:	0a 5b 64 65 62 75 67 5d 20 44 6f 77 6e 20 00        .[debug] Down .

00000121 <__c.1615>:
     121:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
     131:	65 61 73 65 64 00                                   eased.

00000137 <__c.1613>:
     137:	0a 5b 64 65 62 75 67 5d 20 52 69 67 68 74 00        .[debug] Right.

00000146 <__c.1611>:
     146:	0a 5b 64 65 62 75 67 5d 20 4c 65 66 74 00           .[debug] Left.

00000154 <__c.1820>:
     154:	09 5b 64 6f 6e 65 5d 00                             .[done].

0000015c <__c.1818>:
     15c:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
     16c:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

0000017a <__c.1816>:
     17a:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000185 <__c.1805>:
     185:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     195:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     1a5:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     1b5:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     1c5:	6c 65 64 00                                         led.

000001c9 <__c.1749>:
     1c9:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     1d9:	53 45 54 53 3a 20 00                                SETS: .

000001e0 <__c.1737>:
     1e0:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     1f0:	44 43 3a 20 00                                      DC: .

000001f5 <__c.1731>:
     1f5:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     205:	44 43 3a 20 00                                      DC: .

0000020a <__c.1545>:
     20a:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     21a:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

00000225 <__c.1635>:
     225:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     235:	64 6f 6e 65 5d 00                                   done].

0000023b <__c.1633>:
     23b:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     24b:	74 61 72 74 2e 00                                   tart..

00000251 <__c.1564>:
     251:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000259 <__c.1557>:
     259:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     269:	69 6d 65 72 31 00                                   imer1.

0000026f <__c.1512>:
     26f:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000277 <__c.1504>:
     277:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     287:	69 6d 65 72 32 00                                   imer2.

0000028d <__c.1628>:
     28d:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     29d:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2ad:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002bb <__c.1593>:
     2bb:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2cb:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2db:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002e9 <__c.1547>:
     2e9:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     2f9:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     309:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000317 <__c.1530>:
     317:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     327:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     337:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000345 <__c.1957>:
     345:	63 64 69 6e 6f 70 73 75 78 58 5b 00 00              cdinopsuxX[..

00000352 <__ctors_end>:
     352:	11 24       	eor	r1, r1
     354:	1f be       	out	0x3f, r1	; 63
     356:	cf ef       	ldi	r28, 0xFF	; 255
     358:	d4 e0       	ldi	r29, 0x04	; 4
     35a:	de bf       	out	0x3e, r29	; 62
     35c:	cd bf       	out	0x3d, r28	; 61

0000035e <__do_copy_data>:
     35e:	11 e0       	ldi	r17, 0x01	; 1
     360:	a0 e0       	ldi	r26, 0x00	; 0
     362:	b1 e0       	ldi	r27, 0x01	; 1
     364:	e4 eb       	ldi	r30, 0xB4	; 180
     366:	f0 e2       	ldi	r31, 0x20	; 32
     368:	02 c0       	rjmp	.+4      	; 0x36e <.do_copy_data_start>

0000036a <.do_copy_data_loop>:
     36a:	05 90       	lpm	r0, Z+
     36c:	0d 92       	st	X+, r0

0000036e <.do_copy_data_start>:
     36e:	a0 38       	cpi	r26, 0x80	; 128
     370:	b1 07       	cpc	r27, r17
     372:	d9 f7       	brne	.-10     	; 0x36a <.do_copy_data_loop>

00000374 <__do_clear_bss>:
     374:	12 e0       	ldi	r17, 0x02	; 2
     376:	a0 e8       	ldi	r26, 0x80	; 128
     378:	b1 e0       	ldi	r27, 0x01	; 1
     37a:	01 c0       	rjmp	.+2      	; 0x37e <.do_clear_bss_start>

0000037c <.do_clear_bss_loop>:
     37c:	1d 92       	st	X+, r1

0000037e <.do_clear_bss_start>:
     37e:	a8 32       	cpi	r26, 0x28	; 40
     380:	b1 07       	cpc	r27, r17
     382:	e1 f7       	brne	.-8      	; 0x37c <.do_clear_bss_loop>
     384:	0e 94 23 03 	call	0x646	; 0x646 <main>
     388:	0c 94 58 10 	jmp	0x20b0	; 0x20b0 <_exit>

0000038c <__bad_interrupt>:
     38c:	0c 94 e9 01 	jmp	0x3d2	; 0x3d2 <__vector_default>

00000390 <clock_init>:
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>

void clock_init(void) {
     390:	80 e0       	ldi	r24, 0x00	; 0
     392:	90 e0       	ldi	r25, 0x00	; 0
     394:	20 e8       	ldi	r18, 0x80	; 128
     396:	0f b6       	in	r0, 0x3f	; 63
     398:	f8 94       	cli
     39a:	20 93 61 00 	sts	0x0061, r18
     39e:	80 93 61 00 	sts	0x0061, r24
     3a2:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     3a4:	08 95       	ret

000003a6 <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     3a6:	84 b1       	in	r24, 0x04	; 4
     3a8:	8f 72       	andi	r24, 0x2F	; 47
     3aa:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     3ac:	8d b1       	in	r24, 0x0d	; 13
     3ae:	83 7f       	andi	r24, 0xF3	; 243
     3b0:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     3b2:	85 b1       	in	r24, 0x05	; 5
     3b4:	80 6d       	ori	r24, 0xD0	; 208
     3b6:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     3b8:	8e b1       	in	r24, 0x0e	; 14
     3ba:	8c 60       	ori	r24, 0x0C	; 12
     3bc:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     3be:	80 ec       	ldi	r24, 0xC0	; 192
     3c0:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     3c2:	80 ed       	ldi	r24, 0xD0	; 208
     3c4:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     3c8:	8c e0       	ldi	r24, 0x0C	; 12
     3ca:	80 93 6b 00 	sts	0x006B, r24
	
}
     3ce:	08 95       	ret

000003d0 <pcint_init>:
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
}

void pcint_init(void) {
     3d0:	08 95       	ret

000003d2 <__vector_default>:
			printf_P(PSTR("\nInvalid Mode."));
		}
	}	
} 
		
ISR(BADISR_vect) {
     3d2:	1f 92       	push	r1
     3d4:	0f 92       	push	r0
     3d6:	0f b6       	in	r0, 0x3f	; 63
     3d8:	0f 92       	push	r0
     3da:	11 24       	eor	r1, r1
     3dc:	2f 93       	push	r18
     3de:	3f 93       	push	r19
     3e0:	4f 93       	push	r20
     3e2:	5f 93       	push	r21
     3e4:	6f 93       	push	r22
     3e6:	7f 93       	push	r23
     3e8:	8f 93       	push	r24
     3ea:	9f 93       	push	r25
     3ec:	af 93       	push	r26
     3ee:	bf 93       	push	r27
     3f0:	ef 93       	push	r30
     3f2:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     3f4:	8c e5       	ldi	r24, 0x5C	; 92
     3f6:	90 e0       	ldi	r25, 0x00	; 0
     3f8:	9f 93       	push	r25
     3fa:	8f 93       	push	r24
     3fc:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     400:	0f 90       	pop	r0
     402:	0f 90       	pop	r0
}
     404:	ff 91       	pop	r31
     406:	ef 91       	pop	r30
     408:	bf 91       	pop	r27
     40a:	af 91       	pop	r26
     40c:	9f 91       	pop	r25
     40e:	8f 91       	pop	r24
     410:	7f 91       	pop	r23
     412:	6f 91       	pop	r22
     414:	5f 91       	pop	r21
     416:	4f 91       	pop	r20
     418:	3f 91       	pop	r19
     41a:	2f 91       	pop	r18
     41c:	0f 90       	pop	r0
     41e:	0f be       	out	0x3f, r0	; 63
     420:	0f 90       	pop	r0
     422:	1f 90       	pop	r1
     424:	18 95       	reti

00000426 <__vector_2>:
	
}



ISR(PCINT0_vect) {
     426:	1f 92       	push	r1
     428:	0f 92       	push	r0
     42a:	0f b6       	in	r0, 0x3f	; 63
     42c:	0f 92       	push	r0
     42e:	11 24       	eor	r1, r1
     430:	2f 93       	push	r18
     432:	3f 93       	push	r19
     434:	4f 93       	push	r20
     436:	5f 93       	push	r21
     438:	6f 93       	push	r22
     43a:	7f 93       	push	r23
     43c:	8f 93       	push	r24
     43e:	9f 93       	push	r25
     440:	af 93       	push	r26
     442:	bf 93       	push	r27
     444:	cf 93       	push	r28
     446:	df 93       	push	r29
     448:	ef 93       	push	r30
     44a:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     44c:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     44e:	80 95       	com	r24
     450:	c8 2f       	mov	r28, r24
     452:	d0 e0       	ldi	r29, 0x00	; 0
     454:	ce 01       	movw	r24, r28
     456:	8c 70       	andi	r24, 0x0C	; 12
     458:	90 70       	andi	r25, 0x00	; 0
     45a:	89 2b       	or	r24, r25
     45c:	79 f0       	breq	.+30     	; 0x47c <__vector_2+0x56>
		if (iPINE&(1<<2))
     45e:	c2 ff       	sbrs	r28, 2
     460:	08 c0       	rjmp	.+16     	; 0x472 <__vector_2+0x4c>
			printf_P(PSTR("\n[debug] Left"));
     462:	86 e4       	ldi	r24, 0x46	; 70
     464:	91 e0       	ldi	r25, 0x01	; 1
     466:	9f 93       	push	r25
     468:	8f 93       	push	r24
     46a:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
		if (iPINE&(1<<3))
     472:	c3 ff       	sbrs	r28, 3
     474:	0b c0       	rjmp	.+22     	; 0x48c <__vector_2+0x66>
			printf_P(PSTR("\n[debug] Right"));
     476:	87 e3       	ldi	r24, 0x37	; 55
     478:	91 e0       	ldi	r25, 0x01	; 1
     47a:	02 c0       	rjmp	.+4      	; 0x480 <__vector_2+0x5a>
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     47c:	81 e2       	ldi	r24, 0x21	; 33
     47e:	91 e0       	ldi	r25, 0x01	; 1
     480:	9f 93       	push	r25
     482:	8f 93       	push	r24
     484:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     488:	0f 90       	pop	r0
     48a:	0f 90       	pop	r0
}
     48c:	ff 91       	pop	r31
     48e:	ef 91       	pop	r30
     490:	df 91       	pop	r29
     492:	cf 91       	pop	r28
     494:	bf 91       	pop	r27
     496:	af 91       	pop	r26
     498:	9f 91       	pop	r25
     49a:	8f 91       	pop	r24
     49c:	7f 91       	pop	r23
     49e:	6f 91       	pop	r22
     4a0:	5f 91       	pop	r21
     4a2:	4f 91       	pop	r20
     4a4:	3f 91       	pop	r19
     4a6:	2f 91       	pop	r18
     4a8:	0f 90       	pop	r0
     4aa:	0f be       	out	0x3f, r0	; 63
     4ac:	0f 90       	pop	r0
     4ae:	1f 90       	pop	r1
     4b0:	18 95       	reti

000004b2 <init>:

void pcint_init(void) {
	
}

void init(void) {
     4b2:	f8 94       	cli
	cli();
	power_lcd_disable();
     4b4:	e4 e6       	ldi	r30, 0x64	; 100
     4b6:	f0 e0       	ldi	r31, 0x00	; 0
     4b8:	80 81       	ld	r24, Z
     4ba:	80 61       	ori	r24, 0x10	; 16
     4bc:	80 83       	st	Z, r24
	power_spi_disable();
     4be:	80 81       	ld	r24, Z
     4c0:	84 60       	ori	r24, 0x04	; 4
     4c2:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     4c4:	80 e0       	ldi	r24, 0x00	; 0
     4c6:	90 e0       	ldi	r25, 0x00	; 0
     4c8:	20 e8       	ldi	r18, 0x80	; 128
     4ca:	0f b6       	in	r0, 0x3f	; 63
     4cc:	f8 94       	cli
     4ce:	20 93 61 00 	sts	0x0061, r18
     4d2:	80 93 61 00 	sts	0x0061, r24
     4d6:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     4d8:	84 b1       	in	r24, 0x04	; 4
     4da:	8f 72       	andi	r24, 0x2F	; 47
     4dc:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     4de:	8d b1       	in	r24, 0x0d	; 13
     4e0:	83 7f       	andi	r24, 0xF3	; 243
     4e2:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     4e4:	85 b1       	in	r24, 0x05	; 5
     4e6:	80 6d       	ori	r24, 0xD0	; 208
     4e8:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     4ea:	8e b1       	in	r24, 0x0e	; 14
     4ec:	8c 60       	ori	r24, 0x0C	; 12
     4ee:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     4f0:	80 ec       	ldi	r24, 0xC0	; 192
     4f2:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     4f4:	80 ed       	ldi	r24, 0xD0	; 208
     4f6:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     4fa:	8c e0       	ldi	r24, 0x0C	; 12
     4fc:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     500:	0e 94 3a 07 	call	0xe74	; 0xe74 <usart_init>
	adc_init();
     504:	0e 94 9d 04 	call	0x93a	; 0x93a <adc_init>
	timers_init();
     508:	0e 94 30 08 	call	0x1060	; 0x1060 <timers_init>
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
     50c:	8a b1       	in	r24, 0x0a	; 10
     50e:	8a 6a       	ori	r24, 0xAA	; 170
     510:	8a b9       	out	0x0a, r24	; 10
	motor_mode_L(MOTOR_L_FWD);
     512:	81 e0       	ldi	r24, 0x01	; 1
     514:	0e 94 c3 08 	call	0x1186	; 0x1186 <motor_mode_L>
	motor_mode_R(MOTOR_R_FWD);
     518:	81 e0       	ldi	r24, 0x01	; 1
     51a:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_mode_R>
	sei();
     51e:	78 94       	sei
	printf_P(PSTR("\nInit: Done\n\n"));
     520:	86 ed       	ldi	r24, 0xD6	; 214
     522:	90 e0       	ldi	r25, 0x00	; 0
     524:	9f 93       	push	r25
     526:	8f 93       	push	r24
     528:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     52c:	0f 90       	pop	r0
     52e:	0f 90       	pop	r0
}
     530:	08 95       	ret

00000532 <__vector_3>:
	}
	else
		printf_P(PSTR("\n[debug] PE? Released"));
}

ISR(PCINT1_vect) {
     532:	1f 92       	push	r1
     534:	0f 92       	push	r0
     536:	0f b6       	in	r0, 0x3f	; 63
     538:	0f 92       	push	r0
     53a:	11 24       	eor	r1, r1
     53c:	1f 93       	push	r17
     53e:	2f 93       	push	r18
     540:	3f 93       	push	r19
     542:	4f 93       	push	r20
     544:	5f 93       	push	r21
     546:	6f 93       	push	r22
     548:	7f 93       	push	r23
     54a:	8f 93       	push	r24
     54c:	9f 93       	push	r25
     54e:	af 93       	push	r26
     550:	bf 93       	push	r27
     552:	ef 93       	push	r30
     554:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     556:	93 b1       	in	r25, 0x03	; 3
     558:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     55a:	19 2f       	mov	r17, r25
     55c:	89 2f       	mov	r24, r25
     55e:	80 7d       	andi	r24, 0xD0	; 208
     560:	69 f1       	breq	.+90     	; 0x5bc <__vector_3+0x8a>
		if (iPINB&(1<<7)) {
     562:	97 ff       	sbrs	r25, 7
     564:	0e c0       	rjmp	.+28     	; 0x582 <__vector_3+0x50>
			printf_P(PSTR("\n[debug] Down "));
     566:	82 e1       	ldi	r24, 0x12	; 18
     568:	91 e0       	ldi	r25, 0x01	; 1
     56a:	9f 93       	push	r25
     56c:	8f 93       	push	r24
     56e:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
			adc_calibrate_update();
     572:	0e 94 14 05 	call	0xa28	; 0xa28 <adc_calibrate_update>
			print_adc_calibration();
     576:	0e 94 8f 05 	call	0xb1e	; 0xb1e <print_adc_calibration>
			print_adc_values();
     57a:	0e 94 da 05 	call	0xbb4	; 0xbb4 <print_adc_values>
     57e:	0f 90       	pop	r0
     580:	0f 90       	pop	r0
		}
		if (iPINB&(1<<4)) {
     582:	14 ff       	sbrs	r17, 4
     584:	0c c0       	rjmp	.+24     	; 0x59e <__vector_3+0x6c>
			printf_P(PSTR("\n[debug] In"));
     586:	86 e0       	ldi	r24, 0x06	; 6
     588:	91 e0       	ldi	r25, 0x01	; 1
     58a:	9f 93       	push	r25
     58c:	8f 93       	push	r24
     58e:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
			print_adc_calibration();
     592:	0e 94 8f 05 	call	0xb1e	; 0xb1e <print_adc_calibration>
			print_adc_values();
     596:	0e 94 da 05 	call	0xbb4	; 0xbb4 <print_adc_values>
     59a:	0f 90       	pop	r0
     59c:	0f 90       	pop	r0
		}
		if (iPINB&(1<<6)) {
     59e:	16 ff       	sbrs	r17, 6
     5a0:	15 c0       	rjmp	.+42     	; 0x5cc <__vector_3+0x9a>
			printf_P(PSTR("\n[debug] Up"));
     5a2:	8a ef       	ldi	r24, 0xFA	; 250
     5a4:	90 e0       	ldi	r25, 0x00	; 0
     5a6:	9f 93       	push	r25
     5a8:	8f 93       	push	r24
     5aa:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
			adc_calibrate_clear();
     5ae:	0e 94 2f 04 	call	0x85e	; 0x85e <adc_calibrate_clear>
			print_adc_calibration();
     5b2:	0e 94 8f 05 	call	0xb1e	; 0xb1e <print_adc_calibration>
			print_adc_values();
     5b6:	0e 94 da 05 	call	0xbb4	; 0xbb4 <print_adc_values>
     5ba:	06 c0       	rjmp	.+12     	; 0x5c8 <__vector_3+0x96>
		}
	}
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     5bc:	84 ee       	ldi	r24, 0xE4	; 228
     5be:	90 e0       	ldi	r25, 0x00	; 0
     5c0:	9f 93       	push	r25
     5c2:	8f 93       	push	r24
     5c4:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     5c8:	0f 90       	pop	r0
     5ca:	0f 90       	pop	r0
}
     5cc:	ff 91       	pop	r31
     5ce:	ef 91       	pop	r30
     5d0:	bf 91       	pop	r27
     5d2:	af 91       	pop	r26
     5d4:	9f 91       	pop	r25
     5d6:	8f 91       	pop	r24
     5d8:	7f 91       	pop	r23
     5da:	6f 91       	pop	r22
     5dc:	5f 91       	pop	r21
     5de:	4f 91       	pop	r20
     5e0:	3f 91       	pop	r19
     5e2:	2f 91       	pop	r18
     5e4:	1f 91       	pop	r17
     5e6:	0f 90       	pop	r0
     5e8:	0f be       	out	0x3f, r0	; 63
     5ea:	0f 90       	pop	r0
     5ec:	1f 90       	pop	r1
     5ee:	18 95       	reti

000005f0 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     5f0:	ef 92       	push	r14
     5f2:	ff 92       	push	r15
     5f4:	0f 93       	push	r16
     5f6:	1f 93       	push	r17
     5f8:	cf 93       	push	r28
     5fa:	df 93       	push	r29
     5fc:	c7 e0       	ldi	r28, 0x07	; 7
     5fe:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     600:	91 e0       	ldi	r25, 0x01	; 1
     602:	e9 2e       	mov	r14, r25
     604:	f1 2c       	mov	r15, r1
     606:	08 2f       	mov	r16, r24
     608:	10 e0       	ldi	r17, 0x00	; 0
     60a:	c7 01       	movw	r24, r14
     60c:	0c 2e       	mov	r0, r28
     60e:	02 c0       	rjmp	.+4      	; 0x614 <print_bin+0x24>
     610:	88 0f       	add	r24, r24
     612:	99 1f       	adc	r25, r25
     614:	0a 94       	dec	r0
     616:	e2 f7       	brpl	.-8      	; 0x610 <print_bin+0x20>
     618:	80 23       	and	r24, r16
     61a:	91 23       	and	r25, r17
     61c:	0c 2e       	mov	r0, r28
     61e:	02 c0       	rjmp	.+4      	; 0x624 <print_bin+0x34>
     620:	95 95       	asr	r25
     622:	87 95       	ror	r24
     624:	0a 94       	dec	r0
     626:	e2 f7       	brpl	.-8      	; 0x620 <print_bin+0x30>
     628:	c0 96       	adiw	r24, 0x30	; 48
     62a:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <putchar>
     62e:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     630:	8f ef       	ldi	r24, 0xFF	; 255
     632:	cf 3f       	cpi	r28, 0xFF	; 255
     634:	d8 07       	cpc	r29, r24
     636:	49 f7       	brne	.-46     	; 0x60a <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     638:	df 91       	pop	r29
     63a:	cf 91       	pop	r28
     63c:	1f 91       	pop	r17
     63e:	0f 91       	pop	r16
     640:	ff 90       	pop	r15
     642:	ef 90       	pop	r14
     644:	08 95       	ret

00000646 <main>:
	motor_mode_R(MOTOR_R_FWD);
	sei();
	printf_P(PSTR("\nInit: Done\n\n"));
}

int main(void) {
     646:	6f 92       	push	r6
     648:	7f 92       	push	r7
     64a:	8f 92       	push	r8
     64c:	9f 92       	push	r9
     64e:	af 92       	push	r10
     650:	bf 92       	push	r11
     652:	cf 92       	push	r12
     654:	df 92       	push	r13
     656:	ef 92       	push	r14
     658:	ff 92       	push	r15
     65a:	0f 93       	push	r16
     65c:	1f 93       	push	r17
     65e:	df 93       	push	r29
     660:	cf 93       	push	r28
     662:	0f 92       	push	r0
     664:	cd b7       	in	r28, 0x3d	; 61
     666:	de b7       	in	r29, 0x3e	; 62
	init();
     668:	0e 94 59 02 	call	0x4b2	; 0x4b2 <init>
	set_motor_L(0);
     66c:	80 e0       	ldi	r24, 0x00	; 0
     66e:	90 e0       	ldi	r25, 0x00	; 0
     670:	0e 94 8c 08 	call	0x1118	; 0x1118 <set_motor_L>
	set_motor_R(0);
     674:	80 e0       	ldi	r24, 0x00	; 0
     676:	90 e0       	ldi	r25, 0x00	; 0
     678:	0e 94 93 08 	call	0x1126	; 0x1126 <set_motor_R>
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     67c:	0c eb       	ldi	r16, 0xBC	; 188
     67e:	a0 2e       	mov	r10, r16
     680:	00 e0       	ldi	r16, 0x00	; 0
     682:	b0 2e       	mov	r11, r16
		scanf("%c",&input);
     684:	6e 01       	movw	r12, r28
     686:	08 94       	sec
     688:	c1 1c       	adc	r12, r1
     68a:	d1 1c       	adc	r13, r1
     68c:	10 e0       	ldi	r17, 0x00	; 0
     68e:	e1 2e       	mov	r14, r17
     690:	11 e0       	ldi	r17, 0x01	; 1
     692:	f1 2e       	mov	r15, r17
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     694:	08 e7       	ldi	r16, 0x78	; 120
     696:	10 e0       	ldi	r17, 0x00	; 0
	set_motor_L(0);
	set_motor_R(0);
		
	char input;
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
     698:	bf 92       	push	r11
     69a:	af 92       	push	r10
     69c:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
		scanf("%c",&input);
     6a0:	df 92       	push	r13
     6a2:	cf 92       	push	r12
     6a4:	ff 92       	push	r15
     6a6:	ef 92       	push	r14
     6a8:	0e 94 5f 0a 	call	0x14be	; 0x14be <scanf>
		if (input=='F') {
     6ac:	89 81       	ldd	r24, Y+1	; 0x01
     6ae:	2d b7       	in	r18, 0x3d	; 61
     6b0:	3e b7       	in	r19, 0x3e	; 62
     6b2:	2a 5f       	subi	r18, 0xFA	; 250
     6b4:	3f 4f       	sbci	r19, 0xFF	; 255
     6b6:	0f b6       	in	r0, 0x3f	; 63
     6b8:	f8 94       	cli
     6ba:	3e bf       	out	0x3e, r19	; 62
     6bc:	0f be       	out	0x3f, r0	; 63
     6be:	2d bf       	out	0x3d, r18	; 61
     6c0:	86 34       	cpi	r24, 0x46	; 70
     6c2:	09 f0       	breq	.+2      	; 0x6c6 <main+0x80>
     6c4:	62 c0       	rjmp	.+196    	; 0x78a <main+0x144>
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
				printf("\nML: %X",c_speed[0]);
     6c6:	b3 e0       	ldi	r27, 0x03	; 3
     6c8:	8b 2e       	mov	r8, r27
     6ca:	b1 e0       	ldi	r27, 0x01	; 1
     6cc:	9b 2e       	mov	r9, r27
				printf("\nMR: %X",c_speed[1]);
     6ce:	ab e0       	ldi	r26, 0x0B	; 11
     6d0:	aa 2e       	mov	r10, r26
     6d2:	a1 e0       	ldi	r26, 0x01	; 1
     6d4:	ba 2e       	mov	r11, r26
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     6d6:	f8 ec       	ldi	r31, 0xC8	; 200
     6d8:	cf 2e       	mov	r12, r31
     6da:	d1 2c       	mov	r13, r1
	for(;;) {
		printf_P(PSTR("\nWhat ([T]est/[F]ollow): "));
		scanf("%c",&input);
		if (input=='F') {
			for (;;) {
				uint16_t c_speed [2] = {get_motor_L(),get_motor_R()};
     6dc:	0e 94 7c 08 	call	0x10f8	; 0x10f8 <get_motor_L>
     6e0:	8c 01       	movw	r16, r24
     6e2:	0e 94 84 08 	call	0x1108	; 0x1108 <get_motor_R>
     6e6:	7c 01       	movw	r14, r24
				printf("\nML: %X",c_speed[0]);
     6e8:	1f 93       	push	r17
     6ea:	0f 93       	push	r16
     6ec:	9f 92       	push	r9
     6ee:	8f 92       	push	r8
     6f0:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
				printf("\nMR: %X",c_speed[1]);
     6f4:	ff 92       	push	r15
     6f6:	ef 92       	push	r14
     6f8:	bf 92       	push	r11
     6fa:	af 92       	push	r10
     6fc:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
				print_adc_values();
     700:	0e 94 da 05 	call	0xbb4	; 0xbb4 <print_adc_values>
		
				uint16_t adc_val_mixed [2] = {	adc_get_val(0) + adc_get_val(1) * LF_ADC_MIX_WIEGHT,	\
     704:	80 e0       	ldi	r24, 0x00	; 0
     706:	0e 94 1e 04 	call	0x83c	; 0x83c <adc_get_val>
     70a:	8c 01       	movw	r16, r24
     70c:	81 e0       	ldi	r24, 0x01	; 1
     70e:	0e 94 1e 04 	call	0x83c	; 0x83c <adc_get_val>
     712:	7c 01       	movw	r14, r24
     714:	ee 0c       	add	r14, r14
     716:	ff 1c       	adc	r15, r15
     718:	ee 0c       	add	r14, r14
     71a:	ff 1c       	adc	r15, r15
     71c:	e8 0e       	add	r14, r24
     71e:	f9 1e       	adc	r15, r25
     720:	e0 0e       	add	r14, r16
     722:	f1 1e       	adc	r15, r17
     724:	83 e0       	ldi	r24, 0x03	; 3
     726:	0e 94 1e 04 	call	0x83c	; 0x83c <adc_get_val>
     72a:	8c 01       	movw	r16, r24
     72c:	82 e0       	ldi	r24, 0x02	; 2
     72e:	0e 94 1e 04 	call	0x83c	; 0x83c <adc_get_val>
     732:	9c 01       	movw	r18, r24
     734:	22 0f       	add	r18, r18
     736:	33 1f       	adc	r19, r19
     738:	22 0f       	add	r18, r18
     73a:	33 1f       	adc	r19, r19
     73c:	28 0f       	add	r18, r24
     73e:	39 1f       	adc	r19, r25
     740:	20 0f       	add	r18, r16
     742:	31 1f       	adc	r19, r17
												adc_get_val(3) + adc_get_val(2) * LF_ADC_MIX_WIEGHT	};

				if (adc_val_mixed[0]>adc_val_mixed[1])
     744:	8d b7       	in	r24, 0x3d	; 61
     746:	9e b7       	in	r25, 0x3e	; 62
     748:	08 96       	adiw	r24, 0x08	; 8
     74a:	0f b6       	in	r0, 0x3f	; 63
     74c:	f8 94       	cli
     74e:	9e bf       	out	0x3e, r25	; 62
     750:	0f be       	out	0x3f, r0	; 63
     752:	8d bf       	out	0x3d, r24	; 61
     754:	2e 15       	cp	r18, r14
     756:	3f 05       	cpc	r19, r15
     758:	28 f4       	brcc	.+10     	; 0x764 <main+0x11e>
					lf_turn_left_inc(LF_INC);
     75a:	84 e6       	ldi	r24, 0x64	; 100
     75c:	90 e0       	ldi	r25, 0x00	; 0
     75e:	0e 94 f2 09 	call	0x13e4	; 0x13e4 <lf_turn_left_inc>
     762:	0a c0       	rjmp	.+20     	; 0x778 <main+0x132>
				else if (adc_val_mixed[1]>adc_val_mixed[0])
     764:	e2 16       	cp	r14, r18
     766:	f3 06       	cpc	r15, r19
     768:	28 f4       	brcc	.+10     	; 0x774 <main+0x12e>
					lf_turn_right_inc(LF_INC);
     76a:	84 e6       	ldi	r24, 0x64	; 100
     76c:	90 e0       	ldi	r25, 0x00	; 0
     76e:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <lf_turn_right_inc>
     772:	02 c0       	rjmp	.+4      	; 0x778 <main+0x132>
				else
					lf_full_speed();
     774:	0e 94 aa 09 	call	0x1354	; 0x1354 <lf_full_speed>
     778:	88 e5       	ldi	r24, 0x58	; 88
     77a:	9b e1       	ldi	r25, 0x1B	; 27
     77c:	f6 01       	movw	r30, r12
     77e:	31 97       	sbiw	r30, 0x01	; 1
     780:	f1 f7       	brne	.-4      	; 0x77e <main+0x138>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     782:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     784:	09 f4       	brne	.+2      	; 0x788 <main+0x142>
     786:	aa cf       	rjmp	.-172    	; 0x6dc <main+0x96>
     788:	f9 cf       	rjmp	.-14     	; 0x77c <main+0x136>

				_delay_ms(700);
				// do at every adc calc or pwm vector.
			}
		}
		else if(input=='T') {
     78a:	84 35       	cpi	r24, 0x54	; 84
     78c:	09 f0       	breq	.+2      	; 0x790 <main+0x14a>
     78e:	4d c0       	rjmp	.+154    	; 0x82a <main+0x1e4>
			motor_mode_L(MOTOR_L_FWD);
     790:	81 e0       	ldi	r24, 0x01	; 1
     792:	0e 94 c3 08 	call	0x1186	; 0x1186 <motor_mode_L>
			motor_mode_R(MOTOR_R_FWD);	
     796:	81 e0       	ldi	r24, 0x01	; 1
     798:	0e 94 9a 08 	call	0x1134	; 0x1134 <motor_mode_R>
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     79c:	6b ea       	ldi	r22, 0xAB	; 171
     79e:	66 2e       	mov	r6, r22
     7a0:	60 e0       	ldi	r22, 0x00	; 0
     7a2:	76 2e       	mov	r7, r22
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     7a4:	52 ea       	ldi	r21, 0xA2	; 162
     7a6:	85 2e       	mov	r8, r21
     7a8:	50 e0       	ldi	r21, 0x00	; 0
     7aa:	95 2e       	mov	r9, r21
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     7ac:	49 e9       	ldi	r20, 0x99	; 153
     7ae:	a4 2e       	mov	r10, r20
     7b0:	40 e0       	ldi	r20, 0x00	; 0
     7b2:	b4 2e       	mov	r11, r20
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     7b4:	30 e9       	ldi	r19, 0x90	; 144
     7b6:	c3 2e       	mov	r12, r19
     7b8:	30 e0       	ldi	r19, 0x00	; 0
     7ba:	d3 2e       	mov	r13, r19
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     7bc:	27 e8       	ldi	r18, 0x87	; 135
     7be:	e2 2e       	mov	r14, r18
     7c0:	20 e0       	ldi	r18, 0x00	; 0
     7c2:	f2 2e       	mov	r15, r18
     7c4:	08 ec       	ldi	r16, 0xC8	; 200
     7c6:	10 e0       	ldi	r17, 0x00	; 0
		else if(input=='T') {
			motor_mode_L(MOTOR_L_FWD);
			motor_mode_R(MOTOR_R_FWD);	
			for(;;) {
			
				printf_P(PSTR("\n       76543210"));
     7c8:	7f 92       	push	r7
     7ca:	6f 92       	push	r6
     7cc:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
				printf_P(PSTR("\nPORTB: "));print_bin(PORTB);
     7d0:	9f 92       	push	r9
     7d2:	8f 92       	push	r8
     7d4:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     7d8:	85 b1       	in	r24, 0x05	; 5
     7da:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <print_bin>
				printf_P(PSTR("\nPORTD: "));print_bin(PORTD);
     7de:	bf 92       	push	r11
     7e0:	af 92       	push	r10
     7e2:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     7e6:	8b b1       	in	r24, 0x0b	; 11
     7e8:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <print_bin>
				printf_P(PSTR("\nPINB : "));print_bin(PINB);
     7ec:	df 92       	push	r13
     7ee:	cf 92       	push	r12
     7f0:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     7f4:	83 b1       	in	r24, 0x03	; 3
     7f6:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <print_bin>
				printf_P(PSTR("\nPINE : "));print_bin(PINE);
     7fa:	ff 92       	push	r15
     7fc:	ef 92       	push	r14
     7fe:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     802:	8c b1       	in	r24, 0x0c	; 12
     804:	0e 94 f8 02 	call	0x5f0	; 0x5f0 <print_bin>
     808:	88 e5       	ldi	r24, 0x58	; 88
     80a:	9b e1       	ldi	r25, 0x1B	; 27
     80c:	2d b7       	in	r18, 0x3d	; 61
     80e:	3e b7       	in	r19, 0x3e	; 62
     810:	26 5f       	subi	r18, 0xF6	; 246
     812:	3f 4f       	sbci	r19, 0xFF	; 255
     814:	0f b6       	in	r0, 0x3f	; 63
     816:	f8 94       	cli
     818:	3e bf       	out	0x3e, r19	; 62
     81a:	0f be       	out	0x3f, r0	; 63
     81c:	2d bf       	out	0x3d, r18	; 61
     81e:	f8 01       	movw	r30, r16
     820:	31 97       	sbiw	r30, 0x01	; 1
     822:	f1 f7       	brne	.-4      	; 0x820 <main+0x1da>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     824:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     826:	d9 f7       	brne	.-10     	; 0x81e <main+0x1d8>
     828:	cf cf       	rjmp	.-98     	; 0x7c8 <main+0x182>
				_delay_ms(700);
			}
		}
		else {
			printf_P(PSTR("\nInvalid Mode."));
     82a:	1f 93       	push	r17
     82c:	0f 93       	push	r16
     82e:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     832:	0f 90       	pop	r0
     834:	0f 90       	pop	r0
     836:	30 cf       	rjmp	.-416    	; 0x698 <main+0x52>

00000838 <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     838:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     83a:	08 95       	ret

0000083c <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     83c:	e8 2f       	mov	r30, r24
     83e:	f0 e0       	ldi	r31, 0x00	; 0
     840:	ee 0f       	add	r30, r30
     842:	ff 1f       	adc	r31, r31
     844:	df 01       	movw	r26, r30
     846:	a7 5f       	subi	r26, 0xF7	; 247
     848:	bd 4f       	sbci	r27, 0xFD	; 253
     84a:	ef 5e       	subi	r30, 0xEF	; 239
     84c:	fd 4f       	sbci	r31, 0xFD	; 253
     84e:	20 81       	ld	r18, Z
     850:	31 81       	ldd	r19, Z+1	; 0x01
     852:	8d 91       	ld	r24, X+
     854:	9c 91       	ld	r25, X
     856:	28 0f       	add	r18, r24
     858:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     85a:	c9 01       	movw	r24, r18
     85c:	08 95       	ret

0000085e <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     85e:	10 92 12 02 	sts	0x0212, r1
     862:	10 92 11 02 	sts	0x0211, r1
     866:	10 92 14 02 	sts	0x0214, r1
     86a:	10 92 13 02 	sts	0x0213, r1
     86e:	10 92 16 02 	sts	0x0216, r1
     872:	10 92 15 02 	sts	0x0215, r1
     876:	10 92 18 02 	sts	0x0218, r1
     87a:	10 92 17 02 	sts	0x0217, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     87e:	10 92 80 01 	sts	0x0180, r1
}
     882:	08 95       	ret

00000884 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     884:	ac e7       	ldi	r26, 0x7C	; 124
     886:	b0 e0       	ldi	r27, 0x00	; 0
     888:	9c 91       	ld	r25, X
     88a:	e1 e2       	ldi	r30, 0x21	; 33
     88c:	f1 e0       	ldi	r31, 0x01	; 1
     88e:	e8 0f       	add	r30, r24
     890:	f1 1d       	adc	r31, r1
     892:	90 7e       	andi	r25, 0xE0	; 224
     894:	80 81       	ld	r24, Z
     896:	98 2b       	or	r25, r24
     898:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     89a:	08 95       	ret

0000089c <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     89c:	1f 92       	push	r1
     89e:	0f 92       	push	r0
     8a0:	0f b6       	in	r0, 0x3f	; 63
     8a2:	0f 92       	push	r0
     8a4:	11 24       	eor	r1, r1
     8a6:	2f 93       	push	r18
     8a8:	3f 93       	push	r19
     8aa:	4f 93       	push	r20
     8ac:	8f 93       	push	r24
     8ae:	9f 93       	push	r25
     8b0:	af 93       	push	r26
     8b2:	bf 93       	push	r27
     8b4:	ef 93       	push	r30
     8b6:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     8b8:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     8bc:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     8c0:	20 91 19 02 	lds	r18, 0x0219
     8c4:	22 23       	and	r18, r18
     8c6:	11 f4       	brne	.+4      	; 0x8cc <__vector_19+0x30>
     8c8:	e3 e0       	ldi	r30, 0x03	; 3
     8ca:	02 c0       	rjmp	.+4      	; 0x8d0 <__vector_19+0x34>
	else		real_channel = curr_ch-1;
     8cc:	e2 2f       	mov	r30, r18
     8ce:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     8d0:	f0 e0       	ldi	r31, 0x00	; 0
     8d2:	ee 0f       	add	r30, r30
     8d4:	ff 1f       	adc	r31, r31
     8d6:	df 01       	movw	r26, r30
     8d8:	a7 5f       	subi	r26, 0xF7	; 247
     8da:	bd 4f       	sbci	r27, 0xFD	; 253
     8dc:	93 2f       	mov	r25, r19
     8de:	80 e0       	ldi	r24, 0x00	; 0
     8e0:	84 0f       	add	r24, r20
     8e2:	91 1d       	adc	r25, r1
     8e4:	8d 93       	st	X+, r24
     8e6:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     8e8:	e6 5e       	subi	r30, 0xE6	; 230
     8ea:	fd 4f       	sbci	r31, 0xFD	; 253
     8ec:	80 81       	ld	r24, Z
     8ee:	91 81       	ldd	r25, Z+1	; 0x01
     8f0:	01 96       	adiw	r24, 0x01	; 1
     8f2:	91 83       	std	Z+1, r25	; 0x01
     8f4:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     8f6:	82 2f       	mov	r24, r18
     8f8:	8f 5f       	subi	r24, 0xFF	; 255
     8fa:	80 93 19 02 	sts	0x0219, r24
     8fe:	84 30       	cpi	r24, 0x04	; 4
     900:	10 f0       	brcs	.+4      	; 0x906 <__vector_19+0x6a>
     902:	10 92 19 02 	sts	0x0219, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     906:	80 91 7c 00 	lds	r24, 0x007C
     90a:	e0 91 19 02 	lds	r30, 0x0219
     90e:	f0 e0       	ldi	r31, 0x00	; 0
     910:	ef 5d       	subi	r30, 0xDF	; 223
     912:	fe 4f       	sbci	r31, 0xFE	; 254
     914:	80 7e       	andi	r24, 0xE0	; 224
     916:	90 81       	ld	r25, Z
     918:	89 2b       	or	r24, r25
     91a:	80 93 7c 00 	sts	0x007C, r24
	
	//printf("adc_value: %d",adc_value);
	
	//TODO: modify for running average (Ave= (Ave*(ct-1)+New)/ct)
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
}
     91e:	ff 91       	pop	r31
     920:	ef 91       	pop	r30
     922:	bf 91       	pop	r27
     924:	af 91       	pop	r26
     926:	9f 91       	pop	r25
     928:	8f 91       	pop	r24
     92a:	4f 91       	pop	r20
     92c:	3f 91       	pop	r19
     92e:	2f 91       	pop	r18
     930:	0f 90       	pop	r0
     932:	0f be       	out	0x3f, r0	; 63
     934:	0f 90       	pop	r0
     936:	1f 90       	pop	r1
     938:	18 95       	reti

0000093a <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     93a:	ef 92       	push	r14
     93c:	ff 92       	push	r15
     93e:	0f 93       	push	r16
     940:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     942:	8a e7       	ldi	r24, 0x7A	; 122
     944:	91 e0       	ldi	r25, 0x01	; 1
     946:	9f 93       	push	r25
     948:	8f 93       	push	r24
     94a:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>

	power_adc_enable();
     94e:	e4 e6       	ldi	r30, 0x64	; 100
     950:	f0 e0       	ldi	r31, 0x00	; 0
     952:	80 81       	ld	r24, Z
     954:	8e 7f       	andi	r24, 0xFE	; 254
     956:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     958:	0c e7       	ldi	r16, 0x7C	; 124
     95a:	10 e0       	ldi	r17, 0x00	; 0
     95c:	f8 01       	movw	r30, r16
     95e:	80 81       	ld	r24, Z
     960:	80 64       	ori	r24, 0x40	; 64
     962:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     964:	80 81       	ld	r24, Z
     966:	8f 77       	andi	r24, 0x7F	; 127
     968:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     96a:	2a e7       	ldi	r18, 0x7A	; 122
     96c:	e2 2e       	mov	r14, r18
     96e:	f1 2c       	mov	r15, r1
     970:	f7 01       	movw	r30, r14
     972:	80 81       	ld	r24, Z
     974:	88 6a       	ori	r24, 0xA8	; 168
     976:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     978:	80 81       	ld	r24, Z
     97a:	88 7f       	andi	r24, 0xF8	; 248
     97c:	86 60       	ori	r24, 0x06	; 6
     97e:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     980:	eb e7       	ldi	r30, 0x7B	; 123
     982:	f0 e0       	ldi	r31, 0x00	; 0
     984:	80 81       	ld	r24, Z
     986:	80 68       	ori	r24, 0x80	; 128
     988:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     98a:	80 81       	ld	r24, Z
     98c:	88 7f       	andi	r24, 0xF8	; 248
     98e:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     990:	ee e7       	ldi	r30, 0x7E	; 126
     992:	f0 e0       	ldi	r31, 0x00	; 0
     994:	80 81       	ld	r24, Z
     996:	80 6f       	ori	r24, 0xF0	; 240
     998:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     99a:	83 b7       	in	r24, 0x33	; 51
     99c:	81 7f       	andi	r24, 0xF1	; 241
     99e:	82 60       	ori	r24, 0x02	; 2
     9a0:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     9a2:	8c e5       	ldi	r24, 0x5C	; 92
     9a4:	91 e0       	ldi	r25, 0x01	; 1
     9a6:	9f 93       	push	r25
     9a8:	8f 93       	push	r24
     9aa:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	adc_set_channel(curr_ch);
     9ae:	20 91 19 02 	lds	r18, 0x0219

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9b2:	f8 01       	movw	r30, r16
     9b4:	80 81       	ld	r24, Z
     9b6:	a1 e2       	ldi	r26, 0x21	; 33
     9b8:	b1 e0       	ldi	r27, 0x01	; 1
     9ba:	fd 01       	movw	r30, r26
     9bc:	e2 0f       	add	r30, r18
     9be:	f1 1d       	adc	r31, r1
     9c0:	80 7e       	andi	r24, 0xE0	; 224
     9c2:	90 81       	ld	r25, Z
     9c4:	89 2b       	or	r24, r25
     9c6:	f8 01       	movw	r30, r16
     9c8:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     9ca:	f7 01       	movw	r30, r14
     9cc:	80 81       	ld	r24, Z
     9ce:	80 64       	ori	r24, 0x40	; 64
     9d0:	80 83       	st	Z, r24
     9d2:	80 e0       	ldi	r24, 0x00	; 0
     9d4:	90 e0       	ldi	r25, 0x00	; 0
     9d6:	01 97       	sbiw	r24, 0x01	; 1
     9d8:	f1 f7       	brne	.-4      	; 0x9d6 <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     9da:	2f 5f       	subi	r18, 0xFF	; 255
     9dc:	20 93 19 02 	sts	0x0219, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     9e0:	f8 01       	movw	r30, r16
     9e2:	80 81       	ld	r24, Z
     9e4:	a2 0f       	add	r26, r18
     9e6:	b1 1d       	adc	r27, r1
     9e8:	80 7e       	andi	r24, 0xE0	; 224
     9ea:	9c 91       	ld	r25, X
     9ec:	89 2b       	or	r24, r25
     9ee:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     9f0:	84 e5       	ldi	r24, 0x54	; 84
     9f2:	91 e0       	ldi	r25, 0x01	; 1
     9f4:	9f 93       	push	r25
     9f6:	8f 93       	push	r24
     9f8:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     9fc:	8d b7       	in	r24, 0x3d	; 61
     9fe:	9e b7       	in	r25, 0x3e	; 62
     a00:	06 96       	adiw	r24, 0x06	; 6
     a02:	0f b6       	in	r0, 0x3f	; 63
     a04:	f8 94       	cli
     a06:	9e bf       	out	0x3e, r25	; 62
     a08:	0f be       	out	0x3f, r0	; 63
     a0a:	8d bf       	out	0x3d, r24	; 61
}
     a0c:	1f 91       	pop	r17
     a0e:	0f 91       	pop	r16
     a10:	ff 90       	pop	r15
     a12:	ef 90       	pop	r14
     a14:	08 95       	ret

00000a16 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     a16:	85 e8       	ldi	r24, 0x85	; 133
     a18:	91 e0       	ldi	r25, 0x01	; 1
     a1a:	9f 93       	push	r25
     a1c:	8f 93       	push	r24
     a1e:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     a22:	0f 90       	pop	r0
     a24:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     a26:	08 95       	ret

00000a28 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     a28:	cf 92       	push	r12
     a2a:	df 92       	push	r13
     a2c:	ef 92       	push	r14
     a2e:	ff 92       	push	r15
     a30:	0f 93       	push	r16
     a32:	1f 93       	push	r17
     a34:	df 93       	push	r29
     a36:	cf 93       	push	r28
     a38:	cd b7       	in	r28, 0x3d	; 61
     a3a:	de b7       	in	r29, 0x3e	; 62
     a3c:	60 97       	sbiw	r28, 0x10	; 16
     a3e:	0f b6       	in	r0, 0x3f	; 63
     a40:	f8 94       	cli
     a42:	de bf       	out	0x3e, r29	; 62
     a44:	0f be       	out	0x3f, r0	; 63
     a46:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     a48:	de 01       	movw	r26, r28
     a4a:	19 96       	adiw	r26, 0x09	; 9
     a4c:	e9 e0       	ldi	r30, 0x09	; 9
     a4e:	f2 e0       	ldi	r31, 0x02	; 2
     a50:	88 e0       	ldi	r24, 0x08	; 8
     a52:	01 90       	ld	r0, Z+
     a54:	0d 92       	st	X+, r0
     a56:	81 50       	subi	r24, 0x01	; 1
     a58:	e1 f7       	brne	.-8      	; 0xa52 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     a5a:	49 85       	ldd	r20, Y+9	; 0x09
     a5c:	5a 85       	ldd	r21, Y+10	; 0x0a
     a5e:	20 e0       	ldi	r18, 0x00	; 0
     a60:	30 e0       	ldi	r19, 0x00	; 0
     a62:	8e 01       	movw	r16, r28
     a64:	0f 5f       	subi	r16, 0xFF	; 255
     a66:	1f 4f       	sbci	r17, 0xFF	; 255
     a68:	be 01       	movw	r22, r28
     a6a:	67 5f       	subi	r22, 0xF7	; 247
     a6c:	7f 4f       	sbci	r23, 0xFF	; 255
     a6e:	d8 01       	movw	r26, r16
     a70:	a2 0f       	add	r26, r18
     a72:	b3 1f       	adc	r27, r19
     a74:	fb 01       	movw	r30, r22
     a76:	e2 0f       	add	r30, r18
     a78:	f3 1f       	adc	r31, r19
     a7a:	80 81       	ld	r24, Z
     a7c:	91 81       	ldd	r25, Z+1	; 0x01
     a7e:	fa 01       	movw	r30, r20
     a80:	e8 1b       	sub	r30, r24
     a82:	f9 0b       	sbc	r31, r25
     a84:	ed 93       	st	X+, r30
     a86:	fc 93       	st	X, r31
     a88:	2e 5f       	subi	r18, 0xFE	; 254
     a8a:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     a8c:	28 30       	cpi	r18, 0x08	; 8
     a8e:	31 05       	cpc	r19, r1
     a90:	71 f7       	brne	.-36     	; 0xa6e <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     a92:	80 91 80 01 	lds	r24, 0x0180
     a96:	9e 01       	movw	r18, r28
     a98:	2f 5f       	subi	r18, 0xFF	; 255
     a9a:	3f 4f       	sbci	r19, 0xFF	; 255
     a9c:	88 23       	and	r24, r24
     a9e:	49 f4       	brne	.+18     	; 0xab2 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     aa0:	a1 e1       	ldi	r26, 0x11	; 17
     aa2:	b2 e0       	ldi	r27, 0x02	; 2
     aa4:	f9 01       	movw	r30, r18
     aa6:	88 e0       	ldi	r24, 0x08	; 8
     aa8:	01 90       	ld	r0, Z+
     aaa:	0d 92       	st	X+, r0
     aac:	81 50       	subi	r24, 0x01	; 1
     aae:	e1 f7       	brne	.-8      	; 0xaa8 <adc_calibrate_update+0x80>
     ab0:	22 c0       	rjmp	.+68     	; 0xaf6 <adc_calibrate_update+0xce>
     ab2:	e1 e1       	ldi	r30, 0x11	; 17
     ab4:	f2 e0       	ldi	r31, 0x02	; 2
     ab6:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     ab8:	08 2f       	mov	r16, r24
     aba:	10 e0       	ldi	r17, 0x00	; 0
     abc:	68 01       	movw	r12, r16
     abe:	08 94       	sec
     ac0:	c1 1c       	adc	r12, r1
     ac2:	d1 1c       	adc	r13, r1
     ac4:	80 81       	ld	r24, Z
     ac6:	91 81       	ldd	r25, Z+1	; 0x01
     ac8:	9c 01       	movw	r18, r24
     aca:	02 9f       	mul	r16, r18
     acc:	c0 01       	movw	r24, r0
     ace:	03 9f       	mul	r16, r19
     ad0:	90 0d       	add	r25, r0
     ad2:	12 9f       	mul	r17, r18
     ad4:	90 0d       	add	r25, r0
     ad6:	11 24       	eor	r1, r1
     ad8:	d7 01       	movw	r26, r14
     ada:	2d 91       	ld	r18, X+
     adc:	3d 91       	ld	r19, X+
     ade:	7d 01       	movw	r14, r26
     ae0:	82 0f       	add	r24, r18
     ae2:	93 1f       	adc	r25, r19
     ae4:	b6 01       	movw	r22, r12
     ae6:	0e 94 ef 0f 	call	0x1fde	; 0x1fde <__divmodhi4>
     aea:	61 93       	st	Z+, r22
     aec:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     aee:	b2 e0       	ldi	r27, 0x02	; 2
     af0:	e9 31       	cpi	r30, 0x19	; 25
     af2:	fb 07       	cpc	r31, r27
     af4:	39 f7       	brne	.-50     	; 0xac4 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     af6:	80 91 80 01 	lds	r24, 0x0180
     afa:	8f 5f       	subi	r24, 0xFF	; 255
     afc:	80 93 80 01 	sts	0x0180, r24
}
     b00:	60 96       	adiw	r28, 0x10	; 16
     b02:	0f b6       	in	r0, 0x3f	; 63
     b04:	f8 94       	cli
     b06:	de bf       	out	0x3e, r29	; 62
     b08:	0f be       	out	0x3f, r0	; 63
     b0a:	cd bf       	out	0x3d, r28	; 61
     b0c:	cf 91       	pop	r28
     b0e:	df 91       	pop	r29
     b10:	1f 91       	pop	r17
     b12:	0f 91       	pop	r16
     b14:	ff 90       	pop	r15
     b16:	ef 90       	pop	r14
     b18:	df 90       	pop	r13
     b1a:	cf 90       	pop	r12
     b1c:	08 95       	ret

00000b1e <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     b1e:	0f 93       	push	r16
     b20:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     b22:	89 ec       	ldi	r24, 0xC9	; 201
     b24:	91 e0       	ldi	r25, 0x01	; 1
     b26:	9f 93       	push	r25
     b28:	8f 93       	push	r24
     b2a:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     b2e:	80 91 11 02 	lds	r24, 0x0211
     b32:	90 91 12 02 	lds	r25, 0x0212
     b36:	9f 93       	push	r25
     b38:	8f 93       	push	r24
     b3a:	1f 92       	push	r1
     b3c:	1f 92       	push	r1
     b3e:	03 e1       	ldi	r16, 0x13	; 19
     b40:	11 e0       	ldi	r17, 0x01	; 1
     b42:	1f 93       	push	r17
     b44:	0f 93       	push	r16
     b46:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     b4a:	80 91 13 02 	lds	r24, 0x0213
     b4e:	90 91 14 02 	lds	r25, 0x0214
     b52:	9f 93       	push	r25
     b54:	8f 93       	push	r24
     b56:	81 e0       	ldi	r24, 0x01	; 1
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	9f 93       	push	r25
     b5c:	8f 93       	push	r24
     b5e:	1f 93       	push	r17
     b60:	0f 93       	push	r16
     b62:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     b66:	80 91 15 02 	lds	r24, 0x0215
     b6a:	90 91 16 02 	lds	r25, 0x0216
     b6e:	9f 93       	push	r25
     b70:	8f 93       	push	r24
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	90 e0       	ldi	r25, 0x00	; 0
     b76:	9f 93       	push	r25
     b78:	8f 93       	push	r24
     b7a:	1f 93       	push	r17
     b7c:	0f 93       	push	r16
     b7e:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     b82:	80 91 17 02 	lds	r24, 0x0217
     b86:	90 91 18 02 	lds	r25, 0x0218
     b8a:	9f 93       	push	r25
     b8c:	8f 93       	push	r24
     b8e:	83 e0       	ldi	r24, 0x03	; 3
     b90:	90 e0       	ldi	r25, 0x00	; 0
     b92:	9f 93       	push	r25
     b94:	8f 93       	push	r24
     b96:	1f 93       	push	r17
     b98:	0f 93       	push	r16
     b9a:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     b9e:	8d b7       	in	r24, 0x3d	; 61
     ba0:	9e b7       	in	r25, 0x3e	; 62
     ba2:	4a 96       	adiw	r24, 0x1a	; 26
     ba4:	0f b6       	in	r0, 0x3f	; 63
     ba6:	f8 94       	cli
     ba8:	9e bf       	out	0x3e, r25	; 62
     baa:	0f be       	out	0x3f, r0	; 63
     bac:	8d bf       	out	0x3d, r24	; 61
}
     bae:	1f 91       	pop	r17
     bb0:	0f 91       	pop	r16
     bb2:	08 95       	ret

00000bb4 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     bb4:	cf 92       	push	r12
     bb6:	df 92       	push	r13
     bb8:	ef 92       	push	r14
     bba:	ff 92       	push	r15
     bbc:	0f 93       	push	r16
     bbe:	1f 93       	push	r17
     bc0:	cf 93       	push	r28
     bc2:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     bc4:	85 ef       	ldi	r24, 0xF5	; 245
     bc6:	91 e0       	ldi	r25, 0x01	; 1
     bc8:	9f 93       	push	r25
     bca:	8f 93       	push	r24
     bcc:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     bd0:	80 91 09 02 	lds	r24, 0x0209
     bd4:	90 91 0a 02 	lds	r25, 0x020A
     bd8:	9f 93       	push	r25
     bda:	8f 93       	push	r24
     bdc:	1f 92       	push	r1
     bde:	1f 92       	push	r1
     be0:	03 e1       	ldi	r16, 0x13	; 19
     be2:	11 e0       	ldi	r17, 0x01	; 1
     be4:	1f 93       	push	r17
     be6:	0f 93       	push	r16
     be8:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     bec:	80 91 0b 02 	lds	r24, 0x020B
     bf0:	90 91 0c 02 	lds	r25, 0x020C
     bf4:	9f 93       	push	r25
     bf6:	8f 93       	push	r24
     bf8:	81 e0       	ldi	r24, 0x01	; 1
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	9f 93       	push	r25
     bfe:	8f 93       	push	r24
     c00:	1f 93       	push	r17
     c02:	0f 93       	push	r16
     c04:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     c08:	80 91 0d 02 	lds	r24, 0x020D
     c0c:	90 91 0e 02 	lds	r25, 0x020E
     c10:	9f 93       	push	r25
     c12:	8f 93       	push	r24
     c14:	82 e0       	ldi	r24, 0x02	; 2
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	9f 93       	push	r25
     c1a:	8f 93       	push	r24
     c1c:	1f 93       	push	r17
     c1e:	0f 93       	push	r16
     c20:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     c24:	80 91 0f 02 	lds	r24, 0x020F
     c28:	90 91 10 02 	lds	r25, 0x0210
     c2c:	9f 93       	push	r25
     c2e:	8f 93       	push	r24
     c30:	83 e0       	ldi	r24, 0x03	; 3
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	9f 93       	push	r25
     c36:	8f 93       	push	r24
     c38:	1f 93       	push	r17
     c3a:	0f 93       	push	r16
     c3c:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     c40:	80 ee       	ldi	r24, 0xE0	; 224
     c42:	91 e0       	ldi	r25, 0x01	; 1
     c44:	9f 93       	push	r25
     c46:	8f 93       	push	r24
     c48:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     c4c:	49 e0       	ldi	r20, 0x09	; 9
     c4e:	c4 2e       	mov	r12, r20
     c50:	42 e0       	ldi	r20, 0x02	; 2
     c52:	d4 2e       	mov	r13, r20
     c54:	31 e1       	ldi	r19, 0x11	; 17
     c56:	e3 2e       	mov	r14, r19
     c58:	32 e0       	ldi	r19, 0x02	; 2
     c5a:	f3 2e       	mov	r15, r19
     c5c:	c0 e0       	ldi	r28, 0x00	; 0
     c5e:	d0 e0       	ldi	r29, 0x00	; 0
     c60:	8d b7       	in	r24, 0x3d	; 61
     c62:	9e b7       	in	r25, 0x3e	; 62
     c64:	4c 96       	adiw	r24, 0x1c	; 28
     c66:	0f b6       	in	r0, 0x3f	; 63
     c68:	f8 94       	cli
     c6a:	9e bf       	out	0x3e, r25	; 62
     c6c:	0f be       	out	0x3f, r0	; 63
     c6e:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     c70:	f7 01       	movw	r30, r14
     c72:	81 91       	ld	r24, Z+
     c74:	91 91       	ld	r25, Z+
     c76:	7f 01       	movw	r14, r30
     c78:	f6 01       	movw	r30, r12
     c7a:	21 91       	ld	r18, Z+
     c7c:	31 91       	ld	r19, Z+
     c7e:	6f 01       	movw	r12, r30
     c80:	82 0f       	add	r24, r18
     c82:	93 1f       	adc	r25, r19
     c84:	9f 93       	push	r25
     c86:	8f 93       	push	r24
     c88:	df 93       	push	r29
     c8a:	cf 93       	push	r28
     c8c:	1f 93       	push	r17
     c8e:	0f 93       	push	r16
     c90:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
     c94:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     c96:	8d b7       	in	r24, 0x3d	; 61
     c98:	9e b7       	in	r25, 0x3e	; 62
     c9a:	06 96       	adiw	r24, 0x06	; 6
     c9c:	0f b6       	in	r0, 0x3f	; 63
     c9e:	f8 94       	cli
     ca0:	9e bf       	out	0x3e, r25	; 62
     ca2:	0f be       	out	0x3f, r0	; 63
     ca4:	8d bf       	out	0x3d, r24	; 61
     ca6:	c4 30       	cpi	r28, 0x04	; 4
     ca8:	d1 05       	cpc	r29, r1
     caa:	11 f7       	brne	.-60     	; 0xc70 <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     cac:	df 91       	pop	r29
     cae:	cf 91       	pop	r28
     cb0:	1f 91       	pop	r17
     cb2:	0f 91       	pop	r16
     cb4:	ff 90       	pop	r15
     cb6:	ef 90       	pop	r14
     cb8:	df 90       	pop	r13
     cba:	cf 90       	pop	r12
     cbc:	08 95       	ret

00000cbe <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     cbe:	1f 93       	push	r17
     cc0:	18 2f       	mov	r17, r24

  if (c == '\n')
     cc2:	8a 30       	cpi	r24, 0x0A	; 10
     cc4:	19 f4       	brne	.+6      	; 0xccc <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     cc6:	8d e0       	ldi	r24, 0x0D	; 13
     cc8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     ccc:	80 91 c0 00 	lds	r24, 0x00C0
     cd0:	85 ff       	sbrs	r24, 5
     cd2:	fc cf       	rjmp	.-8      	; 0xccc <usart0_putchar+0xe>
  UDR0 = c;
     cd4:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     cd8:	80 e0       	ldi	r24, 0x00	; 0
     cda:	90 e0       	ldi	r25, 0x00	; 0
     cdc:	1f 91       	pop	r17
     cde:	08 95       	ret

00000ce0 <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     ce0:	ef 92       	push	r14
     ce2:	ff 92       	push	r15
     ce4:	0f 93       	push	r16
     ce6:	1f 93       	push	r17
     ce8:	cf 93       	push	r28
     cea:	df 93       	push	r29
     cec:	7c 01       	movw	r14, r24
	uint8_t c;
	char *cp, *cp2;
	static char b[RX_BUFSIZE];
	static char *rxp;

	if (rxp == 0) {
     cee:	80 91 81 01 	lds	r24, 0x0181
     cf2:	90 91 82 01 	lds	r25, 0x0182
     cf6:	89 2b       	or	r24, r25
     cf8:	09 f0       	breq	.+2      	; 0xcfc <usart0_getchar+0x1c>
     cfa:	a0 c0       	rjmp	.+320    	; 0xe3c <usart0_getchar+0x15c>
     cfc:	03 e8       	ldi	r16, 0x83	; 131
     cfe:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     d00:	80 91 c0 00 	lds	r24, 0x00C0
     d04:	87 ff       	sbrs	r24, 7
     d06:	fc cf       	rjmp	.-8      	; 0xd00 <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     d08:	80 91 c0 00 	lds	r24, 0x00C0
     d0c:	84 ff       	sbrs	r24, 4
     d0e:	03 c0       	rjmp	.+6      	; 0xd16 <usart0_getchar+0x36>
     d10:	2e ef       	ldi	r18, 0xFE	; 254
     d12:	3f ef       	ldi	r19, 0xFF	; 255
     d14:	a7 c0       	rjmp	.+334    	; 0xe64 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     d16:	80 91 c0 00 	lds	r24, 0x00C0
     d1a:	83 fd       	sbrc	r24, 3
     d1c:	a1 c0       	rjmp	.+322    	; 0xe60 <usart0_getchar+0x180>
			c = UDR0;
     d1e:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     d22:	9d 30       	cpi	r25, 0x0D	; 13
     d24:	11 f0       	breq	.+4      	; 0xd2a <usart0_getchar+0x4a>
			if (c == '\n') {
     d26:	9a 30       	cpi	r25, 0x0A	; 10
     d28:	69 f4       	brne	.+26     	; 0xd44 <usart0_getchar+0x64>
				*cp = c;
     d2a:	8a e0       	ldi	r24, 0x0A	; 10
     d2c:	f8 01       	movw	r30, r16
     d2e:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     d30:	b7 01       	movw	r22, r14
     d32:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
				rxp = b;
     d36:	83 e8       	ldi	r24, 0x83	; 131
     d38:	91 e0       	ldi	r25, 0x01	; 1
     d3a:	90 93 82 01 	sts	0x0182, r25
     d3e:	80 93 81 01 	sts	0x0181, r24
     d42:	7c c0       	rjmp	.+248    	; 0xe3c <usart0_getchar+0x15c>
				break;
			}
			else if (c == '\t') 	c = ' ';
     d44:	99 30       	cpi	r25, 0x09	; 9
     d46:	09 f4       	brne	.+2      	; 0xd4a <usart0_getchar+0x6a>
     d48:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     d4a:	89 2f       	mov	r24, r25
     d4c:	80 52       	subi	r24, 0x20	; 32
     d4e:	8f 35       	cpi	r24, 0x5F	; 95
     d50:	10 f0       	brcs	.+4      	; 0xd56 <usart0_getchar+0x76>
     d52:	90 3a       	cpi	r25, 0xA0	; 160
     d54:	78 f0       	brcs	.+30     	; 0xd74 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     d56:	f2 e0       	ldi	r31, 0x02	; 2
     d58:	01 30       	cpi	r16, 0x01	; 1
     d5a:	1f 07       	cpc	r17, r31
     d5c:	19 f4       	brne	.+6      	; 0xd64 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     d5e:	b7 01       	movw	r22, r14
     d60:	87 e0       	ldi	r24, 0x07	; 7
     d62:	05 c0       	rjmp	.+10     	; 0xd6e <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     d64:	f8 01       	movw	r30, r16
     d66:	91 93       	st	Z+, r25
     d68:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     d6a:	b7 01       	movw	r22, r14
     d6c:	89 2f       	mov	r24, r25
     d6e:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
     d72:	c6 cf       	rjmp	.-116    	; 0xd00 <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     d74:	92 31       	cpi	r25, 0x12	; 18
     d76:	39 f1       	breq	.+78     	; 0xdc6 <usart0_getchar+0xe6>
     d78:	93 31       	cpi	r25, 0x13	; 19
     d7a:	38 f4       	brcc	.+14     	; 0xd8a <usart0_getchar+0xaa>
     d7c:	93 30       	cpi	r25, 0x03	; 3
     d7e:	09 f4       	brne	.+2      	; 0xd82 <usart0_getchar+0xa2>
     d80:	6f c0       	rjmp	.+222    	; 0xe60 <usart0_getchar+0x180>
     d82:	98 30       	cpi	r25, 0x08	; 8
     d84:	09 f0       	breq	.+2      	; 0xd88 <usart0_getchar+0xa8>
     d86:	bc cf       	rjmp	.-136    	; 0xd00 <usart0_getchar+0x20>
     d88:	09 c0       	rjmp	.+18     	; 0xd9c <usart0_getchar+0xbc>
     d8a:	97 31       	cpi	r25, 0x17	; 23
     d8c:	09 f4       	brne	.+2      	; 0xd90 <usart0_getchar+0xb0>
     d8e:	4b c0       	rjmp	.+150    	; 0xe26 <usart0_getchar+0x146>
     d90:	9f 37       	cpi	r25, 0x7F	; 127
     d92:	21 f0       	breq	.+8      	; 0xd9c <usart0_getchar+0xbc>
     d94:	95 31       	cpi	r25, 0x15	; 21
     d96:	09 f0       	breq	.+2      	; 0xd9a <usart0_getchar+0xba>
     d98:	b3 cf       	rjmp	.-154    	; 0xd00 <usart0_getchar+0x20>
     d9a:	32 c0       	rjmp	.+100    	; 0xe00 <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     d9c:	f1 e0       	ldi	r31, 0x01	; 1
     d9e:	03 38       	cpi	r16, 0x83	; 131
     da0:	1f 07       	cpc	r17, r31
     da2:	09 f0       	breq	.+2      	; 0xda6 <usart0_getchar+0xc6>
     da4:	08 f4       	brcc	.+2      	; 0xda8 <usart0_getchar+0xc8>
     da6:	ac cf       	rjmp	.-168    	; 0xd00 <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     da8:	b7 01       	movw	r22, r14
     daa:	88 e0       	ldi	r24, 0x08	; 8
     dac:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar(' ', stream);
     db0:	b7 01       	movw	r22, r14
     db2:	80 e2       	ldi	r24, 0x20	; 32
     db4:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar('\b', stream);
     db8:	b7 01       	movw	r22, r14
     dba:	88 e0       	ldi	r24, 0x08	; 8
     dbc:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					cp--;
     dc0:	01 50       	subi	r16, 0x01	; 1
     dc2:	10 40       	sbci	r17, 0x00	; 0
     dc4:	9d cf       	rjmp	.-198    	; 0xd00 <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     dc6:	b7 01       	movw	r22, r14
     dc8:	8d e0       	ldi	r24, 0x0D	; 13
     dca:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
     dce:	c3 e8       	ldi	r28, 0x83	; 131
     dd0:	d1 e0       	ldi	r29, 0x01	; 1
     dd2:	04 c0       	rjmp	.+8      	; 0xddc <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     dd4:	b7 01       	movw	r22, r14
     dd6:	89 91       	ld	r24, Y+
     dd8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     ddc:	c0 17       	cp	r28, r16
     dde:	d1 07       	cpc	r29, r17
     de0:	c8 f3       	brcs	.-14     	; 0xdd4 <usart0_getchar+0xf4>
     de2:	8e cf       	rjmp	.-228    	; 0xd00 <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     de4:	b7 01       	movw	r22, r14
     de6:	88 e0       	ldi	r24, 0x08	; 8
     de8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar(' ', stream);
     dec:	b7 01       	movw	r22, r14
     dee:	80 e2       	ldi	r24, 0x20	; 32
     df0:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar('\b', stream);
     df4:	b7 01       	movw	r22, r14
     df6:	88 e0       	ldi	r24, 0x08	; 8
     df8:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					cp--;
     dfc:	01 50       	subi	r16, 0x01	; 1
     dfe:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	03 38       	cpi	r16, 0x83	; 131
     e04:	18 07       	cpc	r17, r24
     e06:	09 f0       	breq	.+2      	; 0xe0a <usart0_getchar+0x12a>
     e08:	68 f7       	brcc	.-38     	; 0xde4 <usart0_getchar+0x104>
     e0a:	7a cf       	rjmp	.-268    	; 0xd00 <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     e0c:	b7 01       	movw	r22, r14
     e0e:	88 e0       	ldi	r24, 0x08	; 8
     e10:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar(' ', stream);
     e14:	b7 01       	movw	r22, r14
     e16:	80 e2       	ldi	r24, 0x20	; 32
     e18:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
					usart0_putchar('\b', stream);
     e1c:	b7 01       	movw	r22, r14
     e1e:	88 e0       	ldi	r24, 0x08	; 8
     e20:	0e 94 5f 06 	call	0xcbe	; 0xcbe <usart0_putchar>
     e24:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     e26:	e1 e0       	ldi	r30, 0x01	; 1
     e28:	03 38       	cpi	r16, 0x83	; 131
     e2a:	1e 07       	cpc	r17, r30
     e2c:	09 f0       	breq	.+2      	; 0xe30 <usart0_getchar+0x150>
     e2e:	08 f4       	brcc	.+2      	; 0xe32 <usart0_getchar+0x152>
     e30:	67 cf       	rjmp	.-306    	; 0xd00 <usart0_getchar+0x20>
     e32:	e8 01       	movw	r28, r16
     e34:	8a 91       	ld	r24, -Y
     e36:	80 32       	cpi	r24, 0x20	; 32
     e38:	49 f7       	brne	.-46     	; 0xe0c <usart0_getchar+0x12c>
     e3a:	62 cf       	rjmp	.-316    	; 0xd00 <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     e3c:	e0 91 81 01 	lds	r30, 0x0181
     e40:	f0 91 82 01 	lds	r31, 0x0182
     e44:	81 91       	ld	r24, Z+
     e46:	f0 93 82 01 	sts	0x0182, r31
     e4a:	e0 93 81 01 	sts	0x0181, r30
	if (c == '\n')	rxp = 0;
     e4e:	8a 30       	cpi	r24, 0x0A	; 10
     e50:	21 f4       	brne	.+8      	; 0xe5a <usart0_getchar+0x17a>
     e52:	10 92 82 01 	sts	0x0182, r1
     e56:	10 92 81 01 	sts	0x0181, r1
	return c;
     e5a:	28 2f       	mov	r18, r24
     e5c:	30 e0       	ldi	r19, 0x00	; 0
     e5e:	02 c0       	rjmp	.+4      	; 0xe64 <usart0_getchar+0x184>
     e60:	2f ef       	ldi	r18, 0xFF	; 255
     e62:	3f ef       	ldi	r19, 0xFF	; 255
}
     e64:	c9 01       	movw	r24, r18
     e66:	df 91       	pop	r29
     e68:	cf 91       	pop	r28
     e6a:	1f 91       	pop	r17
     e6c:	0f 91       	pop	r16
     e6e:	ff 90       	pop	r15
     e70:	ef 90       	pop	r14
     e72:	08 95       	ret

00000e74 <usart_init>:

ISR(USART0_TX_vect) {
}
*/

void usart_init(void) {
     e74:	e4 e6       	ldi	r30, 0x64	; 100
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	8d 7f       	andi	r24, 0xFD	; 253
     e7c:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     e7e:	89 e1       	ldi	r24, 0x19	; 25
     e80:	90 e0       	ldi	r25, 0x00	; 0
     e82:	90 93 c5 00 	sts	0x00C5, r25
     e86:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     e8a:	e0 ec       	ldi	r30, 0xC0	; 192
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
     e8e:	80 81       	ld	r24, Z
     e90:	8d 7f       	andi	r24, 0xFD	; 253
     e92:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     e94:	88 e1       	ldi	r24, 0x18	; 24
     e96:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0)|(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     e9a:	86 e0       	ldi	r24, 0x06	; 6
     e9c:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     ea0:	85 e2       	ldi	r24, 0x25	; 37
     ea2:	91 e0       	ldi	r25, 0x01	; 1
     ea4:	90 93 23 02 	sts	0x0223, r25
     ea8:	80 93 22 02 	sts	0x0222, r24
     eac:	90 93 25 02 	sts	0x0225, r25
     eb0:	80 93 24 02 	sts	0x0224, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     eb4:	8a e0       	ldi	r24, 0x0A	; 10
     eb6:	92 e0       	ldi	r25, 0x02	; 2
     eb8:	9f 93       	push	r25
     eba:	8f 93       	push	r24
     ebc:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     ec0:	0f 90       	pop	r0
     ec2:	0f 90       	pop	r0
}
     ec4:	08 95       	ret

00000ec6 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     ec6:	1f 92       	push	r1
     ec8:	0f 92       	push	r0
     eca:	0f b6       	in	r0, 0x3f	; 63
     ecc:	0f 92       	push	r0
     ece:	11 24       	eor	r1, r1
     ed0:	8f 93       	push	r24
	timer_2_dir=UP;
     ed2:	81 e0       	ldi	r24, 0x01	; 1
     ed4:	80 93 04 02 	sts	0x0204, r24
}
     ed8:	8f 91       	pop	r24
     eda:	0f 90       	pop	r0
     edc:	0f be       	out	0x3f, r0	; 63
     ede:	0f 90       	pop	r0
     ee0:	1f 90       	pop	r1
     ee2:	18 95       	reti

00000ee4 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     ee4:	1f 92       	push	r1
     ee6:	0f 92       	push	r0
     ee8:	0f b6       	in	r0, 0x3f	; 63
     eea:	0f 92       	push	r0
     eec:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     eee:	10 92 04 02 	sts	0x0204, r1
}
     ef2:	0f 90       	pop	r0
     ef4:	0f be       	out	0x3f, r0	; 63
     ef6:	0f 90       	pop	r0
     ef8:	1f 90       	pop	r1
     efa:	18 95       	reti

00000efc <__vector_7>:

/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     efc:	1f 92       	push	r1
     efe:	0f 92       	push	r0
     f00:	0f b6       	in	r0, 0x3f	; 63
     f02:	0f 92       	push	r0
     f04:	11 24       	eor	r1, r1
     f06:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f08:	80 91 04 02 	lds	r24, 0x0204
     f0c:	88 23       	and	r24, r24
     f0e:	11 f4       	brne	.+4      	; 0xf14 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     f10:	2a 98       	cbi	0x05, 2	; 5
     f12:	01 c0       	rjmp	.+2      	; 0xf16 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     f14:	2a 9a       	sbi	0x05, 2	; 5
		
}
     f16:	8f 91       	pop	r24
     f18:	0f 90       	pop	r0
     f1a:	0f be       	out	0x3f, r0	; 63
     f1c:	0f 90       	pop	r0
     f1e:	1f 90       	pop	r1
     f20:	18 95       	reti

00000f22 <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     f22:	1f 92       	push	r1
     f24:	0f 92       	push	r0
     f26:	0f b6       	in	r0, 0x3f	; 63
     f28:	0f 92       	push	r0
     f2a:	11 24       	eor	r1, r1
     f2c:	8f 93       	push	r24
	if (timer_2_dir==DOWN)	
     f2e:	80 91 04 02 	lds	r24, 0x0204
     f32:	88 23       	and	r24, r24
     f34:	11 f4       	brne	.+4      	; 0xf3a <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     f36:	2b 98       	cbi	0x05, 3	; 5
     f38:	01 c0       	rjmp	.+2      	; 0xf3c <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     f3a:	2b 9a       	sbi	0x05, 3	; 5
}
     f3c:	8f 91       	pop	r24
     f3e:	0f 90       	pop	r0
     f40:	0f be       	out	0x3f, r0	; 63
     f42:	0f 90       	pop	r0
     f44:	1f 90       	pop	r1
     f46:	18 95       	reti

00000f48 <timer1_init>:
	printf("\n\tT: %ds\n",sec);
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}

void timer1_init(void) { // Runs the PWMs
     f48:	89 e5       	ldi	r24, 0x59	; 89
     f4a:	92 e0       	ldi	r25, 0x02	; 2
     f4c:	9f 93       	push	r25
     f4e:	8f 93       	push	r24
     f50:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     f54:	e0 e8       	ldi	r30, 0x80	; 128
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	8f 70       	andi	r24, 0x0F	; 15
     f5c:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
     f5e:	80 81       	ld	r24, Z
     f60:	8c 7f       	andi	r24, 0xFC	; 252
     f62:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     f64:	e1 e8       	ldi	r30, 0x81	; 129
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	80 62       	ori	r24, 0x20	; 32
     f6c:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     f6e:	80 81       	ld	r24, Z
     f70:	80 61       	ori	r24, 0x10	; 16
     f72:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     f74:	80 81       	ld	r24, Z
     f76:	87 7f       	andi	r24, 0xF7	; 247
     f78:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     f7a:	80 81       	ld	r24, Z
     f7c:	80 68       	ori	r24, 0x80	; 128
     f7e:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     f80:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f82:	f8 94       	cli
		ICR1=0xFFFF;
     f84:	8f ef       	ldi	r24, 0xFF	; 255
     f86:	9f ef       	ldi	r25, 0xFF	; 255
     f88:	90 93 87 00 	sts	0x0087, r25
     f8c:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     f90:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     f92:	e1 e8       	ldi	r30, 0x81	; 129
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	89 7f       	andi	r24, 0xF9	; 249
     f9a:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     f9c:	80 81       	ld	r24, Z
     f9e:	81 60       	ori	r24, 0x01	; 1
     fa0:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// disable the interupts (probably done by default).
	TIMSK1&= (uint8_t)~((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     fa2:	ef e6       	ldi	r30, 0x6F	; 111
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	88 7d       	andi	r24, 0xD8	; 216
     faa:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     fac:	84 b1       	in	r24, 0x04	; 4
     fae:	8c 60       	ori	r24, 0x0C	; 12
     fb0:	84 b9       	out	0x04, r24	; 4
	
	printf_P(PSTR("\t[done]"));
     fb2:	81 e5       	ldi	r24, 0x51	; 81
     fb4:	92 e0       	ldi	r25, 0x02	; 2
     fb6:	9f 93       	push	r25
     fb8:	8f 93       	push	r24
     fba:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
     fbe:	0f 90       	pop	r0
     fc0:	0f 90       	pop	r0
     fc2:	0f 90       	pop	r0
     fc4:	0f 90       	pop	r0
}
     fc6:	08 95       	ret

00000fc8 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     fc8:	87 e7       	ldi	r24, 0x77	; 119
     fca:	92 e0       	ldi	r25, 0x02	; 2
     fcc:	9f 93       	push	r25
     fce:	8f 93       	push	r24
     fd0:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     fd4:	80 91 70 00 	lds	r24, 0x0070
     fd8:	8c 7f       	andi	r24, 0xFC	; 252
     fda:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     fde:	80 91 b6 00 	lds	r24, 0x00B6
     fe2:	8f 7e       	andi	r24, 0xEF	; 239
     fe4:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     fe8:	80 91 b6 00 	lds	r24, 0x00B6
     fec:	88 60       	ori	r24, 0x08	; 8
     fee:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     ff2:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     ff6:	80 91 b0 00 	lds	r24, 0x00B0
     ffa:	8f 77       	andi	r24, 0x7F	; 127
     ffc:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
    1000:	80 91 b0 00 	lds	r24, 0x00B0
    1004:	87 7b       	andi	r24, 0xB7	; 183
    1006:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
    100a:	80 91 b0 00 	lds	r24, 0x00B0
    100e:	8f 7c       	andi	r24, 0xCF	; 207
    1010:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
    1014:	80 91 b0 00 	lds	r24, 0x00B0
    1018:	85 60       	ori	r24, 0x05	; 5
    101a:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
    101e:	80 91 b0 00 	lds	r24, 0x00B0
    1022:	8d 7f       	andi	r24, 0xFD	; 253
    1024:	80 93 b0 00 	sts	0x00B0, r24
    1028:	0f 90       	pop	r0
    102a:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
    102c:	80 91 b6 00 	lds	r24, 0x00B6
    1030:	82 fd       	sbrc	r24, 2
    1032:	fc cf       	rjmp	.-8      	; 0x102c <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
    1034:	80 91 b6 00 	lds	r24, 0x00B6
    1038:	81 fd       	sbrc	r24, 1
    103a:	fc cf       	rjmp	.-8      	; 0x1034 <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
    103c:	80 91 b6 00 	lds	r24, 0x00B6
    1040:	80 fd       	sbrc	r24, 0
    1042:	fc cf       	rjmp	.-8      	; 0x103c <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	TIMSK2|= (1<<TOIE2);
    1044:	80 91 70 00 	lds	r24, 0x0070
    1048:	81 60       	ori	r24, 0x01	; 1
    104a:	80 93 70 00 	sts	0x0070, r24
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	printf_P(PSTR("\t[done]"));
    104e:	8f e6       	ldi	r24, 0x6F	; 111
    1050:	92 e0       	ldi	r25, 0x02	; 2
    1052:	9f 93       	push	r25
    1054:	8f 93       	push	r24
    1056:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    105a:	0f 90       	pop	r0
    105c:	0f 90       	pop	r0
}
    105e:	08 95       	ret

00001060 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
    1060:	8b e3       	ldi	r24, 0x3B	; 59
    1062:	92 e0       	ldi	r25, 0x02	; 2
    1064:	9f 93       	push	r25
    1066:	8f 93       	push	r24
    1068:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
    106c:	0e 94 a4 07 	call	0xf48	; 0xf48 <timer1_init>
	timer2_init(); //RTC
    1070:	0e 94 e4 07 	call	0xfc8	; 0xfc8 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
    1074:	85 e2       	ldi	r24, 0x25	; 37
    1076:	92 e0       	ldi	r25, 0x02	; 2
    1078:	9f 93       	push	r25
    107a:	8f 93       	push	r24
    107c:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    1080:	0f 90       	pop	r0
    1082:	0f 90       	pop	r0
    1084:	0f 90       	pop	r0
    1086:	0f 90       	pop	r0
	
}
    1088:	08 95       	ret

0000108a <__vector_5>:
	printf_P(PSTR("\t[done]"));
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
    108a:	1f 92       	push	r1
    108c:	0f 92       	push	r0
    108e:	0f b6       	in	r0, 0x3f	; 63
    1090:	0f 92       	push	r0
    1092:	11 24       	eor	r1, r1
    1094:	2f 93       	push	r18
    1096:	3f 93       	push	r19
    1098:	4f 93       	push	r20
    109a:	5f 93       	push	r21
    109c:	6f 93       	push	r22
    109e:	7f 93       	push	r23
    10a0:	8f 93       	push	r24
    10a2:	9f 93       	push	r25
    10a4:	af 93       	push	r26
    10a6:	bf 93       	push	r27
    10a8:	ef 93       	push	r30
    10aa:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
    10ac:	80 91 02 02 	lds	r24, 0x0202
    10b0:	90 91 03 02 	lds	r25, 0x0203
    10b4:	01 96       	adiw	r24, 0x01	; 1
    10b6:	90 93 03 02 	sts	0x0203, r25
    10ba:	80 93 02 02 	sts	0x0202, r24
	//1 Hz (16/16)
	printf("\n\tT: %ds\n",sec);
    10be:	9f 93       	push	r25
    10c0:	8f 93       	push	r24
    10c2:	83 e3       	ldi	r24, 0x33	; 51
    10c4:	91 e0       	ldi	r25, 0x01	; 1
    10c6:	9f 93       	push	r25
    10c8:	8f 93       	push	r24
    10ca:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
    10ce:	0f 90       	pop	r0
    10d0:	0f 90       	pop	r0
    10d2:	0f 90       	pop	r0
    10d4:	0f 90       	pop	r0
	//print_adc_values();
	//printf("Current Channel: %d\n", curr_ch);
}
    10d6:	ff 91       	pop	r31
    10d8:	ef 91       	pop	r30
    10da:	bf 91       	pop	r27
    10dc:	af 91       	pop	r26
    10de:	9f 91       	pop	r25
    10e0:	8f 91       	pop	r24
    10e2:	7f 91       	pop	r23
    10e4:	6f 91       	pop	r22
    10e6:	5f 91       	pop	r21
    10e8:	4f 91       	pop	r20
    10ea:	3f 91       	pop	r19
    10ec:	2f 91       	pop	r18
    10ee:	0f 90       	pop	r0
    10f0:	0f be       	out	0x3f, r0	; 63
    10f2:	0f 90       	pop	r0
    10f4:	1f 90       	pop	r1
    10f6:	18 95       	reti

000010f8 <get_motor_L>:
		temp=0;
	}
	return temp;
}

uint16_t get_motor_L(void) {
    10f8:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    10fa:	20 91 88 00 	lds	r18, 0x0088
    10fe:	30 91 89 00 	lds	r19, 0x0089
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1102:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1104:	c9 01       	movw	r24, r18
    1106:	08 95       	ret

00001108 <get_motor_R>:
	}
	return temp;
}

uint16_t get_motor_R(void) {
    1108:	f8 94       	cli
	uint16_t temp;
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    110a:	20 91 8a 00 	lds	r18, 0x008A
    110e:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1112:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1114:	c9 01       	movw	r24, r18
    1116:	08 95       	ret

00001118 <set_motor_L>:
	}
	else 
		error_invalid_motor(motor);
}

void set_motor_L(uint16_t speed) {
    1118:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    111a:	90 93 89 00 	sts	0x0089, r25
    111e:	80 93 88 00 	sts	0x0088, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1122:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1124:	08 95       	ret

00001126 <set_motor_R>:
	}
}

void set_motor_R(uint16_t speed) {
    1126:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    1128:	90 93 8b 00 	sts	0x008B, r25
    112c:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1130:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1132:	08 95       	ret

00001134 <motor_mode_R>:
//		return c_mode;
	printf("\nmotor L mode: %d",c_mode);
	return c_mode;
}

uint8_t motor_mode_R(uint8_t mode) {
    1134:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    1136:	82 30       	cpi	r24, 0x02	; 2
    1138:	19 f4       	brne	.+6      	; 0x1140 <motor_mode_R+0xc>
		MOTOR_CTL_PORT&=~(1<<M_RIN1); // IN1 = L, IN2 = H
    113a:	5d 98       	cbi	0x0b, 5	; 11
		MOTOR_CTL_PORT|=(1<<M_RIN2);
    113c:	5f 9a       	sbi	0x0b, 7	; 11
    113e:	0f c0       	rjmp	.+30     	; 0x115e <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1140:	81 30       	cpi	r24, 0x01	; 1
    1142:	19 f4       	brne	.+6      	; 0x114a <motor_mode_R+0x16>
		MOTOR_CTL_PORT|=(1<<M_RIN1);
    1144:	5d 9a       	sbi	0x0b, 5	; 11
		MOTOR_CTL_PORT&=~(1<<M_RIN2); // IN1 = H, IN2 = L
    1146:	5f 98       	cbi	0x0b, 7	; 11
    1148:	0a c0       	rjmp	.+20     	; 0x115e <motor_mode_R+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    114a:	83 30       	cpi	r24, 0x03	; 3
    114c:	19 f4       	brne	.+6      	; 0x1154 <motor_mode_R+0x20>
		MOTOR_CTL_PORT&=~((1<<M_RIN1)|(1<<M_RIN2)); // IN1 = L, IN2 = L
    114e:	8b b1       	in	r24, 0x0b	; 11
    1150:	8f 75       	andi	r24, 0x5F	; 95
    1152:	04 c0       	rjmp	.+8      	; 0x115c <motor_mode_R+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    1154:	84 30       	cpi	r24, 0x04	; 4
    1156:	29 f4       	brne	.+10     	; 0x1162 <motor_mode_R+0x2e>
		MOTOR_CTL_PORT|=(1<<M_RIN1)|(1<<M_RIN2); // IN1 = H, IN2 = H
    1158:	8b b1       	in	r24, 0x0b	; 11
    115a:	80 6a       	ori	r24, 0xA0	; 160
    115c:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    115e:	90 93 05 02 	sts	0x0205, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("\nmotor R mode: %d",c_mode);
    1162:	80 91 05 02 	lds	r24, 0x0205
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	9f 93       	push	r25
    116a:	8f 93       	push	r24
    116c:	8d e3       	ldi	r24, 0x3D	; 61
    116e:	91 e0       	ldi	r25, 0x01	; 1
    1170:	9f 93       	push	r25
    1172:	8f 93       	push	r24
    1174:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
    1178:	0f 90       	pop	r0
    117a:	0f 90       	pop	r0
    117c:	0f 90       	pop	r0
    117e:	0f 90       	pop	r0
	return c_mode;
}
    1180:	80 91 05 02 	lds	r24, 0x0205
    1184:	08 95       	ret

00001186 <motor_mode_L>:
	printf("\nMotor: %s mode: %d",mname,*c_mode);
	return *c_mode;
}


uint8_t motor_mode_L(uint8_t mode) {
    1186:	98 2f       	mov	r25, r24
	static uint8_t c_mode; //=0;

	if 	(mode == MOTOR_MODE_CCW ) {
    1188:	82 30       	cpi	r24, 0x02	; 2
    118a:	19 f4       	brne	.+6      	; 0x1192 <motor_mode_L+0xc>
		MOTOR_CTL_PORT&=~(1<<M_LIN1); // IN1 = L, IN2 = H
    118c:	59 98       	cbi	0x0b, 1	; 11
		MOTOR_CTL_PORT|=(1<<M_LIN2);
    118e:	5b 9a       	sbi	0x0b, 3	; 11
    1190:	0f c0       	rjmp	.+30     	; 0x11b0 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1192:	81 30       	cpi	r24, 0x01	; 1
    1194:	19 f4       	brne	.+6      	; 0x119c <motor_mode_L+0x16>
		MOTOR_CTL_PORT|=(1<<M_LIN1);
    1196:	59 9a       	sbi	0x0b, 1	; 11
		MOTOR_CTL_PORT&=~(1<<M_LIN2); // IN1 = H, IN2 = L
    1198:	5b 98       	cbi	0x0b, 3	; 11
    119a:	0a c0       	rjmp	.+20     	; 0x11b0 <motor_mode_L+0x2a>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    119c:	83 30       	cpi	r24, 0x03	; 3
    119e:	19 f4       	brne	.+6      	; 0x11a6 <motor_mode_L+0x20>
		MOTOR_CTL_PORT&=~((1<<M_LIN1)|(1<<M_LIN2)); // IN1 = L, IN2 = L
    11a0:	8b b1       	in	r24, 0x0b	; 11
    11a2:	85 7f       	andi	r24, 0xF5	; 245
    11a4:	04 c0       	rjmp	.+8      	; 0x11ae <motor_mode_L+0x28>
		c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    11a6:	84 30       	cpi	r24, 0x04	; 4
    11a8:	29 f4       	brne	.+10     	; 0x11b4 <motor_mode_L+0x2e>
		MOTOR_CTL_PORT|=(1<<M_LIN1)|(1<<M_LIN2); // IN1 = H, IN2 = H
    11aa:	8b b1       	in	r24, 0x0b	; 11
    11ac:	8a 60       	ori	r24, 0x0A	; 10
    11ae:	8b b9       	out	0x0b, r24	; 11
		c_mode = mode;
    11b0:	90 93 06 02 	sts	0x0206, r25
	}
//	if	(mode == MOTOR_MODE_GET )
//		return c_mode;
	printf("\nmotor L mode: %d",c_mode);
    11b4:	80 91 06 02 	lds	r24, 0x0206
    11b8:	90 e0       	ldi	r25, 0x00	; 0
    11ba:	9f 93       	push	r25
    11bc:	8f 93       	push	r24
    11be:	8f e4       	ldi	r24, 0x4F	; 79
    11c0:	91 e0       	ldi	r25, 0x01	; 1
    11c2:	9f 93       	push	r25
    11c4:	8f 93       	push	r24
    11c6:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
    11ca:	0f 90       	pop	r0
    11cc:	0f 90       	pop	r0
    11ce:	0f 90       	pop	r0
    11d0:	0f 90       	pop	r0
	return c_mode;
}
    11d2:	80 91 06 02 	lds	r24, 0x0206
    11d6:	08 95       	ret

000011d8 <motor_mode>:
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
	}
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    11d8:	cf 93       	push	r28
    11da:	df 93       	push	r29
    11dc:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    11de:	66 23       	and	r22, r22
    11e0:	b9 f0       	breq	.+46     	; 0x1210 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    11e2:	61 30       	cpi	r22, 0x01	; 1
    11e4:	29 f4       	brne	.+10     	; 0x11f0 <motor_mode+0x18>
    11e6:	55 e0       	ldi	r21, 0x05	; 5
    11e8:	e7 e0       	ldi	r30, 0x07	; 7
    11ea:	c8 e0       	ldi	r28, 0x08	; 8
    11ec:	d2 e0       	ldi	r29, 0x02	; 2
    11ee:	14 c0       	rjmp	.+40     	; 0x1218 <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    11f0:	88 e5       	ldi	r24, 0x58	; 88
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	9f 93       	push	r25
    11f6:	8f 93       	push	r24
    11f8:	86 2f       	mov	r24, r22
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	9f 93       	push	r25
    11fe:	8f 93       	push	r24
    1200:	8d e8       	ldi	r24, 0x8D	; 141
    1202:	92 e0       	ldi	r25, 0x02	; 2
    1204:	9f 93       	push	r25
    1206:	8f 93       	push	r24
    1208:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    120c:	87 e0       	ldi	r24, 0x07	; 7
    120e:	6e c0       	rjmp	.+220    	; 0x12ec <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    1210:	51 e0       	ldi	r21, 0x01	; 1
    1212:	e3 e0       	ldi	r30, 0x03	; 3
    1214:	c7 e0       	ldi	r28, 0x07	; 7
    1216:	d2 e0       	ldi	r29, 0x02	; 2
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    1218:	72 30       	cpi	r23, 0x02	; 2
    121a:	a1 f4       	brne	.+40     	; 0x1244 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    121c:	4b b1       	in	r20, 0x0b	; 11
    121e:	21 e0       	ldi	r18, 0x01	; 1
    1220:	30 e0       	ldi	r19, 0x00	; 0
    1222:	c9 01       	movw	r24, r18
    1224:	02 c0       	rjmp	.+4      	; 0x122a <motor_mode+0x52>
    1226:	88 0f       	add	r24, r24
    1228:	99 1f       	adc	r25, r25
    122a:	5a 95       	dec	r21
    122c:	e2 f7       	brpl	.-8      	; 0x1226 <motor_mode+0x4e>
    122e:	80 95       	com	r24
    1230:	84 23       	and	r24, r20
    1232:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    1234:	8b b1       	in	r24, 0x0b	; 11
    1236:	02 c0       	rjmp	.+4      	; 0x123c <motor_mode+0x64>
    1238:	22 0f       	add	r18, r18
    123a:	33 1f       	adc	r19, r19
    123c:	ea 95       	dec	r30
    123e:	e2 f7       	brpl	.-8      	; 0x1238 <motor_mode+0x60>
    1240:	82 2b       	or	r24, r18
    1242:	29 c0       	rjmp	.+82     	; 0x1296 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    1244:	71 30       	cpi	r23, 0x01	; 1
    1246:	a1 f4       	brne	.+40     	; 0x1270 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    1248:	4b b1       	in	r20, 0x0b	; 11
    124a:	81 e0       	ldi	r24, 0x01	; 1
    124c:	90 e0       	ldi	r25, 0x00	; 0
    124e:	9c 01       	movw	r18, r24
    1250:	02 c0       	rjmp	.+4      	; 0x1256 <motor_mode+0x7e>
    1252:	22 0f       	add	r18, r18
    1254:	33 1f       	adc	r19, r19
    1256:	5a 95       	dec	r21
    1258:	e2 f7       	brpl	.-8      	; 0x1252 <motor_mode+0x7a>
    125a:	42 2b       	or	r20, r18
    125c:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    125e:	2b b1       	in	r18, 0x0b	; 11
    1260:	02 c0       	rjmp	.+4      	; 0x1266 <motor_mode+0x8e>
    1262:	88 0f       	add	r24, r24
    1264:	99 1f       	adc	r25, r25
    1266:	ea 95       	dec	r30
    1268:	e2 f7       	brpl	.-8      	; 0x1262 <motor_mode+0x8a>
    126a:	80 95       	com	r24
    126c:	82 23       	and	r24, r18
    126e:	13 c0       	rjmp	.+38     	; 0x1296 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1270:	73 30       	cpi	r23, 0x03	; 3
    1272:	99 f4       	brne	.+38     	; 0x129a <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1274:	4b b1       	in	r20, 0x0b	; 11
    1276:	21 e0       	ldi	r18, 0x01	; 1
    1278:	30 e0       	ldi	r19, 0x00	; 0
    127a:	c9 01       	movw	r24, r18
    127c:	02 c0       	rjmp	.+4      	; 0x1282 <motor_mode+0xaa>
    127e:	88 0f       	add	r24, r24
    1280:	99 1f       	adc	r25, r25
    1282:	ea 95       	dec	r30
    1284:	e2 f7       	brpl	.-8      	; 0x127e <motor_mode+0xa6>
    1286:	02 c0       	rjmp	.+4      	; 0x128c <motor_mode+0xb4>
    1288:	22 0f       	add	r18, r18
    128a:	33 1f       	adc	r19, r19
    128c:	5a 95       	dec	r21
    128e:	e2 f7       	brpl	.-8      	; 0x1288 <motor_mode+0xb0>
    1290:	82 2b       	or	r24, r18
    1292:	80 95       	com	r24
    1294:	84 23       	and	r24, r20
    1296:	8b b9       	out	0x0b, r24	; 11
    1298:	14 c0       	rjmp	.+40     	; 0x12c2 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    129a:	74 30       	cpi	r23, 0x04	; 4
    129c:	99 f4       	brne	.+38     	; 0x12c4 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    129e:	8b b1       	in	r24, 0x0b	; 11
    12a0:	21 e0       	ldi	r18, 0x01	; 1
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	d9 01       	movw	r26, r18
    12a6:	02 c0       	rjmp	.+4      	; 0x12ac <motor_mode+0xd4>
    12a8:	aa 0f       	add	r26, r26
    12aa:	bb 1f       	adc	r27, r27
    12ac:	5a 95       	dec	r21
    12ae:	e2 f7       	brpl	.-8      	; 0x12a8 <motor_mode+0xd0>
    12b0:	ad 01       	movw	r20, r26
    12b2:	02 c0       	rjmp	.+4      	; 0x12b8 <motor_mode+0xe0>
    12b4:	22 0f       	add	r18, r18
    12b6:	33 1f       	adc	r19, r19
    12b8:	ea 95       	dec	r30
    12ba:	e2 f7       	brpl	.-8      	; 0x12b4 <motor_mode+0xdc>
    12bc:	42 2b       	or	r20, r18
    12be:	48 2b       	or	r20, r24
    12c0:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    12c2:	78 83       	st	Y, r23
	}

	char* mname;
	if (motor==LEFT)
    12c4:	66 23       	and	r22, r22
    12c6:	19 f0       	breq	.+6      	; 0x12ce <motor_mode+0xf6>
    12c8:	21 e6       	ldi	r18, 0x61	; 97
    12ca:	31 e0       	ldi	r19, 0x01	; 1
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <motor_mode+0xfa>
    12ce:	27 e6       	ldi	r18, 0x67	; 103
    12d0:	31 e0       	ldi	r19, 0x01	; 1
		mname="Left";
	else
		mname="Right";
	printf("\nMotor: %s mode: %d",mname,*c_mode);
    12d2:	88 81       	ld	r24, Y
    12d4:	90 e0       	ldi	r25, 0x00	; 0
    12d6:	9f 93       	push	r25
    12d8:	8f 93       	push	r24
    12da:	3f 93       	push	r19
    12dc:	2f 93       	push	r18
    12de:	8c e6       	ldi	r24, 0x6C	; 108
    12e0:	91 e0       	ldi	r25, 0x01	; 1
    12e2:	9f 93       	push	r25
    12e4:	8f 93       	push	r24
    12e6:	0e 94 1d 0a 	call	0x143a	; 0x143a <printf>
	return *c_mode;
    12ea:	88 81       	ld	r24, Y
    12ec:	2d b7       	in	r18, 0x3d	; 61
    12ee:	3e b7       	in	r19, 0x3e	; 62
    12f0:	2a 5f       	subi	r18, 0xFA	; 250
    12f2:	3f 4f       	sbci	r19, 0xFF	; 255
    12f4:	0f b6       	in	r0, 0x3f	; 63
    12f6:	f8 94       	cli
    12f8:	3e bf       	out	0x3e, r19	; 62
    12fa:	0f be       	out	0x3f, r0	; 63
    12fc:	2d bf       	out	0x3d, r18	; 61
}
    12fe:	df 91       	pop	r29
    1300:	cf 91       	pop	r28
    1302:	08 95       	ret

00001304 <set_motor>:
		temp=MOTOR_RIGHT;
	}
	return temp;
}

void set_motor(uint16_t speed, uint8_t motor) {
    1304:	66 23       	and	r22, r22
    1306:	31 f4       	brne	.+12     	; 0x1314 <set_motor+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1308:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
    130a:	90 93 89 00 	sts	0x0089, r25
    130e:	80 93 88 00 	sts	0x0088, r24
    1312:	07 c0       	rjmp	.+14     	; 0x1322 <set_motor+0x1e>
	}
	else if (motor==RIGHT)
    1314:	61 30       	cpi	r22, 0x01	; 1
    1316:	39 f4       	brne	.+14     	; 0x1326 <set_motor+0x22>
    1318:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
    131a:	90 93 8b 00 	sts	0x008B, r25
    131e:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    1322:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    1324:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
    1326:	8a e3       	ldi	r24, 0x3A	; 58
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	9f 93       	push	r25
    132c:	8f 93       	push	r24
    132e:	86 2f       	mov	r24, r22
    1330:	90 e0       	ldi	r25, 0x00	; 0
    1332:	9f 93       	push	r25
    1334:	8f 93       	push	r24
    1336:	8b eb       	ldi	r24, 0xBB	; 187
    1338:	92 e0       	ldi	r25, 0x02	; 2
    133a:	9f 93       	push	r25
    133c:	8f 93       	push	r24
    133e:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    1342:	8d b7       	in	r24, 0x3d	; 61
    1344:	9e b7       	in	r25, 0x3e	; 62
    1346:	06 96       	adiw	r24, 0x06	; 6
    1348:	0f b6       	in	r0, 0x3f	; 63
    134a:	f8 94       	cli
    134c:	9e bf       	out	0x3e, r25	; 62
    134e:	0f be       	out	0x3f, r0	; 63
    1350:	8d bf       	out	0x3d, r24	; 61
    1352:	08 95       	ret

00001354 <lf_full_speed>:
		set_motor(c_speed[RIGHT]+inc,RIGHT);
}



void lf_full_speed(void) {
    1354:	60 e0       	ldi	r22, 0x00	; 0
    1356:	8f ef       	ldi	r24, 0xFF	; 255
    1358:	9f ef       	ldi	r25, 0xFF	; 255
    135a:	0e 94 82 09 	call	0x1304	; 0x1304 <set_motor>
	set_motor(LF_MAX_SPEED,LEFT);
	set_motor(LF_MAX_SPEED,RIGHT);
    135e:	61 e0       	ldi	r22, 0x01	; 1
    1360:	8f ef       	ldi	r24, 0xFF	; 255
    1362:	9f ef       	ldi	r25, 0xFF	; 255
    1364:	0e 94 82 09 	call	0x1304	; 0x1304 <set_motor>
}
    1368:	08 95       	ret

0000136a <get_motor>:

void motor_error_mnum(uint8_t motor,int line) {
	printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),motor,line);
}

uint16_t get_motor(uint8_t motor) {
    136a:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
    136c:	88 23       	and	r24, r24
    136e:	31 f4       	brne	.+12     	; 0x137c <get_motor+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
    1370:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
    1372:	20 91 88 00 	lds	r18, 0x0088
    1376:	30 91 89 00 	lds	r19, 0x0089
    137a:	07 c0       	rjmp	.+14     	; 0x138a <get_motor+0x20>
	}
	else if	(motor==RIGHT)
    137c:	81 30       	cpi	r24, 0x01	; 1
    137e:	39 f4       	brne	.+14     	; 0x138e <get_motor+0x24>
    1380:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
    1382:	20 91 8a 00 	lds	r18, 0x008A
    1386:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
    138a:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
    138c:	18 c0       	rjmp	.+48     	; 0x13be <get_motor+0x54>
	}
	else {
		error_invalid_motor(motor);
    138e:	8a e1       	ldi	r24, 0x1A	; 26
    1390:	90 e0       	ldi	r25, 0x00	; 0
    1392:	9f 93       	push	r25
    1394:	8f 93       	push	r24
    1396:	82 2f       	mov	r24, r18
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	9f 93       	push	r25
    139c:	8f 93       	push	r24
    139e:	89 ee       	ldi	r24, 0xE9	; 233
    13a0:	92 e0       	ldi	r25, 0x02	; 2
    13a2:	9f 93       	push	r25
    13a4:	8f 93       	push	r24
    13a6:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    13aa:	20 e0       	ldi	r18, 0x00	; 0
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	8d b7       	in	r24, 0x3d	; 61
    13b0:	9e b7       	in	r25, 0x3e	; 62
    13b2:	06 96       	adiw	r24, 0x06	; 6
    13b4:	0f b6       	in	r0, 0x3f	; 63
    13b6:	f8 94       	cli
    13b8:	9e bf       	out	0x3e, r25	; 62
    13ba:	0f be       	out	0x3f, r0	; 63
    13bc:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
    13be:	c9 01       	movw	r24, r18
    13c0:	08 95       	ret

000013c2 <lf_turn_right_inc>:
			set_motor(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		set_motor(c_speed[LEFT]+inc,LEFT);
}
void lf_turn_right_inc(uint16_t inc) {
    13c2:	0f 93       	push	r16
    13c4:	1f 93       	push	r17
    13c6:	8c 01       	movw	r16, r24
	uint16_t c_speed [2] = {get_motor(LEFT),get_motor(RIGHT)};
    13c8:	80 e0       	ldi	r24, 0x00	; 0
    13ca:	0e 94 b5 09 	call	0x136a	; 0x136a <get_motor>
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	0e 94 b5 09 	call	0x136a	; 0x136a <get_motor>
			set_motor(LF_MIN_SPEED,LEFT);
		else
			set_motor(c_speed[LEFT]-(inc-speed_diff_R),LEFT);
	}
	else
		set_motor(c_speed[RIGHT]+inc,RIGHT);
    13d4:	61 e0       	ldi	r22, 0x01	; 1
    13d6:	80 0f       	add	r24, r16
    13d8:	91 1f       	adc	r25, r17
    13da:	0e 94 82 09 	call	0x1304	; 0x1304 <set_motor>
}
    13de:	1f 91       	pop	r17
    13e0:	0f 91       	pop	r16
    13e2:	08 95       	ret

000013e4 <lf_turn_left_inc>:
}
*/

// These suck. Fix them.

void lf_turn_left_inc(uint16_t inc) {
    13e4:	ef 92       	push	r14
    13e6:	ff 92       	push	r15
    13e8:	0f 93       	push	r16
    13ea:	1f 93       	push	r17
    13ec:	7c 01       	movw	r14, r24
	uint16_t c_speed [2] = {get_motor(LEFT),get_motor(RIGHT)};
    13ee:	80 e0       	ldi	r24, 0x00	; 0
    13f0:	0e 94 b5 09 	call	0x136a	; 0x136a <get_motor>
    13f4:	8c 01       	movw	r16, r24
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	0e 94 b5 09 	call	0x136a	; 0x136a <get_motor>
			set_motor(LF_MIN_SPEED,RIGHT);
		else
			set_motor(c_speed[RIGHT]-(inc-speed_diff_L),RIGHT);
	}
	else
		set_motor(c_speed[LEFT]+inc,LEFT);
    13fc:	60 e0       	ldi	r22, 0x00	; 0
    13fe:	c7 01       	movw	r24, r14
    1400:	80 0f       	add	r24, r16
    1402:	91 1f       	adc	r25, r17
    1404:	0e 94 82 09 	call	0x1304	; 0x1304 <set_motor>
}
    1408:	1f 91       	pop	r17
    140a:	0f 91       	pop	r16
    140c:	ff 90       	pop	r15
    140e:	ef 90       	pop	r14
    1410:	08 95       	ret

00001412 <motor_error_mnum>:
#include <util/atomic.h>
#include <avr/pgmspace.h>

#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)

void motor_error_mnum(uint8_t motor,int line) {
    1412:	7f 93       	push	r23
    1414:	6f 93       	push	r22
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	9f 93       	push	r25
    141a:	8f 93       	push	r24
    141c:	87 e1       	ldi	r24, 0x17	; 23
    141e:	93 e0       	ldi	r25, 0x03	; 3
    1420:	9f 93       	push	r25
    1422:	8f 93       	push	r24
    1424:	0e 94 32 0a 	call	0x1464	; 0x1464 <printf_P>
    1428:	8d b7       	in	r24, 0x3d	; 61
    142a:	9e b7       	in	r25, 0x3e	; 62
    142c:	06 96       	adiw	r24, 0x06	; 6
    142e:	0f b6       	in	r0, 0x3f	; 63
    1430:	f8 94       	cli
    1432:	9e bf       	out	0x3e, r25	; 62
    1434:	0f be       	out	0x3f, r0	; 63
    1436:	8d bf       	out	0x3d, r24	; 61
	printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),motor,line);
}
    1438:	08 95       	ret

0000143a <printf>:
    143a:	a0 e0       	ldi	r26, 0x00	; 0
    143c:	b0 e0       	ldi	r27, 0x00	; 0
    143e:	e3 e2       	ldi	r30, 0x23	; 35
    1440:	fa e0       	ldi	r31, 0x0A	; 10
    1442:	0c 94 31 10 	jmp	0x2062	; 0x2062 <__prologue_saves__+0x20>
    1446:	fe 01       	movw	r30, r28
    1448:	35 96       	adiw	r30, 0x05	; 5
    144a:	61 91       	ld	r22, Z+
    144c:	71 91       	ld	r23, Z+
    144e:	af 01       	movw	r20, r30
    1450:	80 91 24 02 	lds	r24, 0x0224
    1454:	90 91 25 02 	lds	r25, 0x0225
    1458:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <vfprintf>
    145c:	20 96       	adiw	r28, 0x00	; 0
    145e:	e2 e0       	ldi	r30, 0x02	; 2
    1460:	0c 94 4d 10 	jmp	0x209a	; 0x209a <__epilogue_restores__+0x20>

00001464 <printf_P>:
    1464:	a0 e0       	ldi	r26, 0x00	; 0
    1466:	b0 e0       	ldi	r27, 0x00	; 0
    1468:	e8 e3       	ldi	r30, 0x38	; 56
    146a:	fa e0       	ldi	r31, 0x0A	; 10
    146c:	0c 94 31 10 	jmp	0x2062	; 0x2062 <__prologue_saves__+0x20>
    1470:	fe 01       	movw	r30, r28
    1472:	35 96       	adiw	r30, 0x05	; 5
    1474:	61 91       	ld	r22, Z+
    1476:	71 91       	ld	r23, Z+
    1478:	a0 91 24 02 	lds	r26, 0x0224
    147c:	b0 91 25 02 	lds	r27, 0x0225
    1480:	13 96       	adiw	r26, 0x03	; 3
    1482:	8c 91       	ld	r24, X
    1484:	13 97       	sbiw	r26, 0x03	; 3
    1486:	88 60       	ori	r24, 0x08	; 8
    1488:	13 96       	adiw	r26, 0x03	; 3
    148a:	8c 93       	st	X, r24
    148c:	af 01       	movw	r20, r30
    148e:	80 91 24 02 	lds	r24, 0x0224
    1492:	90 91 25 02 	lds	r25, 0x0225
    1496:	0e 94 74 0a 	call	0x14e8	; 0x14e8 <vfprintf>
    149a:	e0 91 24 02 	lds	r30, 0x0224
    149e:	f0 91 25 02 	lds	r31, 0x0225
    14a2:	23 81       	ldd	r18, Z+3	; 0x03
    14a4:	27 7f       	andi	r18, 0xF7	; 247
    14a6:	23 83       	std	Z+3, r18	; 0x03
    14a8:	20 96       	adiw	r28, 0x00	; 0
    14aa:	e2 e0       	ldi	r30, 0x02	; 2
    14ac:	0c 94 4d 10 	jmp	0x209a	; 0x209a <__epilogue_restores__+0x20>

000014b0 <putchar>:
    14b0:	60 91 24 02 	lds	r22, 0x0224
    14b4:	70 91 25 02 	lds	r23, 0x0225
    14b8:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    14bc:	08 95       	ret

000014be <scanf>:
    14be:	a0 e0       	ldi	r26, 0x00	; 0
    14c0:	b0 e0       	ldi	r27, 0x00	; 0
    14c2:	e5 e6       	ldi	r30, 0x65	; 101
    14c4:	fa e0       	ldi	r31, 0x0A	; 10
    14c6:	0c 94 31 10 	jmp	0x2062	; 0x2062 <__prologue_saves__+0x20>
    14ca:	fe 01       	movw	r30, r28
    14cc:	35 96       	adiw	r30, 0x05	; 5
    14ce:	61 91       	ld	r22, Z+
    14d0:	71 91       	ld	r23, Z+
    14d2:	af 01       	movw	r20, r30
    14d4:	80 91 22 02 	lds	r24, 0x0222
    14d8:	90 91 23 02 	lds	r25, 0x0223
    14dc:	0e 94 d7 0d 	call	0x1bae	; 0x1bae <vfscanf>
    14e0:	20 96       	adiw	r28, 0x00	; 0
    14e2:	e2 e0       	ldi	r30, 0x02	; 2
    14e4:	0c 94 4d 10 	jmp	0x209a	; 0x209a <__epilogue_restores__+0x20>

000014e8 <vfprintf>:
    14e8:	ab e0       	ldi	r26, 0x0B	; 11
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ea e7       	ldi	r30, 0x7A	; 122
    14ee:	fa e0       	ldi	r31, 0x0A	; 10
    14f0:	0c 94 21 10 	jmp	0x2042	; 0x2042 <__prologue_saves__>
    14f4:	3c 01       	movw	r6, r24
    14f6:	2b 01       	movw	r4, r22
    14f8:	5a 01       	movw	r10, r20
    14fa:	fc 01       	movw	r30, r24
    14fc:	17 82       	std	Z+7, r1	; 0x07
    14fe:	16 82       	std	Z+6, r1	; 0x06
    1500:	83 81       	ldd	r24, Z+3	; 0x03
    1502:	81 fd       	sbrc	r24, 1
    1504:	03 c0       	rjmp	.+6      	; 0x150c <vfprintf+0x24>
    1506:	6f ef       	ldi	r22, 0xFF	; 255
    1508:	7f ef       	ldi	r23, 0xFF	; 255
    150a:	c8 c1       	rjmp	.+912    	; 0x189c <vfprintf+0x3b4>
    150c:	9a e0       	ldi	r25, 0x0A	; 10
    150e:	89 2e       	mov	r8, r25
    1510:	1e 01       	movw	r2, r28
    1512:	08 94       	sec
    1514:	21 1c       	adc	r2, r1
    1516:	31 1c       	adc	r3, r1
    1518:	f3 01       	movw	r30, r6
    151a:	23 81       	ldd	r18, Z+3	; 0x03
    151c:	f2 01       	movw	r30, r4
    151e:	23 fd       	sbrc	r18, 3
    1520:	85 91       	lpm	r24, Z+
    1522:	23 ff       	sbrs	r18, 3
    1524:	81 91       	ld	r24, Z+
    1526:	2f 01       	movw	r4, r30
    1528:	88 23       	and	r24, r24
    152a:	09 f4       	brne	.+2      	; 0x152e <vfprintf+0x46>
    152c:	b4 c1       	rjmp	.+872    	; 0x1896 <vfprintf+0x3ae>
    152e:	85 32       	cpi	r24, 0x25	; 37
    1530:	39 f4       	brne	.+14     	; 0x1540 <vfprintf+0x58>
    1532:	23 fd       	sbrc	r18, 3
    1534:	85 91       	lpm	r24, Z+
    1536:	23 ff       	sbrs	r18, 3
    1538:	81 91       	ld	r24, Z+
    153a:	2f 01       	movw	r4, r30
    153c:	85 32       	cpi	r24, 0x25	; 37
    153e:	29 f4       	brne	.+10     	; 0x154a <vfprintf+0x62>
    1540:	b3 01       	movw	r22, r6
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    1548:	e7 cf       	rjmp	.-50     	; 0x1518 <vfprintf+0x30>
    154a:	98 2f       	mov	r25, r24
    154c:	dd 24       	eor	r13, r13
    154e:	cc 24       	eor	r12, r12
    1550:	99 24       	eor	r9, r9
    1552:	ff e1       	ldi	r31, 0x1F	; 31
    1554:	fd 15       	cp	r31, r13
    1556:	d0 f0       	brcs	.+52     	; 0x158c <vfprintf+0xa4>
    1558:	9b 32       	cpi	r25, 0x2B	; 43
    155a:	69 f0       	breq	.+26     	; 0x1576 <vfprintf+0x8e>
    155c:	9c 32       	cpi	r25, 0x2C	; 44
    155e:	28 f4       	brcc	.+10     	; 0x156a <vfprintf+0x82>
    1560:	90 32       	cpi	r25, 0x20	; 32
    1562:	59 f0       	breq	.+22     	; 0x157a <vfprintf+0x92>
    1564:	93 32       	cpi	r25, 0x23	; 35
    1566:	91 f4       	brne	.+36     	; 0x158c <vfprintf+0xa4>
    1568:	0e c0       	rjmp	.+28     	; 0x1586 <vfprintf+0x9e>
    156a:	9d 32       	cpi	r25, 0x2D	; 45
    156c:	49 f0       	breq	.+18     	; 0x1580 <vfprintf+0x98>
    156e:	90 33       	cpi	r25, 0x30	; 48
    1570:	69 f4       	brne	.+26     	; 0x158c <vfprintf+0xa4>
    1572:	41 e0       	ldi	r20, 0x01	; 1
    1574:	24 c0       	rjmp	.+72     	; 0x15be <vfprintf+0xd6>
    1576:	52 e0       	ldi	r21, 0x02	; 2
    1578:	d5 2a       	or	r13, r21
    157a:	84 e0       	ldi	r24, 0x04	; 4
    157c:	d8 2a       	or	r13, r24
    157e:	28 c0       	rjmp	.+80     	; 0x15d0 <vfprintf+0xe8>
    1580:	98 e0       	ldi	r25, 0x08	; 8
    1582:	d9 2a       	or	r13, r25
    1584:	25 c0       	rjmp	.+74     	; 0x15d0 <vfprintf+0xe8>
    1586:	e0 e1       	ldi	r30, 0x10	; 16
    1588:	de 2a       	or	r13, r30
    158a:	22 c0       	rjmp	.+68     	; 0x15d0 <vfprintf+0xe8>
    158c:	d7 fc       	sbrc	r13, 7
    158e:	29 c0       	rjmp	.+82     	; 0x15e2 <vfprintf+0xfa>
    1590:	89 2f       	mov	r24, r25
    1592:	80 53       	subi	r24, 0x30	; 48
    1594:	8a 30       	cpi	r24, 0x0A	; 10
    1596:	70 f4       	brcc	.+28     	; 0x15b4 <vfprintf+0xcc>
    1598:	d6 fe       	sbrs	r13, 6
    159a:	05 c0       	rjmp	.+10     	; 0x15a6 <vfprintf+0xbe>
    159c:	98 9c       	mul	r9, r8
    159e:	90 2c       	mov	r9, r0
    15a0:	11 24       	eor	r1, r1
    15a2:	98 0e       	add	r9, r24
    15a4:	15 c0       	rjmp	.+42     	; 0x15d0 <vfprintf+0xe8>
    15a6:	c8 9c       	mul	r12, r8
    15a8:	c0 2c       	mov	r12, r0
    15aa:	11 24       	eor	r1, r1
    15ac:	c8 0e       	add	r12, r24
    15ae:	f0 e2       	ldi	r31, 0x20	; 32
    15b0:	df 2a       	or	r13, r31
    15b2:	0e c0       	rjmp	.+28     	; 0x15d0 <vfprintf+0xe8>
    15b4:	9e 32       	cpi	r25, 0x2E	; 46
    15b6:	29 f4       	brne	.+10     	; 0x15c2 <vfprintf+0xda>
    15b8:	d6 fc       	sbrc	r13, 6
    15ba:	6d c1       	rjmp	.+730    	; 0x1896 <vfprintf+0x3ae>
    15bc:	40 e4       	ldi	r20, 0x40	; 64
    15be:	d4 2a       	or	r13, r20
    15c0:	07 c0       	rjmp	.+14     	; 0x15d0 <vfprintf+0xe8>
    15c2:	9c 36       	cpi	r25, 0x6C	; 108
    15c4:	19 f4       	brne	.+6      	; 0x15cc <vfprintf+0xe4>
    15c6:	50 e8       	ldi	r21, 0x80	; 128
    15c8:	d5 2a       	or	r13, r21
    15ca:	02 c0       	rjmp	.+4      	; 0x15d0 <vfprintf+0xe8>
    15cc:	98 36       	cpi	r25, 0x68	; 104
    15ce:	49 f4       	brne	.+18     	; 0x15e2 <vfprintf+0xfa>
    15d0:	f2 01       	movw	r30, r4
    15d2:	23 fd       	sbrc	r18, 3
    15d4:	95 91       	lpm	r25, Z+
    15d6:	23 ff       	sbrs	r18, 3
    15d8:	91 91       	ld	r25, Z+
    15da:	2f 01       	movw	r4, r30
    15dc:	99 23       	and	r25, r25
    15de:	09 f0       	breq	.+2      	; 0x15e2 <vfprintf+0xfa>
    15e0:	b8 cf       	rjmp	.-144    	; 0x1552 <vfprintf+0x6a>
    15e2:	89 2f       	mov	r24, r25
    15e4:	85 54       	subi	r24, 0x45	; 69
    15e6:	83 30       	cpi	r24, 0x03	; 3
    15e8:	18 f0       	brcs	.+6      	; 0x15f0 <vfprintf+0x108>
    15ea:	80 52       	subi	r24, 0x20	; 32
    15ec:	83 30       	cpi	r24, 0x03	; 3
    15ee:	38 f4       	brcc	.+14     	; 0x15fe <vfprintf+0x116>
    15f0:	44 e0       	ldi	r20, 0x04	; 4
    15f2:	50 e0       	ldi	r21, 0x00	; 0
    15f4:	a4 0e       	add	r10, r20
    15f6:	b5 1e       	adc	r11, r21
    15f8:	5f e3       	ldi	r21, 0x3F	; 63
    15fa:	59 83       	std	Y+1, r21	; 0x01
    15fc:	0f c0       	rjmp	.+30     	; 0x161c <vfprintf+0x134>
    15fe:	93 36       	cpi	r25, 0x63	; 99
    1600:	31 f0       	breq	.+12     	; 0x160e <vfprintf+0x126>
    1602:	93 37       	cpi	r25, 0x73	; 115
    1604:	79 f0       	breq	.+30     	; 0x1624 <vfprintf+0x13c>
    1606:	93 35       	cpi	r25, 0x53	; 83
    1608:	09 f0       	breq	.+2      	; 0x160c <vfprintf+0x124>
    160a:	56 c0       	rjmp	.+172    	; 0x16b8 <vfprintf+0x1d0>
    160c:	20 c0       	rjmp	.+64     	; 0x164e <vfprintf+0x166>
    160e:	f5 01       	movw	r30, r10
    1610:	80 81       	ld	r24, Z
    1612:	89 83       	std	Y+1, r24	; 0x01
    1614:	42 e0       	ldi	r20, 0x02	; 2
    1616:	50 e0       	ldi	r21, 0x00	; 0
    1618:	a4 0e       	add	r10, r20
    161a:	b5 1e       	adc	r11, r21
    161c:	71 01       	movw	r14, r2
    161e:	01 e0       	ldi	r16, 0x01	; 1
    1620:	10 e0       	ldi	r17, 0x00	; 0
    1622:	12 c0       	rjmp	.+36     	; 0x1648 <vfprintf+0x160>
    1624:	f5 01       	movw	r30, r10
    1626:	e0 80       	ld	r14, Z
    1628:	f1 80       	ldd	r15, Z+1	; 0x01
    162a:	d6 fc       	sbrc	r13, 6
    162c:	03 c0       	rjmp	.+6      	; 0x1634 <vfprintf+0x14c>
    162e:	6f ef       	ldi	r22, 0xFF	; 255
    1630:	7f ef       	ldi	r23, 0xFF	; 255
    1632:	02 c0       	rjmp	.+4      	; 0x1638 <vfprintf+0x150>
    1634:	69 2d       	mov	r22, r9
    1636:	70 e0       	ldi	r23, 0x00	; 0
    1638:	42 e0       	ldi	r20, 0x02	; 2
    163a:	50 e0       	ldi	r21, 0x00	; 0
    163c:	a4 0e       	add	r10, r20
    163e:	b5 1e       	adc	r11, r21
    1640:	c7 01       	movw	r24, r14
    1642:	0e 94 fe 0e 	call	0x1dfc	; 0x1dfc <strnlen>
    1646:	8c 01       	movw	r16, r24
    1648:	5f e7       	ldi	r21, 0x7F	; 127
    164a:	d5 22       	and	r13, r21
    164c:	14 c0       	rjmp	.+40     	; 0x1676 <vfprintf+0x18e>
    164e:	f5 01       	movw	r30, r10
    1650:	e0 80       	ld	r14, Z
    1652:	f1 80       	ldd	r15, Z+1	; 0x01
    1654:	d6 fc       	sbrc	r13, 6
    1656:	03 c0       	rjmp	.+6      	; 0x165e <vfprintf+0x176>
    1658:	6f ef       	ldi	r22, 0xFF	; 255
    165a:	7f ef       	ldi	r23, 0xFF	; 255
    165c:	02 c0       	rjmp	.+4      	; 0x1662 <vfprintf+0x17a>
    165e:	69 2d       	mov	r22, r9
    1660:	70 e0       	ldi	r23, 0x00	; 0
    1662:	42 e0       	ldi	r20, 0x02	; 2
    1664:	50 e0       	ldi	r21, 0x00	; 0
    1666:	a4 0e       	add	r10, r20
    1668:	b5 1e       	adc	r11, r21
    166a:	c7 01       	movw	r24, r14
    166c:	0e 94 f3 0e 	call	0x1de6	; 0x1de6 <strnlen_P>
    1670:	8c 01       	movw	r16, r24
    1672:	50 e8       	ldi	r21, 0x80	; 128
    1674:	d5 2a       	or	r13, r21
    1676:	d3 fe       	sbrs	r13, 3
    1678:	07 c0       	rjmp	.+14     	; 0x1688 <vfprintf+0x1a0>
    167a:	1a c0       	rjmp	.+52     	; 0x16b0 <vfprintf+0x1c8>
    167c:	b3 01       	movw	r22, r6
    167e:	80 e2       	ldi	r24, 0x20	; 32
    1680:	90 e0       	ldi	r25, 0x00	; 0
    1682:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    1686:	ca 94       	dec	r12
    1688:	8c 2d       	mov	r24, r12
    168a:	90 e0       	ldi	r25, 0x00	; 0
    168c:	08 17       	cp	r16, r24
    168e:	19 07       	cpc	r17, r25
    1690:	a8 f3       	brcs	.-22     	; 0x167c <vfprintf+0x194>
    1692:	0e c0       	rjmp	.+28     	; 0x16b0 <vfprintf+0x1c8>
    1694:	f7 01       	movw	r30, r14
    1696:	d7 fc       	sbrc	r13, 7
    1698:	85 91       	lpm	r24, Z+
    169a:	d7 fe       	sbrs	r13, 7
    169c:	81 91       	ld	r24, Z+
    169e:	7f 01       	movw	r14, r30
    16a0:	b3 01       	movw	r22, r6
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    16a8:	c1 10       	cpse	r12, r1
    16aa:	ca 94       	dec	r12
    16ac:	01 50       	subi	r16, 0x01	; 1
    16ae:	10 40       	sbci	r17, 0x00	; 0
    16b0:	01 15       	cp	r16, r1
    16b2:	11 05       	cpc	r17, r1
    16b4:	79 f7       	brne	.-34     	; 0x1694 <vfprintf+0x1ac>
    16b6:	ec c0       	rjmp	.+472    	; 0x1890 <vfprintf+0x3a8>
    16b8:	94 36       	cpi	r25, 0x64	; 100
    16ba:	11 f0       	breq	.+4      	; 0x16c0 <vfprintf+0x1d8>
    16bc:	99 36       	cpi	r25, 0x69	; 105
    16be:	71 f5       	brne	.+92     	; 0x171c <vfprintf+0x234>
    16c0:	d7 fe       	sbrs	r13, 7
    16c2:	08 c0       	rjmp	.+16     	; 0x16d4 <vfprintf+0x1ec>
    16c4:	f5 01       	movw	r30, r10
    16c6:	e0 80       	ld	r14, Z
    16c8:	f1 80       	ldd	r15, Z+1	; 0x01
    16ca:	02 81       	ldd	r16, Z+2	; 0x02
    16cc:	13 81       	ldd	r17, Z+3	; 0x03
    16ce:	44 e0       	ldi	r20, 0x04	; 4
    16d0:	50 e0       	ldi	r21, 0x00	; 0
    16d2:	0a c0       	rjmp	.+20     	; 0x16e8 <vfprintf+0x200>
    16d4:	f5 01       	movw	r30, r10
    16d6:	80 81       	ld	r24, Z
    16d8:	91 81       	ldd	r25, Z+1	; 0x01
    16da:	7c 01       	movw	r14, r24
    16dc:	00 27       	eor	r16, r16
    16de:	f7 fc       	sbrc	r15, 7
    16e0:	00 95       	com	r16
    16e2:	10 2f       	mov	r17, r16
    16e4:	42 e0       	ldi	r20, 0x02	; 2
    16e6:	50 e0       	ldi	r21, 0x00	; 0
    16e8:	a4 0e       	add	r10, r20
    16ea:	b5 1e       	adc	r11, r21
    16ec:	5f e6       	ldi	r21, 0x6F	; 111
    16ee:	d5 22       	and	r13, r21
    16f0:	17 ff       	sbrs	r17, 7
    16f2:	0a c0       	rjmp	.+20     	; 0x1708 <vfprintf+0x220>
    16f4:	10 95       	com	r17
    16f6:	00 95       	com	r16
    16f8:	f0 94       	com	r15
    16fa:	e0 94       	com	r14
    16fc:	e1 1c       	adc	r14, r1
    16fe:	f1 1c       	adc	r15, r1
    1700:	01 1d       	adc	r16, r1
    1702:	11 1d       	adc	r17, r1
    1704:	80 e8       	ldi	r24, 0x80	; 128
    1706:	d8 2a       	or	r13, r24
    1708:	2a e0       	ldi	r18, 0x0A	; 10
    170a:	30 e0       	ldi	r19, 0x00	; 0
    170c:	a1 01       	movw	r20, r2
    170e:	c8 01       	movw	r24, r16
    1710:	b7 01       	movw	r22, r14
    1712:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <__ultoa_invert>
    1716:	f8 2e       	mov	r15, r24
    1718:	f2 18       	sub	r15, r2
    171a:	40 c0       	rjmp	.+128    	; 0x179c <vfprintf+0x2b4>
    171c:	95 37       	cpi	r25, 0x75	; 117
    171e:	29 f4       	brne	.+10     	; 0x172a <vfprintf+0x242>
    1720:	1d 2d       	mov	r17, r13
    1722:	1f 7e       	andi	r17, 0xEF	; 239
    1724:	2a e0       	ldi	r18, 0x0A	; 10
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	1d c0       	rjmp	.+58     	; 0x1764 <vfprintf+0x27c>
    172a:	1d 2d       	mov	r17, r13
    172c:	19 7f       	andi	r17, 0xF9	; 249
    172e:	9f 36       	cpi	r25, 0x6F	; 111
    1730:	61 f0       	breq	.+24     	; 0x174a <vfprintf+0x262>
    1732:	90 37       	cpi	r25, 0x70	; 112
    1734:	20 f4       	brcc	.+8      	; 0x173e <vfprintf+0x256>
    1736:	98 35       	cpi	r25, 0x58	; 88
    1738:	09 f0       	breq	.+2      	; 0x173c <vfprintf+0x254>
    173a:	ad c0       	rjmp	.+346    	; 0x1896 <vfprintf+0x3ae>
    173c:	0f c0       	rjmp	.+30     	; 0x175c <vfprintf+0x274>
    173e:	90 37       	cpi	r25, 0x70	; 112
    1740:	39 f0       	breq	.+14     	; 0x1750 <vfprintf+0x268>
    1742:	98 37       	cpi	r25, 0x78	; 120
    1744:	09 f0       	breq	.+2      	; 0x1748 <vfprintf+0x260>
    1746:	a7 c0       	rjmp	.+334    	; 0x1896 <vfprintf+0x3ae>
    1748:	04 c0       	rjmp	.+8      	; 0x1752 <vfprintf+0x26a>
    174a:	28 e0       	ldi	r18, 0x08	; 8
    174c:	30 e0       	ldi	r19, 0x00	; 0
    174e:	0a c0       	rjmp	.+20     	; 0x1764 <vfprintf+0x27c>
    1750:	10 61       	ori	r17, 0x10	; 16
    1752:	14 fd       	sbrc	r17, 4
    1754:	14 60       	ori	r17, 0x04	; 4
    1756:	20 e1       	ldi	r18, 0x10	; 16
    1758:	30 e0       	ldi	r19, 0x00	; 0
    175a:	04 c0       	rjmp	.+8      	; 0x1764 <vfprintf+0x27c>
    175c:	14 fd       	sbrc	r17, 4
    175e:	16 60       	ori	r17, 0x06	; 6
    1760:	20 e1       	ldi	r18, 0x10	; 16
    1762:	32 e0       	ldi	r19, 0x02	; 2
    1764:	17 ff       	sbrs	r17, 7
    1766:	08 c0       	rjmp	.+16     	; 0x1778 <vfprintf+0x290>
    1768:	f5 01       	movw	r30, r10
    176a:	60 81       	ld	r22, Z
    176c:	71 81       	ldd	r23, Z+1	; 0x01
    176e:	82 81       	ldd	r24, Z+2	; 0x02
    1770:	93 81       	ldd	r25, Z+3	; 0x03
    1772:	44 e0       	ldi	r20, 0x04	; 4
    1774:	50 e0       	ldi	r21, 0x00	; 0
    1776:	08 c0       	rjmp	.+16     	; 0x1788 <vfprintf+0x2a0>
    1778:	f5 01       	movw	r30, r10
    177a:	80 81       	ld	r24, Z
    177c:	91 81       	ldd	r25, Z+1	; 0x01
    177e:	bc 01       	movw	r22, r24
    1780:	80 e0       	ldi	r24, 0x00	; 0
    1782:	90 e0       	ldi	r25, 0x00	; 0
    1784:	42 e0       	ldi	r20, 0x02	; 2
    1786:	50 e0       	ldi	r21, 0x00	; 0
    1788:	a4 0e       	add	r10, r20
    178a:	b5 1e       	adc	r11, r21
    178c:	a1 01       	movw	r20, r2
    178e:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <__ultoa_invert>
    1792:	f8 2e       	mov	r15, r24
    1794:	f2 18       	sub	r15, r2
    1796:	8f e7       	ldi	r24, 0x7F	; 127
    1798:	d8 2e       	mov	r13, r24
    179a:	d1 22       	and	r13, r17
    179c:	d6 fe       	sbrs	r13, 6
    179e:	0b c0       	rjmp	.+22     	; 0x17b6 <vfprintf+0x2ce>
    17a0:	5e ef       	ldi	r21, 0xFE	; 254
    17a2:	d5 22       	and	r13, r21
    17a4:	f9 14       	cp	r15, r9
    17a6:	38 f4       	brcc	.+14     	; 0x17b6 <vfprintf+0x2ce>
    17a8:	d4 fe       	sbrs	r13, 4
    17aa:	07 c0       	rjmp	.+14     	; 0x17ba <vfprintf+0x2d2>
    17ac:	d2 fc       	sbrc	r13, 2
    17ae:	05 c0       	rjmp	.+10     	; 0x17ba <vfprintf+0x2d2>
    17b0:	8f ee       	ldi	r24, 0xEF	; 239
    17b2:	d8 22       	and	r13, r24
    17b4:	02 c0       	rjmp	.+4      	; 0x17ba <vfprintf+0x2d2>
    17b6:	1f 2d       	mov	r17, r15
    17b8:	01 c0       	rjmp	.+2      	; 0x17bc <vfprintf+0x2d4>
    17ba:	19 2d       	mov	r17, r9
    17bc:	d4 fe       	sbrs	r13, 4
    17be:	0d c0       	rjmp	.+26     	; 0x17da <vfprintf+0x2f2>
    17c0:	fe 01       	movw	r30, r28
    17c2:	ef 0d       	add	r30, r15
    17c4:	f1 1d       	adc	r31, r1
    17c6:	80 81       	ld	r24, Z
    17c8:	80 33       	cpi	r24, 0x30	; 48
    17ca:	19 f4       	brne	.+6      	; 0x17d2 <vfprintf+0x2ea>
    17cc:	99 ee       	ldi	r25, 0xE9	; 233
    17ce:	d9 22       	and	r13, r25
    17d0:	08 c0       	rjmp	.+16     	; 0x17e2 <vfprintf+0x2fa>
    17d2:	1f 5f       	subi	r17, 0xFF	; 255
    17d4:	d2 fe       	sbrs	r13, 2
    17d6:	05 c0       	rjmp	.+10     	; 0x17e2 <vfprintf+0x2fa>
    17d8:	03 c0       	rjmp	.+6      	; 0x17e0 <vfprintf+0x2f8>
    17da:	8d 2d       	mov	r24, r13
    17dc:	86 78       	andi	r24, 0x86	; 134
    17de:	09 f0       	breq	.+2      	; 0x17e2 <vfprintf+0x2fa>
    17e0:	1f 5f       	subi	r17, 0xFF	; 255
    17e2:	0d 2d       	mov	r16, r13
    17e4:	d3 fc       	sbrc	r13, 3
    17e6:	14 c0       	rjmp	.+40     	; 0x1810 <vfprintf+0x328>
    17e8:	d0 fe       	sbrs	r13, 0
    17ea:	0f c0       	rjmp	.+30     	; 0x180a <vfprintf+0x322>
    17ec:	1c 15       	cp	r17, r12
    17ee:	10 f0       	brcs	.+4      	; 0x17f4 <vfprintf+0x30c>
    17f0:	9f 2c       	mov	r9, r15
    17f2:	0b c0       	rjmp	.+22     	; 0x180a <vfprintf+0x322>
    17f4:	9f 2c       	mov	r9, r15
    17f6:	9c 0c       	add	r9, r12
    17f8:	91 1a       	sub	r9, r17
    17fa:	1c 2d       	mov	r17, r12
    17fc:	06 c0       	rjmp	.+12     	; 0x180a <vfprintf+0x322>
    17fe:	b3 01       	movw	r22, r6
    1800:	80 e2       	ldi	r24, 0x20	; 32
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    1808:	1f 5f       	subi	r17, 0xFF	; 255
    180a:	1c 15       	cp	r17, r12
    180c:	c0 f3       	brcs	.-16     	; 0x17fe <vfprintf+0x316>
    180e:	04 c0       	rjmp	.+8      	; 0x1818 <vfprintf+0x330>
    1810:	1c 15       	cp	r17, r12
    1812:	10 f4       	brcc	.+4      	; 0x1818 <vfprintf+0x330>
    1814:	c1 1a       	sub	r12, r17
    1816:	01 c0       	rjmp	.+2      	; 0x181a <vfprintf+0x332>
    1818:	cc 24       	eor	r12, r12
    181a:	04 ff       	sbrs	r16, 4
    181c:	10 c0       	rjmp	.+32     	; 0x183e <vfprintf+0x356>
    181e:	b3 01       	movw	r22, r6
    1820:	80 e3       	ldi	r24, 0x30	; 48
    1822:	90 e0       	ldi	r25, 0x00	; 0
    1824:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    1828:	02 ff       	sbrs	r16, 2
    182a:	1e c0       	rjmp	.+60     	; 0x1868 <vfprintf+0x380>
    182c:	01 fd       	sbrc	r16, 1
    182e:	03 c0       	rjmp	.+6      	; 0x1836 <vfprintf+0x34e>
    1830:	88 e7       	ldi	r24, 0x78	; 120
    1832:	90 e0       	ldi	r25, 0x00	; 0
    1834:	02 c0       	rjmp	.+4      	; 0x183a <vfprintf+0x352>
    1836:	88 e5       	ldi	r24, 0x58	; 88
    1838:	90 e0       	ldi	r25, 0x00	; 0
    183a:	b3 01       	movw	r22, r6
    183c:	0c c0       	rjmp	.+24     	; 0x1856 <vfprintf+0x36e>
    183e:	80 2f       	mov	r24, r16
    1840:	86 78       	andi	r24, 0x86	; 134
    1842:	91 f0       	breq	.+36     	; 0x1868 <vfprintf+0x380>
    1844:	01 ff       	sbrs	r16, 1
    1846:	02 c0       	rjmp	.+4      	; 0x184c <vfprintf+0x364>
    1848:	8b e2       	ldi	r24, 0x2B	; 43
    184a:	01 c0       	rjmp	.+2      	; 0x184e <vfprintf+0x366>
    184c:	80 e2       	ldi	r24, 0x20	; 32
    184e:	d7 fc       	sbrc	r13, 7
    1850:	8d e2       	ldi	r24, 0x2D	; 45
    1852:	b3 01       	movw	r22, r6
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    185a:	06 c0       	rjmp	.+12     	; 0x1868 <vfprintf+0x380>
    185c:	b3 01       	movw	r22, r6
    185e:	80 e3       	ldi	r24, 0x30	; 48
    1860:	90 e0       	ldi	r25, 0x00	; 0
    1862:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    1866:	9a 94       	dec	r9
    1868:	f9 14       	cp	r15, r9
    186a:	c0 f3       	brcs	.-16     	; 0x185c <vfprintf+0x374>
    186c:	fa 94       	dec	r15
    186e:	f1 01       	movw	r30, r2
    1870:	ef 0d       	add	r30, r15
    1872:	f1 1d       	adc	r31, r1
    1874:	b3 01       	movw	r22, r6
    1876:	80 81       	ld	r24, Z
    1878:	90 e0       	ldi	r25, 0x00	; 0
    187a:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    187e:	ff 20       	and	r15, r15
    1880:	a9 f7       	brne	.-22     	; 0x186c <vfprintf+0x384>
    1882:	06 c0       	rjmp	.+12     	; 0x1890 <vfprintf+0x3a8>
    1884:	b3 01       	movw	r22, r6
    1886:	80 e2       	ldi	r24, 0x20	; 32
    1888:	90 e0       	ldi	r25, 0x00	; 0
    188a:	0e 94 4b 0f 	call	0x1e96	; 0x1e96 <fputc>
    188e:	ca 94       	dec	r12
    1890:	cc 20       	and	r12, r12
    1892:	c1 f7       	brne	.-16     	; 0x1884 <vfprintf+0x39c>
    1894:	41 ce       	rjmp	.-894    	; 0x1518 <vfprintf+0x30>
    1896:	f3 01       	movw	r30, r6
    1898:	66 81       	ldd	r22, Z+6	; 0x06
    189a:	77 81       	ldd	r23, Z+7	; 0x07
    189c:	cb 01       	movw	r24, r22
    189e:	2b 96       	adiw	r28, 0x0b	; 11
    18a0:	e2 e1       	ldi	r30, 0x12	; 18
    18a2:	0c 94 3d 10 	jmp	0x207a	; 0x207a <__epilogue_restores__>

000018a6 <putval>:
    18a6:	fc 01       	movw	r30, r24
    18a8:	20 fd       	sbrc	r18, 0
    18aa:	08 c0       	rjmp	.+16     	; 0x18bc <putval+0x16>
    18ac:	23 fd       	sbrc	r18, 3
    18ae:	05 c0       	rjmp	.+10     	; 0x18ba <putval+0x14>
    18b0:	22 ff       	sbrs	r18, 2
    18b2:	02 c0       	rjmp	.+4      	; 0x18b8 <putval+0x12>
    18b4:	73 83       	std	Z+3, r23	; 0x03
    18b6:	62 83       	std	Z+2, r22	; 0x02
    18b8:	51 83       	std	Z+1, r21	; 0x01
    18ba:	40 83       	st	Z, r20
    18bc:	08 95       	ret

000018be <mulacc>:
    18be:	ef 92       	push	r14
    18c0:	ff 92       	push	r15
    18c2:	0f 93       	push	r16
    18c4:	1f 93       	push	r17
    18c6:	44 ff       	sbrs	r20, 4
    18c8:	02 c0       	rjmp	.+4      	; 0x18ce <mulacc+0x10>
    18ca:	33 e0       	ldi	r19, 0x03	; 3
    18cc:	11 c0       	rjmp	.+34     	; 0x18f0 <mulacc+0x32>
    18ce:	46 ff       	sbrs	r20, 6
    18d0:	02 c0       	rjmp	.+4      	; 0x18d6 <mulacc+0x18>
    18d2:	34 e0       	ldi	r19, 0x04	; 4
    18d4:	0d c0       	rjmp	.+26     	; 0x18f0 <mulacc+0x32>
    18d6:	db 01       	movw	r26, r22
    18d8:	fc 01       	movw	r30, r24
    18da:	aa 0f       	add	r26, r26
    18dc:	bb 1f       	adc	r27, r27
    18de:	ee 1f       	adc	r30, r30
    18e0:	ff 1f       	adc	r31, r31
    18e2:	10 94       	com	r1
    18e4:	d1 f7       	brne	.-12     	; 0x18da <mulacc+0x1c>
    18e6:	6a 0f       	add	r22, r26
    18e8:	7b 1f       	adc	r23, r27
    18ea:	8e 1f       	adc	r24, r30
    18ec:	9f 1f       	adc	r25, r31
    18ee:	31 e0       	ldi	r19, 0x01	; 1
    18f0:	66 0f       	add	r22, r22
    18f2:	77 1f       	adc	r23, r23
    18f4:	88 1f       	adc	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	31 50       	subi	r19, 0x01	; 1
    18fa:	d1 f7       	brne	.-12     	; 0x18f0 <mulacc+0x32>
    18fc:	7b 01       	movw	r14, r22
    18fe:	8c 01       	movw	r16, r24
    1900:	e2 0e       	add	r14, r18
    1902:	f1 1c       	adc	r15, r1
    1904:	01 1d       	adc	r16, r1
    1906:	11 1d       	adc	r17, r1
    1908:	a8 01       	movw	r20, r16
    190a:	97 01       	movw	r18, r14
    190c:	b7 01       	movw	r22, r14
    190e:	ca 01       	movw	r24, r20
    1910:	1f 91       	pop	r17
    1912:	0f 91       	pop	r16
    1914:	ff 90       	pop	r15
    1916:	ef 90       	pop	r14
    1918:	08 95       	ret

0000191a <skip_spaces>:
    191a:	0f 93       	push	r16
    191c:	1f 93       	push	r17
    191e:	cf 93       	push	r28
    1920:	df 93       	push	r29
    1922:	8c 01       	movw	r16, r24
    1924:	c8 01       	movw	r24, r16
    1926:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    192a:	ec 01       	movw	r28, r24
    192c:	97 fd       	sbrc	r25, 7
    192e:	08 c0       	rjmp	.+16     	; 0x1940 <skip_spaces+0x26>
    1930:	0e 94 16 10 	call	0x202c	; 0x202c <isspace>
    1934:	89 2b       	or	r24, r25
    1936:	b1 f7       	brne	.-20     	; 0x1924 <skip_spaces+0xa>
    1938:	b8 01       	movw	r22, r16
    193a:	ce 01       	movw	r24, r28
    193c:	0e 94 77 0f 	call	0x1eee	; 0x1eee <ungetc>
    1940:	ce 01       	movw	r24, r28
    1942:	df 91       	pop	r29
    1944:	cf 91       	pop	r28
    1946:	1f 91       	pop	r17
    1948:	0f 91       	pop	r16
    194a:	08 95       	ret

0000194c <conv_int>:
    194c:	a0 e0       	ldi	r26, 0x00	; 0
    194e:	b0 e0       	ldi	r27, 0x00	; 0
    1950:	ec ea       	ldi	r30, 0xAC	; 172
    1952:	fc e0       	ldi	r31, 0x0C	; 12
    1954:	0c 94 29 10 	jmp	0x2052	; 0x2052 <__prologue_saves__+0x10>
    1958:	ec 01       	movw	r28, r24
    195a:	c6 2e       	mov	r12, r22
    195c:	5a 01       	movw	r10, r20
    195e:	12 2f       	mov	r17, r18
    1960:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1964:	ac 01       	movw	r20, r24
    1966:	8b 32       	cpi	r24, 0x2B	; 43
    1968:	19 f0       	breq	.+6      	; 0x1970 <conv_int+0x24>
    196a:	8d 32       	cpi	r24, 0x2D	; 45
    196c:	51 f4       	brne	.+20     	; 0x1982 <conv_int+0x36>
    196e:	10 68       	ori	r17, 0x80	; 128
    1970:	ca 94       	dec	r12
    1972:	09 f4       	brne	.+2      	; 0x1976 <conv_int+0x2a>
    1974:	6d c0       	rjmp	.+218    	; 0x1a50 <conv_int+0x104>
    1976:	ce 01       	movw	r24, r28
    1978:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    197c:	ac 01       	movw	r20, r24
    197e:	97 fd       	sbrc	r25, 7
    1980:	67 c0       	rjmp	.+206    	; 0x1a50 <conv_int+0x104>
    1982:	6d ef       	ldi	r22, 0xFD	; 253
    1984:	d6 2e       	mov	r13, r22
    1986:	d1 22       	and	r13, r17
    1988:	8d 2d       	mov	r24, r13
    198a:	80 73       	andi	r24, 0x30	; 48
    198c:	01 f5       	brne	.+64     	; 0x19ce <conv_int+0x82>
    198e:	40 33       	cpi	r20, 0x30	; 48
    1990:	f1 f4       	brne	.+60     	; 0x19ce <conv_int+0x82>
    1992:	ca 94       	dec	r12
    1994:	09 f4       	brne	.+2      	; 0x1998 <conv_int+0x4c>
    1996:	47 c0       	rjmp	.+142    	; 0x1a26 <conv_int+0xda>
    1998:	ce 01       	movw	r24, r28
    199a:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    199e:	ac 01       	movw	r20, r24
    19a0:	97 fd       	sbrc	r25, 7
    19a2:	41 c0       	rjmp	.+130    	; 0x1a26 <conv_int+0xda>
    19a4:	82 e0       	ldi	r24, 0x02	; 2
    19a6:	d8 2a       	or	r13, r24
    19a8:	48 37       	cpi	r20, 0x78	; 120
    19aa:	11 f0       	breq	.+4      	; 0x19b0 <conv_int+0x64>
    19ac:	48 35       	cpi	r20, 0x58	; 88
    19ae:	59 f4       	brne	.+22     	; 0x19c6 <conv_int+0x7a>
    19b0:	80 e4       	ldi	r24, 0x40	; 64
    19b2:	d8 2a       	or	r13, r24
    19b4:	ca 94       	dec	r12
    19b6:	b9 f1       	breq	.+110    	; 0x1a26 <conv_int+0xda>
    19b8:	ce 01       	movw	r24, r28
    19ba:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    19be:	ac 01       	movw	r20, r24
    19c0:	99 23       	and	r25, r25
    19c2:	2c f4       	brge	.+10     	; 0x19ce <conv_int+0x82>
    19c4:	30 c0       	rjmp	.+96     	; 0x1a26 <conv_int+0xda>
    19c6:	d6 fc       	sbrc	r13, 6
    19c8:	02 c0       	rjmp	.+4      	; 0x19ce <conv_int+0x82>
    19ca:	80 e1       	ldi	r24, 0x10	; 16
    19cc:	d8 2a       	or	r13, r24
    19ce:	ee 24       	eor	r14, r14
    19d0:	ff 24       	eor	r15, r15
    19d2:	87 01       	movw	r16, r14
    19d4:	24 2f       	mov	r18, r20
    19d6:	20 53       	subi	r18, 0x30	; 48
    19d8:	28 30       	cpi	r18, 0x08	; 8
    19da:	88 f0       	brcs	.+34     	; 0x19fe <conv_int+0xb2>
    19dc:	d4 fc       	sbrc	r13, 4
    19de:	09 c0       	rjmp	.+18     	; 0x19f2 <conv_int+0xa6>
    19e0:	2a 30       	cpi	r18, 0x0A	; 10
    19e2:	68 f0       	brcs	.+26     	; 0x19fe <conv_int+0xb2>
    19e4:	d6 fe       	sbrs	r13, 6
    19e6:	05 c0       	rjmp	.+10     	; 0x19f2 <conv_int+0xa6>
    19e8:	2f 7d       	andi	r18, 0xDF	; 223
    19ea:	82 2f       	mov	r24, r18
    19ec:	81 51       	subi	r24, 0x11	; 17
    19ee:	86 30       	cpi	r24, 0x06	; 6
    19f0:	28 f0       	brcs	.+10     	; 0x19fc <conv_int+0xb0>
    19f2:	be 01       	movw	r22, r28
    19f4:	ca 01       	movw	r24, r20
    19f6:	0e 94 77 0f 	call	0x1eee	; 0x1eee <ungetc>
    19fa:	12 c0       	rjmp	.+36     	; 0x1a20 <conv_int+0xd4>
    19fc:	27 50       	subi	r18, 0x07	; 7
    19fe:	4d 2d       	mov	r20, r13
    1a00:	c8 01       	movw	r24, r16
    1a02:	b7 01       	movw	r22, r14
    1a04:	0e 94 5f 0c 	call	0x18be	; 0x18be <mulacc>
    1a08:	7b 01       	movw	r14, r22
    1a0a:	8c 01       	movw	r16, r24
    1a0c:	82 e0       	ldi	r24, 0x02	; 2
    1a0e:	d8 2a       	or	r13, r24
    1a10:	ca 94       	dec	r12
    1a12:	61 f0       	breq	.+24     	; 0x1a2c <conv_int+0xe0>
    1a14:	ce 01       	movw	r24, r28
    1a16:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1a1a:	ac 01       	movw	r20, r24
    1a1c:	97 ff       	sbrs	r25, 7
    1a1e:	da cf       	rjmp	.-76     	; 0x19d4 <conv_int+0x88>
    1a20:	d1 fc       	sbrc	r13, 1
    1a22:	04 c0       	rjmp	.+8      	; 0x1a2c <conv_int+0xe0>
    1a24:	15 c0       	rjmp	.+42     	; 0x1a50 <conv_int+0x104>
    1a26:	ee 24       	eor	r14, r14
    1a28:	ff 24       	eor	r15, r15
    1a2a:	87 01       	movw	r16, r14
    1a2c:	d7 fe       	sbrs	r13, 7
    1a2e:	08 c0       	rjmp	.+16     	; 0x1a40 <conv_int+0xf4>
    1a30:	10 95       	com	r17
    1a32:	00 95       	com	r16
    1a34:	f0 94       	com	r15
    1a36:	e0 94       	com	r14
    1a38:	e1 1c       	adc	r14, r1
    1a3a:	f1 1c       	adc	r15, r1
    1a3c:	01 1d       	adc	r16, r1
    1a3e:	11 1d       	adc	r17, r1
    1a40:	2d 2d       	mov	r18, r13
    1a42:	b8 01       	movw	r22, r16
    1a44:	a7 01       	movw	r20, r14
    1a46:	c5 01       	movw	r24, r10
    1a48:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <putval>
    1a4c:	81 e0       	ldi	r24, 0x01	; 1
    1a4e:	01 c0       	rjmp	.+2      	; 0x1a52 <conv_int+0x106>
    1a50:	80 e0       	ldi	r24, 0x00	; 0
    1a52:	cd b7       	in	r28, 0x3d	; 61
    1a54:	de b7       	in	r29, 0x3e	; 62
    1a56:	ea e0       	ldi	r30, 0x0A	; 10
    1a58:	0c 94 45 10 	jmp	0x208a	; 0x208a <__epilogue_restores__+0x10>

00001a5c <conv_brk>:
    1a5c:	a0 e2       	ldi	r26, 0x20	; 32
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e4 e3       	ldi	r30, 0x34	; 52
    1a62:	fd e0       	ldi	r31, 0x0D	; 13
    1a64:	0c 94 25 10 	jmp	0x204a	; 0x204a <__prologue_saves__+0x8>
    1a68:	6c 01       	movw	r12, r24
    1a6a:	a6 2e       	mov	r10, r22
    1a6c:	8a 01       	movw	r16, r20
    1a6e:	79 01       	movw	r14, r18
    1a70:	fe 01       	movw	r30, r28
    1a72:	31 96       	adiw	r30, 0x01	; 1
    1a74:	80 e2       	ldi	r24, 0x20	; 32
    1a76:	df 01       	movw	r26, r30
    1a78:	1d 92       	st	X+, r1
    1a7a:	8a 95       	dec	r24
    1a7c:	e9 f7       	brne	.-6      	; 0x1a78 <conv_brk+0x1c>
    1a7e:	70 e0       	ldi	r23, 0x00	; 0
    1a80:	30 e0       	ldi	r19, 0x00	; 0
    1a82:	60 e0       	ldi	r22, 0x00	; 0
    1a84:	40 e0       	ldi	r20, 0x00	; 0
    1a86:	50 e0       	ldi	r21, 0x00	; 0
    1a88:	4f 01       	movw	r8, r30
    1a8a:	a1 e0       	ldi	r26, 0x01	; 1
    1a8c:	b0 e0       	ldi	r27, 0x00	; 0
    1a8e:	f6 01       	movw	r30, r12
    1a90:	83 81       	ldd	r24, Z+3	; 0x03
    1a92:	f7 01       	movw	r30, r14
    1a94:	83 fd       	sbrc	r24, 3
    1a96:	25 91       	lpm	r18, Z+
    1a98:	83 ff       	sbrs	r24, 3
    1a9a:	21 91       	ld	r18, Z+
    1a9c:	7f 01       	movw	r14, r30
    1a9e:	22 23       	and	r18, r18
    1aa0:	09 f4       	brne	.+2      	; 0x1aa4 <conv_brk+0x48>
    1aa2:	7e c0       	rjmp	.+252    	; 0x1ba0 <conv_brk+0x144>
    1aa4:	2e 35       	cpi	r18, 0x5E	; 94
    1aa6:	19 f4       	brne	.+6      	; 0x1aae <conv_brk+0x52>
    1aa8:	41 15       	cp	r20, r1
    1aaa:	51 05       	cpc	r21, r1
    1aac:	69 f1       	breq	.+90     	; 0x1b08 <conv_brk+0xac>
    1aae:	87 2f       	mov	r24, r23
    1ab0:	90 e0       	ldi	r25, 0x00	; 0
    1ab2:	84 17       	cp	r24, r20
    1ab4:	95 07       	cpc	r25, r21
    1ab6:	44 f4       	brge	.+16     	; 0x1ac8 <conv_brk+0x6c>
    1ab8:	2d 35       	cpi	r18, 0x5D	; 93
    1aba:	51 f1       	breq	.+84     	; 0x1b10 <conv_brk+0xb4>
    1abc:	2d 32       	cpi	r18, 0x2D	; 45
    1abe:	21 f4       	brne	.+8      	; 0x1ac8 <conv_brk+0x6c>
    1ac0:	33 23       	and	r19, r19
    1ac2:	29 f4       	brne	.+10     	; 0x1ace <conv_brk+0x72>
    1ac4:	31 e0       	ldi	r19, 0x01	; 1
    1ac6:	21 c0       	rjmp	.+66     	; 0x1b0a <conv_brk+0xae>
    1ac8:	33 23       	and	r19, r19
    1aca:	09 f4       	brne	.+2      	; 0x1ace <conv_brk+0x72>
    1acc:	62 2f       	mov	r22, r18
    1ace:	32 2f       	mov	r19, r18
    1ad0:	83 2f       	mov	r24, r19
    1ad2:	86 95       	lsr	r24
    1ad4:	86 95       	lsr	r24
    1ad6:	86 95       	lsr	r24
    1ad8:	f4 01       	movw	r30, r8
    1ada:	e8 0f       	add	r30, r24
    1adc:	f1 1d       	adc	r31, r1
    1ade:	83 2f       	mov	r24, r19
    1ae0:	87 70       	andi	r24, 0x07	; 7
    1ae2:	3d 01       	movw	r6, r26
    1ae4:	02 c0       	rjmp	.+4      	; 0x1aea <conv_brk+0x8e>
    1ae6:	66 0c       	add	r6, r6
    1ae8:	77 1c       	adc	r7, r7
    1aea:	8a 95       	dec	r24
    1aec:	e2 f7       	brpl	.-8      	; 0x1ae6 <conv_brk+0x8a>
    1aee:	20 81       	ld	r18, Z
    1af0:	26 29       	or	r18, r6
    1af2:	20 83       	st	Z, r18
    1af4:	36 17       	cp	r19, r22
    1af6:	11 f4       	brne	.+4      	; 0x1afc <conv_brk+0xa0>
    1af8:	30 e0       	ldi	r19, 0x00	; 0
    1afa:	07 c0       	rjmp	.+14     	; 0x1b0a <conv_brk+0xae>
    1afc:	36 17       	cp	r19, r22
    1afe:	10 f4       	brcc	.+4      	; 0x1b04 <conv_brk+0xa8>
    1b00:	3f 5f       	subi	r19, 0xFF	; 255
    1b02:	e6 cf       	rjmp	.-52     	; 0x1ad0 <conv_brk+0x74>
    1b04:	31 50       	subi	r19, 0x01	; 1
    1b06:	e4 cf       	rjmp	.-56     	; 0x1ad0 <conv_brk+0x74>
    1b08:	71 e0       	ldi	r23, 0x01	; 1
    1b0a:	4f 5f       	subi	r20, 0xFF	; 255
    1b0c:	5f 4f       	sbci	r21, 0xFF	; 255
    1b0e:	bf cf       	rjmp	.-130    	; 0x1a8e <conv_brk+0x32>
    1b10:	33 23       	and	r19, r19
    1b12:	19 f0       	breq	.+6      	; 0x1b1a <conv_brk+0xbe>
    1b14:	8e 81       	ldd	r24, Y+6	; 0x06
    1b16:	80 62       	ori	r24, 0x20	; 32
    1b18:	8e 83       	std	Y+6, r24	; 0x06
    1b1a:	77 23       	and	r23, r23
    1b1c:	59 f0       	breq	.+22     	; 0x1b34 <conv_brk+0xd8>
    1b1e:	fe 01       	movw	r30, r28
    1b20:	31 96       	adiw	r30, 0x01	; 1
    1b22:	9e 01       	movw	r18, r28
    1b24:	2f 5d       	subi	r18, 0xDF	; 223
    1b26:	3f 4f       	sbci	r19, 0xFF	; 255
    1b28:	80 81       	ld	r24, Z
    1b2a:	80 95       	com	r24
    1b2c:	81 93       	st	Z+, r24
    1b2e:	e2 17       	cp	r30, r18
    1b30:	f3 07       	cpc	r31, r19
    1b32:	d1 f7       	brne	.-12     	; 0x1b28 <conv_brk+0xcc>
    1b34:	bb 24       	eor	r11, r11
    1b36:	b3 94       	inc	r11
    1b38:	4e 01       	movw	r8, r28
    1b3a:	08 94       	sec
    1b3c:	81 1c       	adc	r8, r1
    1b3e:	91 1c       	adc	r9, r1
    1b40:	c6 01       	movw	r24, r12
    1b42:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1b46:	ac 01       	movw	r20, r24
    1b48:	97 fd       	sbrc	r25, 7
    1b4a:	22 c0       	rjmp	.+68     	; 0x1b90 <conv_brk+0x134>
    1b4c:	86 95       	lsr	r24
    1b4e:	86 95       	lsr	r24
    1b50:	86 95       	lsr	r24
    1b52:	f4 01       	movw	r30, r8
    1b54:	e8 0f       	add	r30, r24
    1b56:	f1 1d       	adc	r31, r1
    1b58:	80 81       	ld	r24, Z
    1b5a:	90 e0       	ldi	r25, 0x00	; 0
    1b5c:	9a 01       	movw	r18, r20
    1b5e:	27 70       	andi	r18, 0x07	; 7
    1b60:	30 70       	andi	r19, 0x00	; 0
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <conv_brk+0x10c>
    1b64:	95 95       	asr	r25
    1b66:	87 95       	ror	r24
    1b68:	2a 95       	dec	r18
    1b6a:	e2 f7       	brpl	.-8      	; 0x1b64 <conv_brk+0x108>
    1b6c:	80 fd       	sbrc	r24, 0
    1b6e:	05 c0       	rjmp	.+10     	; 0x1b7a <conv_brk+0x11e>
    1b70:	b6 01       	movw	r22, r12
    1b72:	ca 01       	movw	r24, r20
    1b74:	0e 94 77 0f 	call	0x1eee	; 0x1eee <ungetc>
    1b78:	0b c0       	rjmp	.+22     	; 0x1b90 <conv_brk+0x134>
    1b7a:	01 15       	cp	r16, r1
    1b7c:	11 05       	cpc	r17, r1
    1b7e:	19 f0       	breq	.+6      	; 0x1b86 <conv_brk+0x12a>
    1b80:	d8 01       	movw	r26, r16
    1b82:	4d 93       	st	X+, r20
    1b84:	8d 01       	movw	r16, r26
    1b86:	aa 94       	dec	r10
    1b88:	bb 24       	eor	r11, r11
    1b8a:	aa 20       	and	r10, r10
    1b8c:	c9 f6       	brne	.-78     	; 0x1b40 <conv_brk+0xe4>
    1b8e:	02 c0       	rjmp	.+4      	; 0x1b94 <conv_brk+0x138>
    1b90:	bb 20       	and	r11, r11
    1b92:	31 f4       	brne	.+12     	; 0x1ba0 <conv_brk+0x144>
    1b94:	01 15       	cp	r16, r1
    1b96:	11 05       	cpc	r17, r1
    1b98:	29 f0       	breq	.+10     	; 0x1ba4 <conv_brk+0x148>
    1b9a:	f8 01       	movw	r30, r16
    1b9c:	10 82       	st	Z, r1
    1b9e:	02 c0       	rjmp	.+4      	; 0x1ba4 <conv_brk+0x148>
    1ba0:	ee 24       	eor	r14, r14
    1ba2:	ff 24       	eor	r15, r15
    1ba4:	c7 01       	movw	r24, r14
    1ba6:	a0 96       	adiw	r28, 0x20	; 32
    1ba8:	ee e0       	ldi	r30, 0x0E	; 14
    1baa:	0c 94 41 10 	jmp	0x2082	; 0x2082 <__epilogue_restores__+0x8>

00001bae <vfscanf>:
    1bae:	a0 e0       	ldi	r26, 0x00	; 0
    1bb0:	b0 e0       	ldi	r27, 0x00	; 0
    1bb2:	ed ed       	ldi	r30, 0xDD	; 221
    1bb4:	fd e0       	ldi	r31, 0x0D	; 13
    1bb6:	0c 94 25 10 	jmp	0x204a	; 0x204a <__prologue_saves__+0x8>
    1bba:	5c 01       	movw	r10, r24
    1bbc:	6b 01       	movw	r12, r22
    1bbe:	3a 01       	movw	r6, r20
    1bc0:	fc 01       	movw	r30, r24
    1bc2:	17 82       	std	Z+7, r1	; 0x07
    1bc4:	16 82       	std	Z+6, r1	; 0x06
    1bc6:	88 24       	eor	r8, r8
    1bc8:	ea c0       	rjmp	.+468    	; 0x1d9e <vfscanf+0x1f0>
    1bca:	81 2f       	mov	r24, r17
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	0e 94 16 10 	call	0x202c	; 0x202c <isspace>
    1bd2:	89 2b       	or	r24, r25
    1bd4:	21 f0       	breq	.+8      	; 0x1bde <vfscanf+0x30>
    1bd6:	c5 01       	movw	r24, r10
    1bd8:	0e 94 8d 0c 	call	0x191a	; 0x191a <skip_spaces>
    1bdc:	e0 c0       	rjmp	.+448    	; 0x1d9e <vfscanf+0x1f0>
    1bde:	15 32       	cpi	r17, 0x25	; 37
    1be0:	49 f4       	brne	.+18     	; 0x1bf4 <vfscanf+0x46>
    1be2:	f6 01       	movw	r30, r12
    1be4:	f3 fc       	sbrc	r15, 3
    1be6:	65 91       	lpm	r22, Z+
    1be8:	f3 fe       	sbrs	r15, 3
    1bea:	61 91       	ld	r22, Z+
    1bec:	6f 01       	movw	r12, r30
    1bee:	65 32       	cpi	r22, 0x25	; 37
    1bf0:	69 f4       	brne	.+26     	; 0x1c0c <vfscanf+0x5e>
    1bf2:	15 e2       	ldi	r17, 0x25	; 37
    1bf4:	c5 01       	movw	r24, r10
    1bf6:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1bfa:	97 fd       	sbrc	r25, 7
    1bfc:	dc c0       	rjmp	.+440    	; 0x1db6 <vfscanf+0x208>
    1bfe:	18 17       	cp	r17, r24
    1c00:	09 f4       	brne	.+2      	; 0x1c04 <vfscanf+0x56>
    1c02:	cd c0       	rjmp	.+410    	; 0x1d9e <vfscanf+0x1f0>
    1c04:	b5 01       	movw	r22, r10
    1c06:	0e 94 77 0f 	call	0x1eee	; 0x1eee <ungetc>
    1c0a:	da c0       	rjmp	.+436    	; 0x1dc0 <vfscanf+0x212>
    1c0c:	6a 32       	cpi	r22, 0x2A	; 42
    1c0e:	19 f0       	breq	.+6      	; 0x1c16 <vfscanf+0x68>
    1c10:	16 2f       	mov	r17, r22
    1c12:	00 e0       	ldi	r16, 0x00	; 0
    1c14:	06 c0       	rjmp	.+12     	; 0x1c22 <vfscanf+0x74>
    1c16:	f3 fc       	sbrc	r15, 3
    1c18:	15 91       	lpm	r17, Z+
    1c1a:	f3 fe       	sbrs	r15, 3
    1c1c:	11 91       	ld	r17, Z+
    1c1e:	6f 01       	movw	r12, r30
    1c20:	01 e0       	ldi	r16, 0x01	; 1
    1c22:	99 24       	eor	r9, r9
    1c24:	0f c0       	rjmp	.+30     	; 0x1c44 <vfscanf+0x96>
    1c26:	02 60       	ori	r16, 0x02	; 2
    1c28:	69 2d       	mov	r22, r9
    1c2a:	70 e0       	ldi	r23, 0x00	; 0
    1c2c:	80 e0       	ldi	r24, 0x00	; 0
    1c2e:	90 e0       	ldi	r25, 0x00	; 0
    1c30:	40 e2       	ldi	r20, 0x20	; 32
    1c32:	0e 94 5f 0c 	call	0x18be	; 0x18be <mulacc>
    1c36:	96 2e       	mov	r9, r22
    1c38:	f6 01       	movw	r30, r12
    1c3a:	f3 fc       	sbrc	r15, 3
    1c3c:	15 91       	lpm	r17, Z+
    1c3e:	f3 fe       	sbrs	r15, 3
    1c40:	11 91       	ld	r17, Z+
    1c42:	6f 01       	movw	r12, r30
    1c44:	21 2f       	mov	r18, r17
    1c46:	20 53       	subi	r18, 0x30	; 48
    1c48:	2a 30       	cpi	r18, 0x0A	; 10
    1c4a:	68 f3       	brcs	.-38     	; 0x1c26 <vfscanf+0x78>
    1c4c:	01 fd       	sbrc	r16, 1
    1c4e:	03 c0       	rjmp	.+6      	; 0x1c56 <vfscanf+0xa8>
    1c50:	99 24       	eor	r9, r9
    1c52:	9a 94       	dec	r9
    1c54:	03 c0       	rjmp	.+6      	; 0x1c5c <vfscanf+0xae>
    1c56:	99 20       	and	r9, r9
    1c58:	09 f4       	brne	.+2      	; 0x1c5c <vfscanf+0xae>
    1c5a:	b2 c0       	rjmp	.+356    	; 0x1dc0 <vfscanf+0x212>
    1c5c:	18 36       	cpi	r17, 0x68	; 104
    1c5e:	21 f0       	breq	.+8      	; 0x1c68 <vfscanf+0xba>
    1c60:	1c 36       	cpi	r17, 0x6C	; 108
    1c62:	99 f4       	brne	.+38     	; 0x1c8a <vfscanf+0xdc>
    1c64:	f6 01       	movw	r30, r12
    1c66:	0b c0       	rjmp	.+22     	; 0x1c7e <vfscanf+0xd0>
    1c68:	f6 01       	movw	r30, r12
    1c6a:	f3 fc       	sbrc	r15, 3
    1c6c:	65 91       	lpm	r22, Z+
    1c6e:	f3 fe       	sbrs	r15, 3
    1c70:	61 91       	ld	r22, Z+
    1c72:	68 36       	cpi	r22, 0x68	; 104
    1c74:	19 f0       	breq	.+6      	; 0x1c7c <vfscanf+0xce>
    1c76:	6f 01       	movw	r12, r30
    1c78:	16 2f       	mov	r17, r22
    1c7a:	07 c0       	rjmp	.+14     	; 0x1c8a <vfscanf+0xdc>
    1c7c:	08 60       	ori	r16, 0x08	; 8
    1c7e:	04 60       	ori	r16, 0x04	; 4
    1c80:	f3 fc       	sbrc	r15, 3
    1c82:	15 91       	lpm	r17, Z+
    1c84:	f3 fe       	sbrs	r15, 3
    1c86:	11 91       	ld	r17, Z+
    1c88:	6f 01       	movw	r12, r30
    1c8a:	11 23       	and	r17, r17
    1c8c:	09 f4       	brne	.+2      	; 0x1c90 <vfscanf+0xe2>
    1c8e:	98 c0       	rjmp	.+304    	; 0x1dc0 <vfscanf+0x212>
    1c90:	61 2f       	mov	r22, r17
    1c92:	70 e0       	ldi	r23, 0x00	; 0
    1c94:	85 e4       	ldi	r24, 0x45	; 69
    1c96:	93 e0       	ldi	r25, 0x03	; 3
    1c98:	0e 94 e8 0e 	call	0x1dd0	; 0x1dd0 <strchr_P>
    1c9c:	89 2b       	or	r24, r25
    1c9e:	09 f4       	brne	.+2      	; 0x1ca2 <vfscanf+0xf4>
    1ca0:	8f c0       	rjmp	.+286    	; 0x1dc0 <vfscanf+0x212>
    1ca2:	80 2f       	mov	r24, r16
    1ca4:	00 ff       	sbrs	r16, 0
    1ca6:	03 c0       	rjmp	.+6      	; 0x1cae <vfscanf+0x100>
    1ca8:	ee 24       	eor	r14, r14
    1caa:	ff 24       	eor	r15, r15
    1cac:	07 c0       	rjmp	.+14     	; 0x1cbc <vfscanf+0x10e>
    1cae:	f3 01       	movw	r30, r6
    1cb0:	e0 80       	ld	r14, Z
    1cb2:	f1 80       	ldd	r15, Z+1	; 0x01
    1cb4:	22 e0       	ldi	r18, 0x02	; 2
    1cb6:	30 e0       	ldi	r19, 0x00	; 0
    1cb8:	62 0e       	add	r6, r18
    1cba:	73 1e       	adc	r7, r19
    1cbc:	1e 36       	cpi	r17, 0x6E	; 110
    1cbe:	51 f4       	brne	.+20     	; 0x1cd4 <vfscanf+0x126>
    1cc0:	f5 01       	movw	r30, r10
    1cc2:	46 81       	ldd	r20, Z+6	; 0x06
    1cc4:	57 81       	ldd	r21, Z+7	; 0x07
    1cc6:	60 e0       	ldi	r22, 0x00	; 0
    1cc8:	70 e0       	ldi	r23, 0x00	; 0
    1cca:	20 2f       	mov	r18, r16
    1ccc:	c7 01       	movw	r24, r14
    1cce:	0e 94 53 0c 	call	0x18a6	; 0x18a6 <putval>
    1cd2:	65 c0       	rjmp	.+202    	; 0x1d9e <vfscanf+0x1f0>
    1cd4:	13 36       	cpi	r17, 0x63	; 99
    1cd6:	91 f4       	brne	.+36     	; 0x1cfc <vfscanf+0x14e>
    1cd8:	81 fd       	sbrc	r24, 1
    1cda:	02 c0       	rjmp	.+4      	; 0x1ce0 <vfscanf+0x132>
    1cdc:	99 24       	eor	r9, r9
    1cde:	93 94       	inc	r9
    1ce0:	c5 01       	movw	r24, r10
    1ce2:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1ce6:	97 fd       	sbrc	r25, 7
    1ce8:	66 c0       	rjmp	.+204    	; 0x1db6 <vfscanf+0x208>
    1cea:	e1 14       	cp	r14, r1
    1cec:	f1 04       	cpc	r15, r1
    1cee:	19 f0       	breq	.+6      	; 0x1cf6 <vfscanf+0x148>
    1cf0:	f7 01       	movw	r30, r14
    1cf2:	81 93       	st	Z+, r24
    1cf4:	7f 01       	movw	r14, r30
    1cf6:	9a 94       	dec	r9
    1cf8:	99 f7       	brne	.-26     	; 0x1ce0 <vfscanf+0x132>
    1cfa:	4f c0       	rjmp	.+158    	; 0x1d9a <vfscanf+0x1ec>
    1cfc:	1b 35       	cpi	r17, 0x5B	; 91
    1cfe:	59 f4       	brne	.+22     	; 0x1d16 <vfscanf+0x168>
    1d00:	96 01       	movw	r18, r12
    1d02:	a7 01       	movw	r20, r14
    1d04:	69 2d       	mov	r22, r9
    1d06:	c5 01       	movw	r24, r10
    1d08:	0e 94 2e 0d 	call	0x1a5c	; 0x1a5c <conv_brk>
    1d0c:	6c 01       	movw	r12, r24
    1d0e:	00 97       	sbiw	r24, 0x00	; 0
    1d10:	09 f0       	breq	.+2      	; 0x1d14 <vfscanf+0x166>
    1d12:	43 c0       	rjmp	.+134    	; 0x1d9a <vfscanf+0x1ec>
    1d14:	3d c0       	rjmp	.+122    	; 0x1d90 <vfscanf+0x1e2>
    1d16:	c5 01       	movw	r24, r10
    1d18:	0e 94 8d 0c 	call	0x191a	; 0x191a <skip_spaces>
    1d1c:	97 fd       	sbrc	r25, 7
    1d1e:	4b c0       	rjmp	.+150    	; 0x1db6 <vfscanf+0x208>
    1d20:	1f 36       	cpi	r17, 0x6F	; 111
    1d22:	59 f1       	breq	.+86     	; 0x1d7a <vfscanf+0x1cc>
    1d24:	10 37       	cpi	r17, 0x70	; 112
    1d26:	28 f4       	brcc	.+10     	; 0x1d32 <vfscanf+0x184>
    1d28:	14 36       	cpi	r17, 0x64	; 100
    1d2a:	29 f1       	breq	.+74     	; 0x1d76 <vfscanf+0x1c8>
    1d2c:	19 36       	cpi	r17, 0x69	; 105
    1d2e:	39 f5       	brne	.+78     	; 0x1d7e <vfscanf+0x1d0>
    1d30:	27 c0       	rjmp	.+78     	; 0x1d80 <vfscanf+0x1d2>
    1d32:	13 37       	cpi	r17, 0x73	; 115
    1d34:	19 f0       	breq	.+6      	; 0x1d3c <vfscanf+0x18e>
    1d36:	15 37       	cpi	r17, 0x75	; 117
    1d38:	11 f5       	brne	.+68     	; 0x1d7e <vfscanf+0x1d0>
    1d3a:	1d c0       	rjmp	.+58     	; 0x1d76 <vfscanf+0x1c8>
    1d3c:	c5 01       	movw	r24, r10
    1d3e:	0e 94 09 0f 	call	0x1e12	; 0x1e12 <fgetc>
    1d42:	ec 01       	movw	r28, r24
    1d44:	97 fd       	sbrc	r25, 7
    1d46:	11 c0       	rjmp	.+34     	; 0x1d6a <vfscanf+0x1bc>
    1d48:	0e 94 16 10 	call	0x202c	; 0x202c <isspace>
    1d4c:	89 2b       	or	r24, r25
    1d4e:	29 f0       	breq	.+10     	; 0x1d5a <vfscanf+0x1ac>
    1d50:	b5 01       	movw	r22, r10
    1d52:	ce 01       	movw	r24, r28
    1d54:	0e 94 77 0f 	call	0x1eee	; 0x1eee <ungetc>
    1d58:	08 c0       	rjmp	.+16     	; 0x1d6a <vfscanf+0x1bc>
    1d5a:	e1 14       	cp	r14, r1
    1d5c:	f1 04       	cpc	r15, r1
    1d5e:	19 f0       	breq	.+6      	; 0x1d66 <vfscanf+0x1b8>
    1d60:	f7 01       	movw	r30, r14
    1d62:	c1 93       	st	Z+, r28
    1d64:	7f 01       	movw	r14, r30
    1d66:	9a 94       	dec	r9
    1d68:	49 f7       	brne	.-46     	; 0x1d3c <vfscanf+0x18e>
    1d6a:	e1 14       	cp	r14, r1
    1d6c:	f1 04       	cpc	r15, r1
    1d6e:	a9 f0       	breq	.+42     	; 0x1d9a <vfscanf+0x1ec>
    1d70:	f7 01       	movw	r30, r14
    1d72:	10 82       	st	Z, r1
    1d74:	12 c0       	rjmp	.+36     	; 0x1d9a <vfscanf+0x1ec>
    1d76:	00 62       	ori	r16, 0x20	; 32
    1d78:	03 c0       	rjmp	.+6      	; 0x1d80 <vfscanf+0x1d2>
    1d7a:	00 61       	ori	r16, 0x10	; 16
    1d7c:	01 c0       	rjmp	.+2      	; 0x1d80 <vfscanf+0x1d2>
    1d7e:	00 64       	ori	r16, 0x40	; 64
    1d80:	20 2f       	mov	r18, r16
    1d82:	a7 01       	movw	r20, r14
    1d84:	69 2d       	mov	r22, r9
    1d86:	c5 01       	movw	r24, r10
    1d88:	0e 94 a6 0c 	call	0x194c	; 0x194c <conv_int>
    1d8c:	88 23       	and	r24, r24
    1d8e:	29 f4       	brne	.+10     	; 0x1d9a <vfscanf+0x1ec>
    1d90:	f5 01       	movw	r30, r10
    1d92:	83 81       	ldd	r24, Z+3	; 0x03
    1d94:	80 73       	andi	r24, 0x30	; 48
    1d96:	79 f4       	brne	.+30     	; 0x1db6 <vfscanf+0x208>
    1d98:	13 c0       	rjmp	.+38     	; 0x1dc0 <vfscanf+0x212>
    1d9a:	00 ff       	sbrs	r16, 0
    1d9c:	83 94       	inc	r8
    1d9e:	f5 01       	movw	r30, r10
    1da0:	f3 80       	ldd	r15, Z+3	; 0x03
    1da2:	f6 01       	movw	r30, r12
    1da4:	f3 fc       	sbrc	r15, 3
    1da6:	15 91       	lpm	r17, Z+
    1da8:	f3 fe       	sbrs	r15, 3
    1daa:	11 91       	ld	r17, Z+
    1dac:	6f 01       	movw	r12, r30
    1dae:	11 23       	and	r17, r17
    1db0:	09 f0       	breq	.+2      	; 0x1db4 <vfscanf+0x206>
    1db2:	0b cf       	rjmp	.-490    	; 0x1bca <vfscanf+0x1c>
    1db4:	05 c0       	rjmp	.+10     	; 0x1dc0 <vfscanf+0x212>
    1db6:	88 20       	and	r8, r8
    1db8:	19 f4       	brne	.+6      	; 0x1dc0 <vfscanf+0x212>
    1dba:	2f ef       	ldi	r18, 0xFF	; 255
    1dbc:	3f ef       	ldi	r19, 0xFF	; 255
    1dbe:	02 c0       	rjmp	.+4      	; 0x1dc4 <vfscanf+0x216>
    1dc0:	28 2d       	mov	r18, r8
    1dc2:	30 e0       	ldi	r19, 0x00	; 0
    1dc4:	c9 01       	movw	r24, r18
    1dc6:	cd b7       	in	r28, 0x3d	; 61
    1dc8:	de b7       	in	r29, 0x3e	; 62
    1dca:	ee e0       	ldi	r30, 0x0E	; 14
    1dcc:	0c 94 41 10 	jmp	0x2082	; 0x2082 <__epilogue_restores__+0x8>

00001dd0 <strchr_P>:
    1dd0:	fc 01       	movw	r30, r24
    1dd2:	05 90       	lpm	r0, Z+
    1dd4:	06 16       	cp	r0, r22
    1dd6:	21 f0       	breq	.+8      	; 0x1de0 <strchr_P+0x10>
    1dd8:	00 20       	and	r0, r0
    1dda:	d9 f7       	brne	.-10     	; 0x1dd2 <strchr_P+0x2>
    1ddc:	c0 01       	movw	r24, r0
    1dde:	08 95       	ret
    1de0:	31 97       	sbiw	r30, 0x01	; 1
    1de2:	cf 01       	movw	r24, r30
    1de4:	08 95       	ret

00001de6 <strnlen_P>:
    1de6:	fc 01       	movw	r30, r24
    1de8:	05 90       	lpm	r0, Z+
    1dea:	61 50       	subi	r22, 0x01	; 1
    1dec:	70 40       	sbci	r23, 0x00	; 0
    1dee:	01 10       	cpse	r0, r1
    1df0:	d8 f7       	brcc	.-10     	; 0x1de8 <strnlen_P+0x2>
    1df2:	80 95       	com	r24
    1df4:	90 95       	com	r25
    1df6:	8e 0f       	add	r24, r30
    1df8:	9f 1f       	adc	r25, r31
    1dfa:	08 95       	ret

00001dfc <strnlen>:
    1dfc:	fc 01       	movw	r30, r24
    1dfe:	61 50       	subi	r22, 0x01	; 1
    1e00:	70 40       	sbci	r23, 0x00	; 0
    1e02:	01 90       	ld	r0, Z+
    1e04:	01 10       	cpse	r0, r1
    1e06:	d8 f7       	brcc	.-10     	; 0x1dfe <strnlen+0x2>
    1e08:	80 95       	com	r24
    1e0a:	90 95       	com	r25
    1e0c:	8e 0f       	add	r24, r30
    1e0e:	9f 1f       	adc	r25, r31
    1e10:	08 95       	ret

00001e12 <fgetc>:
    1e12:	cf 93       	push	r28
    1e14:	df 93       	push	r29
    1e16:	ec 01       	movw	r28, r24
    1e18:	4b 81       	ldd	r20, Y+3	; 0x03
    1e1a:	40 ff       	sbrs	r20, 0
    1e1c:	1a c0       	rjmp	.+52     	; 0x1e52 <fgetc+0x40>
    1e1e:	46 ff       	sbrs	r20, 6
    1e20:	0a c0       	rjmp	.+20     	; 0x1e36 <fgetc+0x24>
    1e22:	4f 7b       	andi	r20, 0xBF	; 191
    1e24:	4b 83       	std	Y+3, r20	; 0x03
    1e26:	8e 81       	ldd	r24, Y+6	; 0x06
    1e28:	9f 81       	ldd	r25, Y+7	; 0x07
    1e2a:	01 96       	adiw	r24, 0x01	; 1
    1e2c:	9f 83       	std	Y+7, r25	; 0x07
    1e2e:	8e 83       	std	Y+6, r24	; 0x06
    1e30:	8a 81       	ldd	r24, Y+2	; 0x02
    1e32:	28 2f       	mov	r18, r24
    1e34:	2b c0       	rjmp	.+86     	; 0x1e8c <fgetc+0x7a>
    1e36:	42 ff       	sbrs	r20, 2
    1e38:	13 c0       	rjmp	.+38     	; 0x1e60 <fgetc+0x4e>
    1e3a:	e8 81       	ld	r30, Y
    1e3c:	f9 81       	ldd	r31, Y+1	; 0x01
    1e3e:	80 81       	ld	r24, Z
    1e40:	28 2f       	mov	r18, r24
    1e42:	33 27       	eor	r19, r19
    1e44:	27 fd       	sbrc	r18, 7
    1e46:	30 95       	com	r19
    1e48:	21 15       	cp	r18, r1
    1e4a:	31 05       	cpc	r19, r1
    1e4c:	29 f4       	brne	.+10     	; 0x1e58 <fgetc+0x46>
    1e4e:	40 62       	ori	r20, 0x20	; 32
    1e50:	4b 83       	std	Y+3, r20	; 0x03
    1e52:	2f ef       	ldi	r18, 0xFF	; 255
    1e54:	3f ef       	ldi	r19, 0xFF	; 255
    1e56:	1b c0       	rjmp	.+54     	; 0x1e8e <fgetc+0x7c>
    1e58:	31 96       	adiw	r30, 0x01	; 1
    1e5a:	f9 83       	std	Y+1, r31	; 0x01
    1e5c:	e8 83       	st	Y, r30
    1e5e:	11 c0       	rjmp	.+34     	; 0x1e82 <fgetc+0x70>
    1e60:	ea 85       	ldd	r30, Y+10	; 0x0a
    1e62:	fb 85       	ldd	r31, Y+11	; 0x0b
    1e64:	ce 01       	movw	r24, r28
    1e66:	09 95       	icall
    1e68:	9c 01       	movw	r18, r24
    1e6a:	97 ff       	sbrs	r25, 7
    1e6c:	0a c0       	rjmp	.+20     	; 0x1e82 <fgetc+0x70>
    1e6e:	9b 81       	ldd	r25, Y+3	; 0x03
    1e70:	2f 5f       	subi	r18, 0xFF	; 255
    1e72:	3f 4f       	sbci	r19, 0xFF	; 255
    1e74:	11 f0       	breq	.+4      	; 0x1e7a <fgetc+0x68>
    1e76:	80 e2       	ldi	r24, 0x20	; 32
    1e78:	01 c0       	rjmp	.+2      	; 0x1e7c <fgetc+0x6a>
    1e7a:	80 e1       	ldi	r24, 0x10	; 16
    1e7c:	89 2b       	or	r24, r25
    1e7e:	8b 83       	std	Y+3, r24	; 0x03
    1e80:	e8 cf       	rjmp	.-48     	; 0x1e52 <fgetc+0x40>
    1e82:	8e 81       	ldd	r24, Y+6	; 0x06
    1e84:	9f 81       	ldd	r25, Y+7	; 0x07
    1e86:	01 96       	adiw	r24, 0x01	; 1
    1e88:	9f 83       	std	Y+7, r25	; 0x07
    1e8a:	8e 83       	std	Y+6, r24	; 0x06
    1e8c:	30 e0       	ldi	r19, 0x00	; 0
    1e8e:	c9 01       	movw	r24, r18
    1e90:	df 91       	pop	r29
    1e92:	cf 91       	pop	r28
    1e94:	08 95       	ret

00001e96 <fputc>:
    1e96:	0f 93       	push	r16
    1e98:	1f 93       	push	r17
    1e9a:	cf 93       	push	r28
    1e9c:	df 93       	push	r29
    1e9e:	8c 01       	movw	r16, r24
    1ea0:	eb 01       	movw	r28, r22
    1ea2:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea4:	81 ff       	sbrs	r24, 1
    1ea6:	1b c0       	rjmp	.+54     	; 0x1ede <fputc+0x48>
    1ea8:	82 ff       	sbrs	r24, 2
    1eaa:	0d c0       	rjmp	.+26     	; 0x1ec6 <fputc+0x30>
    1eac:	2e 81       	ldd	r18, Y+6	; 0x06
    1eae:	3f 81       	ldd	r19, Y+7	; 0x07
    1eb0:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb2:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb4:	28 17       	cp	r18, r24
    1eb6:	39 07       	cpc	r19, r25
    1eb8:	64 f4       	brge	.+24     	; 0x1ed2 <fputc+0x3c>
    1eba:	e8 81       	ld	r30, Y
    1ebc:	f9 81       	ldd	r31, Y+1	; 0x01
    1ebe:	01 93       	st	Z+, r16
    1ec0:	f9 83       	std	Y+1, r31	; 0x01
    1ec2:	e8 83       	st	Y, r30
    1ec4:	06 c0       	rjmp	.+12     	; 0x1ed2 <fputc+0x3c>
    1ec6:	e8 85       	ldd	r30, Y+8	; 0x08
    1ec8:	f9 85       	ldd	r31, Y+9	; 0x09
    1eca:	80 2f       	mov	r24, r16
    1ecc:	09 95       	icall
    1ece:	89 2b       	or	r24, r25
    1ed0:	31 f4       	brne	.+12     	; 0x1ede <fputc+0x48>
    1ed2:	8e 81       	ldd	r24, Y+6	; 0x06
    1ed4:	9f 81       	ldd	r25, Y+7	; 0x07
    1ed6:	01 96       	adiw	r24, 0x01	; 1
    1ed8:	9f 83       	std	Y+7, r25	; 0x07
    1eda:	8e 83       	std	Y+6, r24	; 0x06
    1edc:	02 c0       	rjmp	.+4      	; 0x1ee2 <fputc+0x4c>
    1ede:	0f ef       	ldi	r16, 0xFF	; 255
    1ee0:	1f ef       	ldi	r17, 0xFF	; 255
    1ee2:	c8 01       	movw	r24, r16
    1ee4:	df 91       	pop	r29
    1ee6:	cf 91       	pop	r28
    1ee8:	1f 91       	pop	r17
    1eea:	0f 91       	pop	r16
    1eec:	08 95       	ret

00001eee <ungetc>:
    1eee:	9c 01       	movw	r18, r24
    1ef0:	fb 01       	movw	r30, r22
    1ef2:	83 81       	ldd	r24, Z+3	; 0x03
    1ef4:	80 ff       	sbrs	r24, 0
    1ef6:	11 c0       	rjmp	.+34     	; 0x1f1a <ungetc+0x2c>
    1ef8:	86 fd       	sbrc	r24, 6
    1efa:	0f c0       	rjmp	.+30     	; 0x1f1a <ungetc+0x2c>
    1efc:	9f ef       	ldi	r25, 0xFF	; 255
    1efe:	2f 3f       	cpi	r18, 0xFF	; 255
    1f00:	39 07       	cpc	r19, r25
    1f02:	59 f0       	breq	.+22     	; 0x1f1a <ungetc+0x2c>
    1f04:	22 83       	std	Z+2, r18	; 0x02
    1f06:	80 64       	ori	r24, 0x40	; 64
    1f08:	8f 7d       	andi	r24, 0xDF	; 223
    1f0a:	83 83       	std	Z+3, r24	; 0x03
    1f0c:	86 81       	ldd	r24, Z+6	; 0x06
    1f0e:	97 81       	ldd	r25, Z+7	; 0x07
    1f10:	01 97       	sbiw	r24, 0x01	; 1
    1f12:	97 83       	std	Z+7, r25	; 0x07
    1f14:	86 83       	std	Z+6, r24	; 0x06
    1f16:	30 e0       	ldi	r19, 0x00	; 0
    1f18:	02 c0       	rjmp	.+4      	; 0x1f1e <ungetc+0x30>
    1f1a:	2f ef       	ldi	r18, 0xFF	; 255
    1f1c:	3f ef       	ldi	r19, 0xFF	; 255
    1f1e:	c9 01       	movw	r24, r18
    1f20:	08 95       	ret

00001f22 <__ultoa_invert>:
    1f22:	fa 01       	movw	r30, r20
    1f24:	aa 27       	eor	r26, r26
    1f26:	28 30       	cpi	r18, 0x08	; 8
    1f28:	51 f1       	breq	.+84     	; 0x1f7e <__ultoa_invert+0x5c>
    1f2a:	20 31       	cpi	r18, 0x10	; 16
    1f2c:	81 f1       	breq	.+96     	; 0x1f8e <__ultoa_invert+0x6c>
    1f2e:	e8 94       	clt
    1f30:	6f 93       	push	r22
    1f32:	6e 7f       	andi	r22, 0xFE	; 254
    1f34:	6e 5f       	subi	r22, 0xFE	; 254
    1f36:	7f 4f       	sbci	r23, 0xFF	; 255
    1f38:	8f 4f       	sbci	r24, 0xFF	; 255
    1f3a:	9f 4f       	sbci	r25, 0xFF	; 255
    1f3c:	af 4f       	sbci	r26, 0xFF	; 255
    1f3e:	b1 e0       	ldi	r27, 0x01	; 1
    1f40:	3e d0       	rcall	.+124    	; 0x1fbe <__ultoa_invert+0x9c>
    1f42:	b4 e0       	ldi	r27, 0x04	; 4
    1f44:	3c d0       	rcall	.+120    	; 0x1fbe <__ultoa_invert+0x9c>
    1f46:	67 0f       	add	r22, r23
    1f48:	78 1f       	adc	r23, r24
    1f4a:	89 1f       	adc	r24, r25
    1f4c:	9a 1f       	adc	r25, r26
    1f4e:	a1 1d       	adc	r26, r1
    1f50:	68 0f       	add	r22, r24
    1f52:	79 1f       	adc	r23, r25
    1f54:	8a 1f       	adc	r24, r26
    1f56:	91 1d       	adc	r25, r1
    1f58:	a1 1d       	adc	r26, r1
    1f5a:	6a 0f       	add	r22, r26
    1f5c:	71 1d       	adc	r23, r1
    1f5e:	81 1d       	adc	r24, r1
    1f60:	91 1d       	adc	r25, r1
    1f62:	a1 1d       	adc	r26, r1
    1f64:	20 d0       	rcall	.+64     	; 0x1fa6 <__ultoa_invert+0x84>
    1f66:	09 f4       	brne	.+2      	; 0x1f6a <__ultoa_invert+0x48>
    1f68:	68 94       	set
    1f6a:	3f 91       	pop	r19
    1f6c:	2a e0       	ldi	r18, 0x0A	; 10
    1f6e:	26 9f       	mul	r18, r22
    1f70:	11 24       	eor	r1, r1
    1f72:	30 19       	sub	r19, r0
    1f74:	30 5d       	subi	r19, 0xD0	; 208
    1f76:	31 93       	st	Z+, r19
    1f78:	de f6       	brtc	.-74     	; 0x1f30 <__ultoa_invert+0xe>
    1f7a:	cf 01       	movw	r24, r30
    1f7c:	08 95       	ret
    1f7e:	46 2f       	mov	r20, r22
    1f80:	47 70       	andi	r20, 0x07	; 7
    1f82:	40 5d       	subi	r20, 0xD0	; 208
    1f84:	41 93       	st	Z+, r20
    1f86:	b3 e0       	ldi	r27, 0x03	; 3
    1f88:	0f d0       	rcall	.+30     	; 0x1fa8 <__ultoa_invert+0x86>
    1f8a:	c9 f7       	brne	.-14     	; 0x1f7e <__ultoa_invert+0x5c>
    1f8c:	f6 cf       	rjmp	.-20     	; 0x1f7a <__ultoa_invert+0x58>
    1f8e:	46 2f       	mov	r20, r22
    1f90:	4f 70       	andi	r20, 0x0F	; 15
    1f92:	40 5d       	subi	r20, 0xD0	; 208
    1f94:	4a 33       	cpi	r20, 0x3A	; 58
    1f96:	18 f0       	brcs	.+6      	; 0x1f9e <__ultoa_invert+0x7c>
    1f98:	49 5d       	subi	r20, 0xD9	; 217
    1f9a:	31 fd       	sbrc	r19, 1
    1f9c:	40 52       	subi	r20, 0x20	; 32
    1f9e:	41 93       	st	Z+, r20
    1fa0:	02 d0       	rcall	.+4      	; 0x1fa6 <__ultoa_invert+0x84>
    1fa2:	a9 f7       	brne	.-22     	; 0x1f8e <__ultoa_invert+0x6c>
    1fa4:	ea cf       	rjmp	.-44     	; 0x1f7a <__ultoa_invert+0x58>
    1fa6:	b4 e0       	ldi	r27, 0x04	; 4
    1fa8:	a6 95       	lsr	r26
    1faa:	97 95       	ror	r25
    1fac:	87 95       	ror	r24
    1fae:	77 95       	ror	r23
    1fb0:	67 95       	ror	r22
    1fb2:	ba 95       	dec	r27
    1fb4:	c9 f7       	brne	.-14     	; 0x1fa8 <__ultoa_invert+0x86>
    1fb6:	00 97       	sbiw	r24, 0x00	; 0
    1fb8:	61 05       	cpc	r22, r1
    1fba:	71 05       	cpc	r23, r1
    1fbc:	08 95       	ret
    1fbe:	9b 01       	movw	r18, r22
    1fc0:	ac 01       	movw	r20, r24
    1fc2:	0a 2e       	mov	r0, r26
    1fc4:	06 94       	lsr	r0
    1fc6:	57 95       	ror	r21
    1fc8:	47 95       	ror	r20
    1fca:	37 95       	ror	r19
    1fcc:	27 95       	ror	r18
    1fce:	ba 95       	dec	r27
    1fd0:	c9 f7       	brne	.-14     	; 0x1fc4 <__ultoa_invert+0xa2>
    1fd2:	62 0f       	add	r22, r18
    1fd4:	73 1f       	adc	r23, r19
    1fd6:	84 1f       	adc	r24, r20
    1fd8:	95 1f       	adc	r25, r21
    1fda:	a0 1d       	adc	r26, r0
    1fdc:	08 95       	ret

00001fde <__divmodhi4>:
    1fde:	97 fb       	bst	r25, 7
    1fe0:	09 2e       	mov	r0, r25
    1fe2:	07 26       	eor	r0, r23
    1fe4:	0a d0       	rcall	.+20     	; 0x1ffa <__divmodhi4_neg1>
    1fe6:	77 fd       	sbrc	r23, 7
    1fe8:	04 d0       	rcall	.+8      	; 0x1ff2 <__divmodhi4_neg2>
    1fea:	0c d0       	rcall	.+24     	; 0x2004 <__udivmodhi4>
    1fec:	06 d0       	rcall	.+12     	; 0x1ffa <__divmodhi4_neg1>
    1fee:	00 20       	and	r0, r0
    1ff0:	1a f4       	brpl	.+6      	; 0x1ff8 <__divmodhi4_exit>

00001ff2 <__divmodhi4_neg2>:
    1ff2:	70 95       	com	r23
    1ff4:	61 95       	neg	r22
    1ff6:	7f 4f       	sbci	r23, 0xFF	; 255

00001ff8 <__divmodhi4_exit>:
    1ff8:	08 95       	ret

00001ffa <__divmodhi4_neg1>:
    1ffa:	f6 f7       	brtc	.-4      	; 0x1ff8 <__divmodhi4_exit>
    1ffc:	90 95       	com	r25
    1ffe:	81 95       	neg	r24
    2000:	9f 4f       	sbci	r25, 0xFF	; 255
    2002:	08 95       	ret

00002004 <__udivmodhi4>:
    2004:	aa 1b       	sub	r26, r26
    2006:	bb 1b       	sub	r27, r27
    2008:	51 e1       	ldi	r21, 0x11	; 17
    200a:	07 c0       	rjmp	.+14     	; 0x201a <__udivmodhi4_ep>

0000200c <__udivmodhi4_loop>:
    200c:	aa 1f       	adc	r26, r26
    200e:	bb 1f       	adc	r27, r27
    2010:	a6 17       	cp	r26, r22
    2012:	b7 07       	cpc	r27, r23
    2014:	10 f0       	brcs	.+4      	; 0x201a <__udivmodhi4_ep>
    2016:	a6 1b       	sub	r26, r22
    2018:	b7 0b       	sbc	r27, r23

0000201a <__udivmodhi4_ep>:
    201a:	88 1f       	adc	r24, r24
    201c:	99 1f       	adc	r25, r25
    201e:	5a 95       	dec	r21
    2020:	a9 f7       	brne	.-22     	; 0x200c <__udivmodhi4_loop>
    2022:	80 95       	com	r24
    2024:	90 95       	com	r25
    2026:	bc 01       	movw	r22, r24
    2028:	cd 01       	movw	r24, r26
    202a:	08 95       	ret

0000202c <isspace>:
    202c:	91 11       	cpse	r25, r1
    202e:	06 c0       	rjmp	.+12     	; 0x203c <__ctype_isfalse>
    2030:	80 32       	cpi	r24, 0x20	; 32
    2032:	19 f0       	breq	.+6      	; 0x203a <isspace+0xe>
    2034:	89 50       	subi	r24, 0x09	; 9
    2036:	85 50       	subi	r24, 0x05	; 5
    2038:	d0 f7       	brcc	.-12     	; 0x202e <isspace+0x2>
    203a:	08 95       	ret

0000203c <__ctype_isfalse>:
    203c:	99 27       	eor	r25, r25
    203e:	88 27       	eor	r24, r24

00002040 <__ctype_istrue>:
    2040:	08 95       	ret

00002042 <__prologue_saves__>:
    2042:	2f 92       	push	r2
    2044:	3f 92       	push	r3
    2046:	4f 92       	push	r4
    2048:	5f 92       	push	r5
    204a:	6f 92       	push	r6
    204c:	7f 92       	push	r7
    204e:	8f 92       	push	r8
    2050:	9f 92       	push	r9
    2052:	af 92       	push	r10
    2054:	bf 92       	push	r11
    2056:	cf 92       	push	r12
    2058:	df 92       	push	r13
    205a:	ef 92       	push	r14
    205c:	ff 92       	push	r15
    205e:	0f 93       	push	r16
    2060:	1f 93       	push	r17
    2062:	cf 93       	push	r28
    2064:	df 93       	push	r29
    2066:	cd b7       	in	r28, 0x3d	; 61
    2068:	de b7       	in	r29, 0x3e	; 62
    206a:	ca 1b       	sub	r28, r26
    206c:	db 0b       	sbc	r29, r27
    206e:	0f b6       	in	r0, 0x3f	; 63
    2070:	f8 94       	cli
    2072:	de bf       	out	0x3e, r29	; 62
    2074:	0f be       	out	0x3f, r0	; 63
    2076:	cd bf       	out	0x3d, r28	; 61
    2078:	09 94       	ijmp

0000207a <__epilogue_restores__>:
    207a:	2a 88       	ldd	r2, Y+18	; 0x12
    207c:	39 88       	ldd	r3, Y+17	; 0x11
    207e:	48 88       	ldd	r4, Y+16	; 0x10
    2080:	5f 84       	ldd	r5, Y+15	; 0x0f
    2082:	6e 84       	ldd	r6, Y+14	; 0x0e
    2084:	7d 84       	ldd	r7, Y+13	; 0x0d
    2086:	8c 84       	ldd	r8, Y+12	; 0x0c
    2088:	9b 84       	ldd	r9, Y+11	; 0x0b
    208a:	aa 84       	ldd	r10, Y+10	; 0x0a
    208c:	b9 84       	ldd	r11, Y+9	; 0x09
    208e:	c8 84       	ldd	r12, Y+8	; 0x08
    2090:	df 80       	ldd	r13, Y+7	; 0x07
    2092:	ee 80       	ldd	r14, Y+6	; 0x06
    2094:	fd 80       	ldd	r15, Y+5	; 0x05
    2096:	0c 81       	ldd	r16, Y+4	; 0x04
    2098:	1b 81       	ldd	r17, Y+3	; 0x03
    209a:	aa 81       	ldd	r26, Y+2	; 0x02
    209c:	b9 81       	ldd	r27, Y+1	; 0x01
    209e:	ce 0f       	add	r28, r30
    20a0:	d1 1d       	adc	r29, r1
    20a2:	0f b6       	in	r0, 0x3f	; 63
    20a4:	f8 94       	cli
    20a6:	de bf       	out	0x3e, r29	; 62
    20a8:	0f be       	out	0x3f, r0	; 63
    20aa:	cd bf       	out	0x3d, r28	; 61
    20ac:	ed 01       	movw	r28, r26
    20ae:	08 95       	ret

000020b0 <_exit>:
    20b0:	f8 94       	cli

000020b2 <__stop_program>:
    20b2:	ff cf       	rjmp	.-2      	; 0x20b2 <__stop_program>
