Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/" --output-directory="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000/" --report-file="bsf:C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.bsf" --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.qsys"
Progress: Loading 60/PLL_1000.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL_1000.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: PLL_1000.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: PLL_1000.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: PLL_1000.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/" --output-directory="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000/synthesis/" --file-set=QUARTUS_SYNTH --report-file="sopcinfo:C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.sopcinfo" --report-file="html:C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.html" --report-file="qip:C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000/synthesis/PLL_1000.qip" --report-file="cmp:C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.cmp" --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file="C:/Users/USER/Downloads/PROYECTO FPGA/70/60/PLL_1000.qsys" --language=VHDL
Progress: Loading 60/PLL_1000.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 13.0]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: PLL_1000.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Warning: PLL_1000.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: PLL_1000.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: PLL_1000.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Info: PLL_1000: Generating PLL_1000 "PLL_1000" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: No Avalon connections, skipping transform 
Info: merlin_translator_transform: After transform: 1 modules, 0 connections
Info: altpll_0: "PLL_1000" instantiated altpll "altpll_0"
Info: PLL_1000: Done PLL_1000" with 2 modules, 2 files, 12987 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
