// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="srcnn_srcnn,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.542440,HLS_SYN_LAT=196421668,HLS_SYN_TPT=none,HLS_SYN_MEM=89,HLS_SYN_DSP=0,HLS_SYN_FF=46830,HLS_SYN_LUT=39865,HLS_VERSION=2023_1}" *)

module srcnn (
        ap_clk,
        ap_rst_n,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 49'd1;
parameter    ap_ST_fsm_state2 = 49'd2;
parameter    ap_ST_fsm_state3 = 49'd4;
parameter    ap_ST_fsm_state4 = 49'd8;
parameter    ap_ST_fsm_state5 = 49'd16;
parameter    ap_ST_fsm_state6 = 49'd32;
parameter    ap_ST_fsm_state7 = 49'd64;
parameter    ap_ST_fsm_state8 = 49'd128;
parameter    ap_ST_fsm_state9 = 49'd256;
parameter    ap_ST_fsm_state10 = 49'd512;
parameter    ap_ST_fsm_state11 = 49'd1024;
parameter    ap_ST_fsm_state12 = 49'd2048;
parameter    ap_ST_fsm_state13 = 49'd4096;
parameter    ap_ST_fsm_state14 = 49'd8192;
parameter    ap_ST_fsm_state15 = 49'd16384;
parameter    ap_ST_fsm_state16 = 49'd32768;
parameter    ap_ST_fsm_state17 = 49'd65536;
parameter    ap_ST_fsm_state18 = 49'd131072;
parameter    ap_ST_fsm_state19 = 49'd262144;
parameter    ap_ST_fsm_state20 = 49'd524288;
parameter    ap_ST_fsm_state21 = 49'd1048576;
parameter    ap_ST_fsm_state22 = 49'd2097152;
parameter    ap_ST_fsm_state23 = 49'd4194304;
parameter    ap_ST_fsm_state24 = 49'd8388608;
parameter    ap_ST_fsm_state25 = 49'd16777216;
parameter    ap_ST_fsm_state26 = 49'd33554432;
parameter    ap_ST_fsm_state27 = 49'd67108864;
parameter    ap_ST_fsm_state28 = 49'd134217728;
parameter    ap_ST_fsm_state29 = 49'd268435456;
parameter    ap_ST_fsm_state30 = 49'd536870912;
parameter    ap_ST_fsm_state31 = 49'd1073741824;
parameter    ap_ST_fsm_state32 = 49'd2147483648;
parameter    ap_ST_fsm_state33 = 49'd4294967296;
parameter    ap_ST_fsm_state34 = 49'd8589934592;
parameter    ap_ST_fsm_state35 = 49'd17179869184;
parameter    ap_ST_fsm_state36 = 49'd34359738368;
parameter    ap_ST_fsm_state37 = 49'd68719476736;
parameter    ap_ST_fsm_state38 = 49'd137438953472;
parameter    ap_ST_fsm_state39 = 49'd274877906944;
parameter    ap_ST_fsm_state40 = 49'd549755813888;
parameter    ap_ST_fsm_state41 = 49'd1099511627776;
parameter    ap_ST_fsm_state42 = 49'd2199023255552;
parameter    ap_ST_fsm_state43 = 49'd4398046511104;
parameter    ap_ST_fsm_state44 = 49'd8796093022208;
parameter    ap_ST_fsm_state45 = 49'd17592186044416;
parameter    ap_ST_fsm_state46 = 49'd35184372088832;
parameter    ap_ST_fsm_state47 = 49'd70368744177664;
parameter    ap_ST_fsm_state48 = 49'd140737488355328;
parameter    ap_ST_fsm_state49 = 49'd281474976710656;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 8;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM_USER_VALUE = 0;
parameter    C_M_AXI_GMEM_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_AWADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_AWID;
output  [7:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [C_M_AXI_GMEM_AWUSER_WIDTH - 1:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_WDATA;
output  [C_M_AXI_GMEM_WSTRB_WIDTH - 1:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_WID;
output  [C_M_AXI_GMEM_WUSER_WIDTH - 1:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [C_M_AXI_GMEM_ADDR_WIDTH - 1:0] m_axi_gmem_ARADDR;
output  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_ARID;
output  [7:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [C_M_AXI_GMEM_ARUSER_WIDTH - 1:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [C_M_AXI_GMEM_DATA_WIDTH - 1:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_RID;
input  [C_M_AXI_GMEM_RUSER_WIDTH - 1:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [C_M_AXI_GMEM_ID_WIDTH - 1:0] m_axi_gmem_BID;
input  [C_M_AXI_GMEM_BUSER_WIDTH - 1:0] m_axi_gmem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [48:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_ftmap;
wire   [63:0] conv1_weights;
wire   [63:0] conv1_biases;
wire   [63:0] conv1_output_ftmap;
wire   [63:0] conv2_weights;
wire   [63:0] conv2_biases;
wire   [63:0] conv2_output_ftmap;
wire   [63:0] conv3_weights;
wire   [63:0] conv3_biases;
wire   [63:0] output_ftmap;
reg   [14:0] output_fm_buffer_1_address0;
reg    output_fm_buffer_1_ce0;
reg    output_fm_buffer_1_we0;
wire   [31:0] output_fm_buffer_1_q0;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state23;
reg    gmem_blk_n_R;
wire    ap_CS_fsm_state34;
reg   [0:0] icmp_ln114_reg_783;
reg    gmem_blk_n_AR;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state47;
reg   [63:0] output_ftmap_read_reg_671;
reg   [63:0] conv3_biases_read_reg_676;
reg   [63:0] conv3_weights_read_reg_681;
reg   [63:0] conv2_output_ftmap_read_reg_686;
reg   [63:0] conv2_biases_read_reg_692;
reg   [63:0] conv2_weights_read_reg_697;
reg   [63:0] conv1_output_ftmap_read_reg_702;
reg   [61:0] trunc_ln_reg_708;
reg   [61:0] trunc_ln1_reg_714;
reg   [61:0] trunc_ln2_reg_720;
reg   [63:0] gmem_addr_3_reg_726;
wire   [7:0] add_ln30_1_fu_508_p2;
reg   [7:0] add_ln30_1_reg_750;
wire    ap_CS_fsm_state24;
reg   [63:0] gmem_addr_4_reg_755;
wire   [0:0] icmp_ln30_fu_502_p2;
wire   [3:0] select_ln30_fu_551_p3;
reg   [3:0] select_ln30_reg_761;
wire    ap_CS_fsm_state32;
wire   [3:0] select_ln30_1_fu_559_p3;
reg   [3:0] select_ln30_1_reg_767;
wire   [7:0] p_shl_mid2_fu_567_p3;
reg   [7:0] p_shl_mid2_reg_773;
wire   [7:0] tmp_3_fu_575_p3;
reg   [7:0] tmp_3_reg_778;
wire   [0:0] icmp_ln114_fu_583_p2;
wire    ap_CS_fsm_state33;
wire   [6:0] add_ln114_fu_589_p2;
reg   [6:0] add_ln114_reg_787;
wire   [23:0] add_ln114_1_fu_595_p2;
reg   [23:0] add_ln114_1_reg_792;
reg    gmem_AWVALID;
wire    gmem_AWREADY;
reg   [63:0] gmem_AWADDR;
reg   [31:0] gmem_AWLEN;
reg    gmem_WVALID;
wire    gmem_WREADY;
reg   [31:0] gmem_WDATA;
reg   [3:0] gmem_WSTRB;
reg    gmem_ARVALID;
wire    gmem_ARREADY;
reg   [63:0] gmem_ARADDR;
reg   [31:0] gmem_ARLEN;
wire    gmem_RVALID;
reg    gmem_RREADY;
wire   [31:0] gmem_RDATA;
wire   [8:0] gmem_RFIFONUM;
wire    gmem_BVALID;
reg    gmem_BREADY;
reg    ap_block_state34;
reg   [31:0] gmem_addr_3_read_reg_797;
wire   [11:0] add_ln118_5_fu_635_p2;
reg   [11:0] add_ln118_5_reg_802;
wire    ap_CS_fsm_state35;
wire   [31:0] empty_48_fu_642_p1;
reg   [31:0] empty_48_reg_807;
reg   [31:0] gmem_addr_4_read_reg_812;
wire   [31:0] empty_50_fu_646_p1;
reg   [31:0] empty_50_reg_817;
wire    ap_CS_fsm_state48;
wire    grp_srcnn_Pipeline_1_fu_316_ap_start;
wire    grp_srcnn_Pipeline_1_fu_316_ap_done;
wire    grp_srcnn_Pipeline_1_fu_316_ap_idle;
wire    grp_srcnn_Pipeline_1_fu_316_ap_ready;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWID;
wire   [31:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWUSER;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WVALID;
wire   [31:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WDATA;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WSTRB;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WLAST;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WID;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WUSER;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARID;
wire   [31:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARUSER;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_RREADY;
wire    grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_BREADY;
wire    grp_srcnn_Pipeline_2_fu_323_ap_start;
wire    grp_srcnn_Pipeline_2_fu_323_ap_done;
wire    grp_srcnn_Pipeline_2_fu_323_ap_idle;
wire    grp_srcnn_Pipeline_2_fu_323_ap_ready;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWID;
wire   [31:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWUSER;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WVALID;
wire   [31:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WDATA;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WSTRB;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WLAST;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WID;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WUSER;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARID;
wire   [31:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARUSER;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_RREADY;
wire    grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_BREADY;
wire    grp_srcnn_Pipeline_3_fu_330_ap_start;
wire    grp_srcnn_Pipeline_3_fu_330_ap_done;
wire    grp_srcnn_Pipeline_3_fu_330_ap_idle;
wire    grp_srcnn_Pipeline_3_fu_330_ap_ready;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWID;
wire   [31:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWUSER;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WVALID;
wire   [31:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WDATA;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WSTRB;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WLAST;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WID;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WUSER;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARID;
wire   [31:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARUSER;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_RREADY;
wire    grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_BREADY;
wire    grp_conv2_fu_337_ap_start;
wire    grp_conv2_fu_337_ap_done;
wire    grp_conv2_fu_337_ap_idle;
wire    grp_conv2_fu_337_ap_ready;
wire    grp_conv2_fu_337_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv2_fu_337_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_AWID;
wire   [31:0] grp_conv2_fu_337_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv2_fu_337_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv2_fu_337_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv2_fu_337_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv2_fu_337_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_AWUSER;
wire    grp_conv2_fu_337_m_axi_gmem_WVALID;
wire   [31:0] grp_conv2_fu_337_m_axi_gmem_WDATA;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_WSTRB;
wire    grp_conv2_fu_337_m_axi_gmem_WLAST;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_WID;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_WUSER;
wire    grp_conv2_fu_337_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv2_fu_337_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_ARID;
wire   [31:0] grp_conv2_fu_337_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv2_fu_337_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv2_fu_337_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv2_fu_337_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv2_fu_337_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv2_fu_337_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv2_fu_337_m_axi_gmem_ARUSER;
wire    grp_conv2_fu_337_m_axi_gmem_RREADY;
wire    grp_conv2_fu_337_m_axi_gmem_BREADY;
wire   [31:0] grp_conv2_fu_337_grp_fu_822_p_din0;
wire   [31:0] grp_conv2_fu_337_grp_fu_822_p_din1;
wire   [1:0] grp_conv2_fu_337_grp_fu_822_p_opcode;
wire    grp_conv2_fu_337_grp_fu_822_p_ce;
wire   [31:0] grp_conv2_fu_337_grp_fu_830_p_din0;
wire   [31:0] grp_conv2_fu_337_grp_fu_830_p_din1;
wire    grp_conv2_fu_337_grp_fu_830_p_ce;
wire   [31:0] grp_conv2_fu_337_grp_fu_826_p_din0;
wire   [31:0] grp_conv2_fu_337_grp_fu_826_p_din1;
wire   [4:0] grp_conv2_fu_337_grp_fu_826_p_opcode;
wire    grp_conv2_fu_337_grp_fu_826_p_ce;
wire    grp_srcnn_Pipeline_5_fu_367_ap_start;
wire    grp_srcnn_Pipeline_5_fu_367_ap_done;
wire    grp_srcnn_Pipeline_5_fu_367_ap_idle;
wire    grp_srcnn_Pipeline_5_fu_367_ap_ready;
wire   [14:0] grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_address0;
wire    grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_ce0;
wire    grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_we0;
wire   [31:0] grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_d0;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_idle;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_ready;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWVALID;
wire   [63:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWADDR;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWID;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWLEN;
wire   [2:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWSIZE;
wire   [1:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWBURST;
wire   [1:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWLOCK;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWCACHE;
wire   [2:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWPROT;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWQOS;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWREGION;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWUSER;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WVALID;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WDATA;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WSTRB;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WLAST;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WID;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WUSER;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARVALID;
wire   [63:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARADDR;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARID;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARLEN;
wire   [2:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARSIZE;
wire   [1:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARBURST;
wire   [1:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARLOCK;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARCACHE;
wire   [2:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARPROT;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARQOS;
wire   [3:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARREGION;
wire   [0:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARUSER;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_RREADY;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_BREADY;
wire   [14:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_address0;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_ce0;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din0;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din1;
wire   [1:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_opcode;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_ce;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din0;
wire   [31:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din1;
wire   [4:0] grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_opcode;
wire    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_ce;
wire    grp_conv3_fu_390_ap_start;
wire    grp_conv3_fu_390_ap_done;
wire    grp_conv3_fu_390_ap_idle;
wire    grp_conv3_fu_390_ap_ready;
wire    grp_conv3_fu_390_m_axi_gmem_AWVALID;
wire   [63:0] grp_conv3_fu_390_m_axi_gmem_AWADDR;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_AWID;
wire   [31:0] grp_conv3_fu_390_m_axi_gmem_AWLEN;
wire   [2:0] grp_conv3_fu_390_m_axi_gmem_AWSIZE;
wire   [1:0] grp_conv3_fu_390_m_axi_gmem_AWBURST;
wire   [1:0] grp_conv3_fu_390_m_axi_gmem_AWLOCK;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_AWCACHE;
wire   [2:0] grp_conv3_fu_390_m_axi_gmem_AWPROT;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_AWQOS;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_AWREGION;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_AWUSER;
wire    grp_conv3_fu_390_m_axi_gmem_WVALID;
wire   [31:0] grp_conv3_fu_390_m_axi_gmem_WDATA;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_WSTRB;
wire    grp_conv3_fu_390_m_axi_gmem_WLAST;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_WID;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_WUSER;
wire    grp_conv3_fu_390_m_axi_gmem_ARVALID;
wire   [63:0] grp_conv3_fu_390_m_axi_gmem_ARADDR;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_ARID;
wire   [31:0] grp_conv3_fu_390_m_axi_gmem_ARLEN;
wire   [2:0] grp_conv3_fu_390_m_axi_gmem_ARSIZE;
wire   [1:0] grp_conv3_fu_390_m_axi_gmem_ARBURST;
wire   [1:0] grp_conv3_fu_390_m_axi_gmem_ARLOCK;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_ARCACHE;
wire   [2:0] grp_conv3_fu_390_m_axi_gmem_ARPROT;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_ARQOS;
wire   [3:0] grp_conv3_fu_390_m_axi_gmem_ARREGION;
wire   [0:0] grp_conv3_fu_390_m_axi_gmem_ARUSER;
wire    grp_conv3_fu_390_m_axi_gmem_RREADY;
wire    grp_conv3_fu_390_m_axi_gmem_BREADY;
wire   [31:0] grp_conv3_fu_390_grp_fu_822_p_din0;
wire   [31:0] grp_conv3_fu_390_grp_fu_822_p_din1;
wire   [1:0] grp_conv3_fu_390_grp_fu_822_p_opcode;
wire    grp_conv3_fu_390_grp_fu_822_p_ce;
wire   [31:0] grp_conv3_fu_390_grp_fu_830_p_din0;
wire   [31:0] grp_conv3_fu_390_grp_fu_830_p_din1;
wire    grp_conv3_fu_390_grp_fu_830_p_ce;
reg   [6:0] nout_reg_292;
wire    ap_CS_fsm_state36;
reg   [23:0] phi_mul_reg_304;
reg    grp_srcnn_Pipeline_1_fu_316_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_srcnn_Pipeline_2_fu_323_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_srcnn_Pipeline_3_fu_330_ap_start_reg;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
reg    grp_conv2_fu_337_ap_start_reg;
wire    ap_CS_fsm_state38;
reg    grp_srcnn_Pipeline_5_fu_367_ap_start_reg;
reg    ap_block_state34_ignore_call0;
wire    ap_CS_fsm_state37;
reg    grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg;
reg    grp_conv3_fu_390_ap_start_reg;
wire    ap_CS_fsm_state49;
wire  signed [63:0] sext_ln114_fu_444_p1;
wire  signed [63:0] sext_ln34_fu_469_p1;
wire  signed [63:0] sext_ln35_fu_479_p1;
wire  signed [63:0] sext_ln36_fu_489_p1;
wire  signed [63:0] p_cast_cast_fu_523_p1;
reg   [3:0] ti_fu_184;
wire   [3:0] add_ln31_fu_601_p2;
reg   [3:0] tj_fu_188;
reg   [7:0] indvar_flatten7_fu_192;
wire   [61:0] trunc_ln3_fu_434_p4;
wire   [61:0] p_cast_fu_514_p4;
wire   [0:0] icmp_ln31_fu_545_p2;
wire   [3:0] add_ln30_fu_539_p2;
wire   [10:0] tmp_4_fu_623_p3;
wire   [11:0] zext_ln118_10_fu_631_p1;
wire   [11:0] zext_ln118_fu_619_p1;
wire   [31:0] grp_fu_822_p2;
reg   [31:0] grp_fu_822_p0;
reg   [31:0] grp_fu_822_p1;
reg    grp_fu_822_ce;
wire   [0:0] grp_fu_826_p2;
reg   [31:0] grp_fu_826_p0;
reg   [31:0] grp_fu_826_p1;
reg    grp_fu_826_ce;
reg   [4:0] grp_fu_826_opcode;
wire   [31:0] grp_fu_830_p2;
reg   [31:0] grp_fu_830_p0;
reg   [31:0] grp_fu_830_p1;
reg    grp_fu_830_ce;
reg   [48:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
reg    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 49'd1;
#0 grp_srcnn_Pipeline_1_fu_316_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_2_fu_323_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_3_fu_330_ap_start_reg = 1'b0;
#0 grp_conv2_fu_337_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_5_fu_367_ap_start_reg = 1'b0;
#0 grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg = 1'b0;
#0 grp_conv3_fu_390_ap_start_reg = 1'b0;
end

srcnn_output_fm_buffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 18496 ),
    .AddressWidth( 15 ))
output_fm_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(output_fm_buffer_1_address0),
    .ce0(output_fm_buffer_1_ce0),
    .we0(output_fm_buffer_1_we0),
    .d0(grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_d0),
    .q0(output_fm_buffer_1_q0)
);

srcnn_srcnn_Pipeline_1 grp_srcnn_Pipeline_1_fu_316(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_1_fu_316_ap_start),
    .ap_done(grp_srcnn_Pipeline_1_fu_316_ap_done),
    .ap_idle(grp_srcnn_Pipeline_1_fu_316_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_1_fu_316_ap_ready),
    .m_axi_gmem_AWVALID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln34(trunc_ln_reg_708)
);

srcnn_srcnn_Pipeline_2 grp_srcnn_Pipeline_2_fu_323(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_2_fu_323_ap_start),
    .ap_done(grp_srcnn_Pipeline_2_fu_323_ap_done),
    .ap_idle(grp_srcnn_Pipeline_2_fu_323_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_2_fu_323_ap_ready),
    .m_axi_gmem_AWVALID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln35(trunc_ln1_reg_714)
);

srcnn_srcnn_Pipeline_3 grp_srcnn_Pipeline_3_fu_330(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_3_fu_330_ap_start),
    .ap_done(grp_srcnn_Pipeline_3_fu_330_ap_done),
    .ap_idle(grp_srcnn_Pipeline_3_fu_330_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_3_fu_330_ap_ready),
    .m_axi_gmem_AWVALID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .sext_ln36(trunc_ln2_reg_720)
);

srcnn_conv2 grp_conv2_fu_337(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv2_fu_337_ap_start),
    .ap_done(grp_conv2_fu_337_ap_done),
    .ap_idle(grp_conv2_fu_337_ap_idle),
    .ap_ready(grp_conv2_fu_337_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv2_fu_337_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_conv2_fu_337_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv2_fu_337_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv2_fu_337_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv2_fu_337_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv2_fu_337_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv2_fu_337_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv2_fu_337_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv2_fu_337_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv2_fu_337_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv2_fu_337_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv2_fu_337_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv2_fu_337_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_conv2_fu_337_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv2_fu_337_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv2_fu_337_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv2_fu_337_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv2_fu_337_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv2_fu_337_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv2_fu_337_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv2_fu_337_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv2_fu_337_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv2_fu_337_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv2_fu_337_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv2_fu_337_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv2_fu_337_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv2_fu_337_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv2_fu_337_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv2_fu_337_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv2_fu_337_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv2_fu_337_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_conv2_fu_337_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .input_ftmap(conv1_output_ftmap_read_reg_702),
    .conv2_weights(conv2_weights_read_reg_697),
    .conv2_biases(conv2_biases_read_reg_692),
    .output_ftmap(conv2_output_ftmap_read_reg_686),
    .grp_fu_822_p_din0(grp_conv2_fu_337_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_conv2_fu_337_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_conv2_fu_337_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_conv2_fu_337_grp_fu_822_p_ce),
    .grp_fu_830_p_din0(grp_conv2_fu_337_grp_fu_830_p_din0),
    .grp_fu_830_p_din1(grp_conv2_fu_337_grp_fu_830_p_din1),
    .grp_fu_830_p_dout0(grp_fu_830_p2),
    .grp_fu_830_p_ce(grp_conv2_fu_337_grp_fu_830_p_ce),
    .grp_fu_826_p_din0(grp_conv2_fu_337_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_conv2_fu_337_grp_fu_826_p_din1),
    .grp_fu_826_p_opcode(grp_conv2_fu_337_grp_fu_826_p_opcode),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_conv2_fu_337_grp_fu_826_p_ce)
);

srcnn_srcnn_Pipeline_5 grp_srcnn_Pipeline_5_fu_367(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_5_fu_367_ap_start),
    .ap_done(grp_srcnn_Pipeline_5_fu_367_ap_done),
    .ap_idle(grp_srcnn_Pipeline_5_fu_367_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_5_fu_367_ap_ready),
    .output_fm_buffer_1_address0(grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_address0),
    .output_fm_buffer_1_ce0(grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_ce0),
    .output_fm_buffer_1_we0(grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_we0),
    .output_fm_buffer_1_d0(grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_d0)
);

srcnn_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start),
    .ap_done(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done),
    .ap_idle(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_idle),
    .ap_ready(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_ready),
    .m_axi_gmem_AWVALID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(32'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .zext_ln30(select_ln30_1_reg_767),
    .p_shl_mid2(p_shl_mid2_reg_773),
    .add_ln118_5(add_ln118_5_reg_802),
    .empty(empty_48_reg_807),
    .ti_cast8(select_ln30_reg_761),
    .tmp_3(tmp_3_reg_778),
    .zext_ln115(phi_mul_reg_304),
    .conv1_output_ftmap(conv1_output_ftmap_read_reg_702),
    .output_fm_buffer_1_address0(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_address0),
    .output_fm_buffer_1_ce0(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_ce0),
    .output_fm_buffer_1_q0(output_fm_buffer_1_q0),
    .grp_fu_822_p_din0(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_ce),
    .grp_fu_826_p_din0(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din0),
    .grp_fu_826_p_din1(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din1),
    .grp_fu_826_p_opcode(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_opcode),
    .grp_fu_826_p_dout0(grp_fu_826_p2),
    .grp_fu_826_p_ce(grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_ce)
);

srcnn_conv3 grp_conv3_fu_390(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_conv3_fu_390_ap_start),
    .ap_done(grp_conv3_fu_390_ap_done),
    .ap_idle(grp_conv3_fu_390_ap_idle),
    .ap_ready(grp_conv3_fu_390_ap_ready),
    .m_axi_gmem_AWVALID(grp_conv3_fu_390_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_conv3_fu_390_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_conv3_fu_390_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_conv3_fu_390_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_conv3_fu_390_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_conv3_fu_390_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_conv3_fu_390_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_conv3_fu_390_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_conv3_fu_390_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_conv3_fu_390_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_conv3_fu_390_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_conv3_fu_390_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_conv3_fu_390_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(gmem_WREADY),
    .m_axi_gmem_WDATA(grp_conv3_fu_390_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_conv3_fu_390_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_conv3_fu_390_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_conv3_fu_390_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_conv3_fu_390_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_conv3_fu_390_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(gmem_ARREADY),
    .m_axi_gmem_ARADDR(grp_conv3_fu_390_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_conv3_fu_390_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_conv3_fu_390_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_conv3_fu_390_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_conv3_fu_390_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_conv3_fu_390_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_conv3_fu_390_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_conv3_fu_390_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_conv3_fu_390_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_conv3_fu_390_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_conv3_fu_390_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(gmem_RVALID),
    .m_axi_gmem_RREADY(grp_conv3_fu_390_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(gmem_RDATA),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(gmem_RFIFONUM),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(gmem_BVALID),
    .m_axi_gmem_BREADY(grp_conv3_fu_390_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(2'd0),
    .m_axi_gmem_BID(1'd0),
    .m_axi_gmem_BUSER(1'd0),
    .input_ftmap(conv2_output_ftmap_read_reg_686),
    .conv3_weights(conv3_weights_read_reg_681),
    .conv3_biases_0_0_val(empty_50_reg_817),
    .output_ftmap(output_ftmap_read_reg_671),
    .grp_fu_822_p_din0(grp_conv3_fu_390_grp_fu_822_p_din0),
    .grp_fu_822_p_din1(grp_conv3_fu_390_grp_fu_822_p_din1),
    .grp_fu_822_p_opcode(grp_conv3_fu_390_grp_fu_822_p_opcode),
    .grp_fu_822_p_dout0(grp_fu_822_p2),
    .grp_fu_822_p_ce(grp_conv3_fu_390_grp_fu_822_p_ce),
    .grp_fu_830_p_din0(grp_conv3_fu_390_grp_fu_830_p_din0),
    .grp_fu_830_p_din1(grp_conv3_fu_390_grp_fu_830_p_din1),
    .grp_fu_830_p_dout0(grp_fu_830_p2),
    .grp_fu_830_p_ce(grp_conv3_fu_390_grp_fu_830_p_ce)
);

srcnn_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_ftmap(input_ftmap),
    .conv1_weights(conv1_weights),
    .conv1_biases(conv1_biases),
    .conv1_output_ftmap(conv1_output_ftmap),
    .conv2_weights(conv2_weights),
    .conv2_biases(conv2_biases),
    .conv2_output_ftmap(conv2_output_ftmap),
    .conv3_weights(conv3_weights),
    .conv3_biases(conv3_biases),
    .output_ftmap(output_ftmap),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

srcnn_gmem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem_m_axi_U(
    .AWVALID(m_axi_gmem_AWVALID),
    .AWREADY(m_axi_gmem_AWREADY),
    .AWADDR(m_axi_gmem_AWADDR),
    .AWID(m_axi_gmem_AWID),
    .AWLEN(m_axi_gmem_AWLEN),
    .AWSIZE(m_axi_gmem_AWSIZE),
    .AWBURST(m_axi_gmem_AWBURST),
    .AWLOCK(m_axi_gmem_AWLOCK),
    .AWCACHE(m_axi_gmem_AWCACHE),
    .AWPROT(m_axi_gmem_AWPROT),
    .AWQOS(m_axi_gmem_AWQOS),
    .AWREGION(m_axi_gmem_AWREGION),
    .AWUSER(m_axi_gmem_AWUSER),
    .WVALID(m_axi_gmem_WVALID),
    .WREADY(m_axi_gmem_WREADY),
    .WDATA(m_axi_gmem_WDATA),
    .WSTRB(m_axi_gmem_WSTRB),
    .WLAST(m_axi_gmem_WLAST),
    .WID(m_axi_gmem_WID),
    .WUSER(m_axi_gmem_WUSER),
    .ARVALID(m_axi_gmem_ARVALID),
    .ARREADY(m_axi_gmem_ARREADY),
    .ARADDR(m_axi_gmem_ARADDR),
    .ARID(m_axi_gmem_ARID),
    .ARLEN(m_axi_gmem_ARLEN),
    .ARSIZE(m_axi_gmem_ARSIZE),
    .ARBURST(m_axi_gmem_ARBURST),
    .ARLOCK(m_axi_gmem_ARLOCK),
    .ARCACHE(m_axi_gmem_ARCACHE),
    .ARPROT(m_axi_gmem_ARPROT),
    .ARQOS(m_axi_gmem_ARQOS),
    .ARREGION(m_axi_gmem_ARREGION),
    .ARUSER(m_axi_gmem_ARUSER),
    .RVALID(m_axi_gmem_RVALID),
    .RREADY(m_axi_gmem_RREADY),
    .RDATA(m_axi_gmem_RDATA),
    .RLAST(m_axi_gmem_RLAST),
    .RID(m_axi_gmem_RID),
    .RUSER(m_axi_gmem_RUSER),
    .RRESP(m_axi_gmem_RRESP),
    .BVALID(m_axi_gmem_BVALID),
    .BREADY(m_axi_gmem_BREADY),
    .BRESP(m_axi_gmem_BRESP),
    .BID(m_axi_gmem_BID),
    .BUSER(m_axi_gmem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem_ARVALID),
    .I_ARREADY(gmem_ARREADY),
    .I_ARADDR(gmem_ARADDR),
    .I_ARLEN(gmem_ARLEN),
    .I_RVALID(gmem_RVALID),
    .I_RREADY(gmem_RREADY),
    .I_RDATA(gmem_RDATA),
    .I_RFIFONUM(gmem_RFIFONUM),
    .I_AWVALID(gmem_AWVALID),
    .I_AWREADY(gmem_AWREADY),
    .I_AWADDR(gmem_AWADDR),
    .I_AWLEN(gmem_AWLEN),
    .I_WVALID(gmem_WVALID),
    .I_WREADY(gmem_WREADY),
    .I_WDATA(gmem_WDATA),
    .I_WSTRB(gmem_WSTRB),
    .I_BVALID(gmem_BVALID),
    .I_BREADY(gmem_BREADY)
);

srcnn_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U128(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_822_p0),
    .din1(grp_fu_822_p1),
    .ce(grp_fu_822_ce),
    .dout(grp_fu_822_p2)
);

srcnn_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U129(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_826_p0),
    .din1(grp_fu_826_p1),
    .ce(grp_fu_826_ce),
    .opcode(grp_fu_826_opcode),
    .dout(grp_fu_826_p2)
);

srcnn_fmul_32ns_32ns_32_3_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_3_max_dsp_1_U130(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_830_p0),
    .din1(grp_fu_830_p1),
    .ce(grp_fu_830_ce),
    .dout(grp_fu_830_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv2_fu_337_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
            grp_conv2_fu_337_ap_start_reg <= 1'b1;
        end else if ((grp_conv2_fu_337_ap_ready == 1'b1)) begin
            grp_conv2_fu_337_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_conv3_fu_390_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_conv3_fu_390_ap_start_reg <= 1'b1;
        end else if ((grp_conv3_fu_390_ap_ready == 1'b1)) begin
            grp_conv3_fu_390_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_1_fu_316_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_srcnn_Pipeline_1_fu_316_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_1_fu_316_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_1_fu_316_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_2_fu_323_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_srcnn_Pipeline_2_fu_323_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_2_fu_323_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_2_fu_323_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_3_fu_330_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_srcnn_Pipeline_3_fu_330_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_3_fu_330_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_3_fu_330_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_5_fu_367_ap_start_reg <= 1'b0;
    end else begin
        if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd1))) begin
            grp_srcnn_Pipeline_5_fu_367_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_5_fu_367_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_5_fu_367_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state35)) begin
            grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg <= 1'b1;
        end else if ((grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_ready == 1'b1)) begin
            grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten7_fu_192 <= 8'd0;
    end else if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd1))) begin
        indvar_flatten7_fu_192 <= add_ln30_1_reg_750;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        nout_reg_292 <= 7'd0;
    end else if (((grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        nout_reg_292 <= add_ln114_reg_787;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        phi_mul_reg_304 <= 24'd0;
    end else if (((grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        phi_mul_reg_304 <= add_ln114_1_reg_792;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ti_fu_184 <= 4'd0;
    end else if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd1))) begin
        ti_fu_184 <= add_ln31_fu_601_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        tj_fu_188 <= 4'd0;
    end else if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd1))) begin
        tj_fu_188 <= select_ln30_1_reg_767;
    end
end

always @ (posedge ap_clk) begin
    if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34))) begin
        add_ln114_1_reg_792 <= add_ln114_1_fu_595_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        add_ln114_reg_787 <= add_ln114_fu_589_p2;
        icmp_ln114_reg_783 <= icmp_ln114_fu_583_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        add_ln118_5_reg_802 <= add_ln118_5_fu_635_p2;
        empty_48_reg_807 <= empty_48_fu_642_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln30_1_reg_750 <= add_ln30_1_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        conv1_output_ftmap_read_reg_702 <= conv1_output_ftmap;
        conv2_biases_read_reg_692 <= conv2_biases;
        conv2_output_ftmap_read_reg_686 <= conv2_output_ftmap;
        conv2_weights_read_reg_697 <= conv2_weights;
        conv3_biases_read_reg_676 <= conv3_biases;
        conv3_weights_read_reg_681 <= conv3_weights;
        gmem_addr_3_reg_726 <= sext_ln114_fu_444_p1;
        output_ftmap_read_reg_671 <= output_ftmap;
        trunc_ln1_reg_714 <= {{conv2_output_ftmap[63:2]}};
        trunc_ln2_reg_720 <= {{output_ftmap[63:2]}};
        trunc_ln_reg_708 <= {{conv1_output_ftmap[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        empty_50_reg_817 <= empty_50_fu_646_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd0))) begin
        gmem_addr_3_read_reg_797 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        gmem_addr_4_read_reg_812 <= gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        gmem_addr_4_reg_755 <= p_cast_cast_fu_523_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        p_shl_mid2_reg_773[7 : 4] <= p_shl_mid2_fu_567_p3[7 : 4];
        select_ln30_1_reg_767 <= select_ln30_1_fu_559_p3;
        select_ln30_reg_761 <= select_ln30_fu_551_p3;
        tmp_3_reg_778[7 : 4] <= tmp_3_fu_575_p3[7 : 4];
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_srcnn_Pipeline_2_fu_323_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_srcnn_Pipeline_3_fu_330_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if (((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0))) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_srcnn_Pipeline_5_fu_367_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_conv2_fu_337_ap_done == 1'b0)) begin
        ap_ST_fsm_state38_blk = 1'b1;
    end else begin
        ap_ST_fsm_state38_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((gmem_RVALID == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((grp_conv3_fu_390_ap_done == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_srcnn_Pipeline_1_fu_316_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if (((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_fu_390_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_conv3_fu_390_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem_ARADDR = gmem_addr_4_reg_755;
    end else if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        gmem_ARADDR = gmem_addr_3_reg_726;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_ARADDR = grp_conv3_fu_390_m_axi_gmem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_ARADDR = grp_conv2_fu_337_m_axi_gmem_ARADDR;
    end else begin
        gmem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
        gmem_ARLEN = 32'd1;
    end else if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        gmem_ARLEN = 32'd64;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_ARLEN = grp_conv3_fu_390_m_axi_gmem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_ARLEN = grp_conv2_fu_337_m_axi_gmem_ARLEN;
    end else begin
        gmem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39)) | ((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25)))) begin
        gmem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_ARVALID = grp_conv3_fu_390_m_axi_gmem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_ARVALID = grp_conv2_fu_337_m_axi_gmem_ARVALID;
    end else begin
        gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        gmem_AWADDR = sext_ln36_fu_489_p1;
    end else if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWADDR = sext_ln35_fu_479_p1;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWADDR = sext_ln34_fu_469_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_AWADDR = grp_conv3_fu_390_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_AWADDR = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_AWADDR = grp_conv2_fu_337_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_AWADDR = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWADDR = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWADDR = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWADDR;
    end else begin
        gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
        gmem_AWLEN = 32'd65025;
    end else if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        gmem_AWLEN = 32'd2080800;
    end else if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem_AWLEN = 32'd4161600;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_AWLEN = grp_conv3_fu_390_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_AWLEN = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_AWLEN = grp_conv2_fu_337_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_AWLEN = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWLEN = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWLEN = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWLEN;
    end else begin
        gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | ((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_AWVALID = grp_conv3_fu_390_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_AWVALID = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_AWVALID = grp_conv2_fu_337_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_AWVALID = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_AWVALID = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_AWVALID = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_AWVALID;
    end else begin
        gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | (~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16)) | (~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state9)))) begin
        gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_BREADY = grp_conv3_fu_390_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_BREADY = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_BREADY = grp_conv2_fu_337_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_BREADY = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_BREADY = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_BREADY = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_BREADY;
    end else begin
        gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd0)) | ((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47)))) begin
        gmem_RREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_RREADY = grp_conv3_fu_390_m_axi_gmem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_RREADY = grp_conv2_fu_337_m_axi_gmem_RREADY;
    end else begin
        gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_WDATA = grp_conv3_fu_390_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_WDATA = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_WDATA = grp_conv2_fu_337_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_WDATA = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WDATA = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WDATA = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WDATA;
    end else begin
        gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_WSTRB = grp_conv3_fu_390_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_WSTRB = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_WSTRB = grp_conv2_fu_337_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_WSTRB = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WSTRB = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WSTRB = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WSTRB;
    end else begin
        gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state48))) begin
        gmem_WVALID = grp_conv3_fu_390_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        gmem_WVALID = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state38) | ((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24)))) begin
        gmem_WVALID = grp_conv2_fu_337_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        gmem_WVALID = grp_srcnn_Pipeline_3_fu_330_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem_WVALID = grp_srcnn_Pipeline_2_fu_323_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        gmem_WVALID = grp_srcnn_Pipeline_1_fu_316_m_axi_gmem_WVALID;
    end else begin
        gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state25))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | ((1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd0)))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_822_ce = grp_conv3_fu_390_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_822_ce = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_822_ce = grp_conv2_fu_337_grp_fu_822_p_ce;
    end else begin
        grp_fu_822_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_822_p0 = grp_conv3_fu_390_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_822_p0 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_822_p0 = grp_conv2_fu_337_grp_fu_822_p_din0;
    end else begin
        grp_fu_822_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_822_p1 = grp_conv3_fu_390_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_822_p1 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_822_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_822_p1 = grp_conv2_fu_337_grp_fu_822_p_din1;
    end else begin
        grp_fu_822_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_826_ce = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_826_ce = grp_conv2_fu_337_grp_fu_826_p_ce;
    end else begin
        grp_fu_826_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_826_opcode = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_826_opcode = grp_conv2_fu_337_grp_fu_826_p_opcode;
    end else begin
        grp_fu_826_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_826_p0 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_826_p0 = grp_conv2_fu_337_grp_fu_826_p_din0;
    end else begin
        grp_fu_826_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_fu_826_p1 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_grp_fu_826_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_826_p1 = grp_conv2_fu_337_grp_fu_826_p_din1;
    end else begin
        grp_fu_826_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_830_ce = grp_conv3_fu_390_grp_fu_830_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_830_ce = grp_conv2_fu_337_grp_fu_830_p_ce;
    end else begin
        grp_fu_830_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_830_p0 = grp_conv3_fu_390_grp_fu_830_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_830_p0 = grp_conv2_fu_337_grp_fu_830_p_din0;
    end else begin
        grp_fu_830_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        grp_fu_830_p1 = grp_conv3_fu_390_grp_fu_830_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_fu_830_p1 = grp_conv2_fu_337_grp_fu_830_p_din1;
    end else begin
        grp_fu_830_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        output_fm_buffer_1_address0 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        output_fm_buffer_1_address0 = grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_address0;
    end else begin
        output_fm_buffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        output_fm_buffer_1_ce0 = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_output_fm_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        output_fm_buffer_1_ce0 = grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_ce0;
    end else begin
        output_fm_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        output_fm_buffer_1_we0 = grp_srcnn_Pipeline_5_fu_367_output_fm_buffer_1_we0;
    end else begin
        output_fm_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_srcnn_Pipeline_1_fu_316_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_srcnn_Pipeline_2_fu_323_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if ((~((gmem_BVALID == 1'b0) | (gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_srcnn_Pipeline_3_fu_330_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            if (((icmp_ln30_fu_502_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state25 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else if ((~((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0)) & (1'b1 == ap_CS_fsm_state34) & (icmp_ln114_reg_783 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((grp_srcnn_Pipeline_5_fu_367_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((grp_conv2_fu_337_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((gmem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state39))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((gmem_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((grp_conv3_fu_390_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state49))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_1_fu_595_p2 = (phi_mul_reg_304 + 24'd260100);

assign add_ln114_fu_589_p2 = (nout_reg_292 + 7'd1);

assign add_ln118_5_fu_635_p2 = (zext_ln118_10_fu_631_p1 + zext_ln118_fu_619_p1);

assign add_ln30_1_fu_508_p2 = (indvar_flatten7_fu_192 + 8'd1);

assign add_ln30_fu_539_p2 = (tj_fu_188 + 4'd1);

assign add_ln31_fu_601_p2 = (select_ln30_reg_761 + 4'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state34 = ((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0));
end

always @ (*) begin
    ap_block_state34_ignore_call0 = ((gmem_RVALID == 1'b0) & (icmp_ln114_reg_783 == 1'd0));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign empty_48_fu_642_p1 = gmem_addr_3_read_reg_797;

assign empty_50_fu_646_p1 = gmem_addr_4_read_reg_812;

assign grp_conv2_fu_337_ap_start = grp_conv2_fu_337_ap_start_reg;

assign grp_conv3_fu_390_ap_start = grp_conv3_fu_390_ap_start_reg;

assign grp_srcnn_Pipeline_1_fu_316_ap_start = grp_srcnn_Pipeline_1_fu_316_ap_start_reg;

assign grp_srcnn_Pipeline_2_fu_323_ap_start = grp_srcnn_Pipeline_2_fu_323_ap_start_reg;

assign grp_srcnn_Pipeline_3_fu_330_ap_start = grp_srcnn_Pipeline_3_fu_330_ap_start_reg;

assign grp_srcnn_Pipeline_5_fu_367_ap_start = grp_srcnn_Pipeline_5_fu_367_ap_start_reg;

assign grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start = grp_srcnn_Pipeline_OUT_BUFFER_TY_OUT_BUFFER_TX_fu_373_ap_start_reg;

assign icmp_ln114_fu_583_p2 = ((nout_reg_292 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_502_p2 = ((indvar_flatten7_fu_192 == 8'd225) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_545_p2 = ((ti_fu_184 == 4'd15) ? 1'b1 : 1'b0);

assign p_cast_cast_fu_523_p1 = $signed(p_cast_fu_514_p4);

assign p_cast_fu_514_p4 = {{conv3_biases_read_reg_676[63:2]}};

assign p_shl_mid2_fu_567_p3 = {{select_ln30_1_fu_559_p3}, {4'd0}};

assign select_ln30_1_fu_559_p3 = ((icmp_ln31_fu_545_p2[0:0] == 1'b1) ? add_ln30_fu_539_p2 : tj_fu_188);

assign select_ln30_fu_551_p3 = ((icmp_ln31_fu_545_p2[0:0] == 1'b1) ? 4'd0 : ti_fu_184);

assign sext_ln114_fu_444_p1 = $signed(trunc_ln3_fu_434_p4);

assign sext_ln34_fu_469_p1 = $signed(trunc_ln_reg_708);

assign sext_ln35_fu_479_p1 = $signed(trunc_ln1_reg_714);

assign sext_ln36_fu_489_p1 = $signed(trunc_ln2_reg_720);

assign tmp_3_fu_575_p3 = {{select_ln30_fu_551_p3}, {4'd0}};

assign tmp_4_fu_623_p3 = {{nout_reg_292}, {4'd0}};

assign trunc_ln3_fu_434_p4 = {{conv1_biases[63:2]}};

assign zext_ln118_10_fu_631_p1 = tmp_4_fu_623_p3;

assign zext_ln118_fu_619_p1 = nout_reg_292;

always @ (posedge ap_clk) begin
    p_shl_mid2_reg_773[3:0] <= 4'b0000;
    tmp_3_reg_778[3:0] <= 4'b0000;
end

endmodule //srcnn
