

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_15'
================================================================
* Date:           Mon Jun 26 15:21:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  0.10 us|  3.899 ns|    27.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        5|        5|  0.500 us|  0.500 us|    5|    5|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         2|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index2723_t = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index2723_t' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%cr_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'cr_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cr_V_1_9 = alloca i32 1"   --->   Operation 7 'alloca' 'cr_V_1_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cr_V_1_10 = alloca i32 1"   --->   Operation 8 'alloca' 'cr_V_1_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%cr_V_0_1_126_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_0_1_126"   --->   Operation 9 'read' 'cr_V_0_1_126_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cr_V_1_1_124_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_1_1_124"   --->   Operation 10 'read' 'cr_V_1_1_124_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cr_V_2_1_122_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %cr_V_2_1_122"   --->   Operation 11 'read' 'cr_V_2_1_122_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_2_1_122_read, i85 %cr_V_1_10"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_1_124_read, i85 %cr_V_1_9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_0_1_126_read, i85 %cr_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %loop_index2723_t"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%loop_index2723_t_load = load i2 %loop_index2723_t"   --->   Operation 17 'load' 'loop_index2723_t_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond517025 = icmp_eq  i2 %loop_index2723_t_load, i2 3"   --->   Operation 19 'icmp' 'exitcond517025' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.56ns)   --->   "%empty = add i2 %loop_index2723_t_load, i2 1"   --->   Operation 21 'add' 'empty' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond517025, void %load-store-loop2722.split, void %load-store-loop2719.preheader.exitStub"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%loop_index2723_t_cast = zext i2 %loop_index2723_t_load"   --->   Operation 23 'zext' 'loop_index2723_t_cast' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %loop_index2723_t_cast"   --->   Operation 24 'getelementptr' 'c_V_addr' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (2.31ns)   --->   "%cr_V_1_12 = load i3 %c_V_addr"   --->   Operation 25 'load' 'cr_V_1_12' <Predicate = (!exitcond517025)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 26 [1/1] (0.95ns)   --->   "%switch_ln0 = switch i2 %loop_index2723_t_load, void %branch38, i2 0, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge, i2 1, void %load-store-loop2722.split.load-store-loop2722.split318_crit_edge6"   --->   Operation 26 'switch' 'switch_ln0' <Predicate = (!exitcond517025)> <Delay = 0.95>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %empty, i2 %loop_index2723_t"   --->   Operation 27 'store' 'store_ln0' <Predicate = (!exitcond517025)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!exitcond517025)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%cr_V_1_load = load i85 %cr_V_1"   --->   Operation 36 'load' 'cr_V_1_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cr_V_1_9_load = load i85 %cr_V_1_9"   --->   Operation 37 'load' 'cr_V_1_9_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cr_V_1_10_load = load i85 %cr_V_1_10"   --->   Operation 38 'load' 'cr_V_1_10_load' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_2_1_2_out, i85 %cr_V_1_10_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_1_1_2_out, i85 %cr_V_1_9_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i85P0A, i85 %cr_V_0_1_2_out, i85 %cr_V_1_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (exitcond517025)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.89>
ST_2 : Operation 29 [1/2] (2.31ns)   --->   "%cr_V_1_12 = load i3 %c_V_addr"   --->   Operation 29 'load' 'cr_V_1_12' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_9"   --->   Operation 30 'store' 'store_ln0' <Predicate = (loop_index2723_t_load == 1)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 31 'br' 'br_ln0' <Predicate = (loop_index2723_t_load == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1"   --->   Operation 32 'store' 'store_ln0' <Predicate = (loop_index2723_t_load == 0)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 33 'br' 'br_ln0' <Predicate = (loop_index2723_t_load == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i85 %cr_V_1_12, i85 %cr_V_1_10"   --->   Operation 34 'store' 'store_ln0' <Predicate = (loop_index2723_t_load != 0 & loop_index2723_t_load != 1)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop2722.split318"   --->   Operation 35 'br' 'br_ln0' <Predicate = (loop_index2723_t_load != 0 & loop_index2723_t_load != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cr_V_2_1_122]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cr_V_1_1_124]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cr_V_0_1_126]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cr_V_2_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cr_V_1_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cr_V_0_1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index2723_t      (alloca           ) [ 010]
cr_V_1                (alloca           ) [ 011]
cr_V_1_9              (alloca           ) [ 011]
cr_V_1_10             (alloca           ) [ 011]
cr_V_0_1_126_read     (read             ) [ 000]
cr_V_1_1_124_read     (read             ) [ 000]
cr_V_2_1_122_read     (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
loop_index2723_t_load (load             ) [ 011]
specpipeline_ln0      (specpipeline     ) [ 000]
exitcond517025        (icmp             ) [ 010]
speclooptripcount_ln0 (speclooptripcount) [ 000]
empty                 (add              ) [ 000]
br_ln0                (br               ) [ 000]
loop_index2723_t_cast (zext             ) [ 000]
c_V_addr              (getelementptr    ) [ 011]
switch_ln0            (switch           ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
cr_V_1_12             (load             ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
cr_V_1_load           (load             ) [ 000]
cr_V_1_9_load         (load             ) [ 000]
cr_V_1_10_load        (load             ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cr_V_2_1_122">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_2_1_122"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cr_V_1_1_124">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_1_1_124"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cr_V_0_1_126">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_0_1_126"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cr_V_2_1_2_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_2_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cr_V_1_1_2_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_1_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cr_V_0_1_2_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cr_V_0_1_2_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i85"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i85P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="loop_index2723_t_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index2723_t/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cr_V_1_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_1/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="cr_V_1_9_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_1_9/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="cr_V_1_10_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cr_V_1_10/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="cr_V_0_1_126_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="85" slack="0"/>
<pin id="58" dir="0" index="1" bw="85" slack="0"/>
<pin id="59" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_0_1_126_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="cr_V_1_1_124_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="85" slack="0"/>
<pin id="64" dir="0" index="1" bw="85" slack="0"/>
<pin id="65" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_1_1_124_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="cr_V_2_1_122_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="85" slack="0"/>
<pin id="70" dir="0" index="1" bw="85" slack="0"/>
<pin id="71" dir="1" index="2" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cr_V_2_1_122_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="85" slack="0"/>
<pin id="77" dir="0" index="2" bw="85" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="write_ln0_write_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="0" slack="0"/>
<pin id="83" dir="0" index="1" bw="85" slack="0"/>
<pin id="84" dir="0" index="2" bw="85" slack="0"/>
<pin id="85" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="write_ln0_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="85" slack="0"/>
<pin id="91" dir="0" index="2" bw="85" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="c_V_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="85" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="2" slack="0"/>
<pin id="99" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_V_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="85" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_1_12/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="85" slack="0"/>
<pin id="110" dir="0" index="1" bw="85" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="85" slack="0"/>
<pin id="115" dir="0" index="1" bw="85" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="85" slack="0"/>
<pin id="120" dir="0" index="1" bw="85" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="loop_index2723_t_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index2723_t_load/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="exitcond517025_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond517025/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="empty_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="2" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="loop_index2723_t_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index2723_t_cast/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="2" slack="0"/>
<pin id="150" dir="0" index="1" bw="2" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="85" slack="0"/>
<pin id="155" dir="0" index="1" bw="85" slack="1"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="85" slack="0"/>
<pin id="160" dir="0" index="1" bw="85" slack="1"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="85" slack="0"/>
<pin id="165" dir="0" index="1" bw="85" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cr_V_1_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="85" slack="0"/>
<pin id="170" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_1_load/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="cr_V_1_9_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="85" slack="0"/>
<pin id="174" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_1_9_load/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="cr_V_1_10_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="85" slack="0"/>
<pin id="178" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cr_V_1_10_load/1 "/>
</bind>
</comp>

<comp id="180" class="1005" name="loop_index2723_t_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="2" slack="0"/>
<pin id="182" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="loop_index2723_t "/>
</bind>
</comp>

<comp id="187" class="1005" name="cr_V_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="85" slack="0"/>
<pin id="189" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cr_V_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="cr_V_1_9_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="85" slack="0"/>
<pin id="196" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cr_V_1_9 "/>
</bind>
</comp>

<comp id="201" class="1005" name="cr_V_1_10_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="85" slack="0"/>
<pin id="203" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opset="cr_V_1_10 "/>
</bind>
</comp>

<comp id="208" class="1005" name="loop_index2723_t_load_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="loop_index2723_t_load "/>
</bind>
</comp>

<comp id="215" class="1005" name="c_V_addr_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="14" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="16" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="38" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="38" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="36" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="95" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="68" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="122"><net_src comp="56" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="34" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="102" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="102" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="102" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="168" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="179"><net_src comp="176" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="183"><net_src comp="40" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="190"><net_src comp="44" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="192"><net_src comp="187" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="193"><net_src comp="187" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="197"><net_src comp="48" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="199"><net_src comp="194" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="200"><net_src comp="194" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="204"><net_src comp="52" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="207"><net_src comp="201" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="211"><net_src comp="128" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="95" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="102" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cr_V_2_1_2_out | {1 }
	Port: cr_V_1_1_2_out | {1 }
	Port: cr_V_0_1_2_out | {1 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_15 : cr_V_2_1_122 | {1 }
	Port: runge_kutta_45_Pipeline_15 : cr_V_1_1_124 | {1 }
	Port: runge_kutta_45_Pipeline_15 : cr_V_0_1_126 | {1 }
	Port: runge_kutta_45_Pipeline_15 : c_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index2723_t_load : 1
		exitcond517025 : 2
		empty : 2
		br_ln0 : 3
		loop_index2723_t_cast : 2
		c_V_addr : 3
		cr_V_1_12 : 4
		switch_ln0 : 2
		store_ln0 : 3
		cr_V_1_load : 1
		cr_V_1_9_load : 1
		cr_V_1_10_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|    add   |         empty_fu_137         |    0    |    10   |
|----------|------------------------------|---------|---------|
|   icmp   |     exitcond517025_fu_131    |    0    |    8    |
|----------|------------------------------|---------|---------|
|          | cr_V_0_1_126_read_read_fu_56 |    0    |    0    |
|   read   | cr_V_1_1_124_read_read_fu_62 |    0    |    0    |
|          | cr_V_2_1_122_read_read_fu_68 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     write_ln0_write_fu_74    |    0    |    0    |
|   write  |     write_ln0_write_fu_81    |    0    |    0    |
|          |     write_ln0_write_fu_88    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   | loop_index2723_t_cast_fu_143 |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    18   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|       c_V_addr_reg_215      |    3   |
|      cr_V_1_10_reg_201      |   85   |
|       cr_V_1_9_reg_194      |   85   |
|        cr_V_1_reg_187       |   85   |
|loop_index2723_t_load_reg_208|    2   |
|   loop_index2723_t_reg_180  |    2   |
+-----------------------------+--------+
|            Total            |   262  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_102 |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   18   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   262  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   262  |   27   |
+-----------+--------+--------+--------+
