pin,symbol,omi_net,group,notes
2,VSS,GND,POWER,
3,DQ4,D0_DQ4,DQ_DQS,byte lane 0
4,VSS,GND,POWER,
5,DQ0,D0_DQ0,DQ_DQS,byte lane 0
6,VSS,GND,POWER,
7,DM0_n/DBI0_n,D0_DM_DBI_n,DQ_DQS,byte lane 0; NC on x64 module
9,VSS,GND,POWER,
10,DQ6,D0_DQ6,DQ_DQS,byte lane 0
11,VSS,GND,POWER,
12,DQ2,D0_DQ2,DQ_DQS,byte lane 0
13,VSS,GND,POWER,
14,DQ12,D1_DQ4,DQ_DQS,byte lane 1
15,VSS,GND,POWER,
16,DQ8,D1_DQ0,DQ_DQS,byte lane 1
17,VSS,GND,POWER,
18,DM1_n/DBI1_n,D1_DM_DBI_n,DQ_DQS,byte lane 1; NC on x64 module
20,VSS,GND,POWER,
21,DQ14,D1_DQ6,DQ_DQS,byte lane 1
22,VSS,GND,POWER,
23,DQ10,D1_DQ2,DQ_DQS,byte lane 1
24,VSS,GND,POWER,
25,DQ20,D2_DQ4,DQ_DQS,byte lane 2
26,VSS,GND,POWER,
27,DQ16,D2_DQ0,DQ_DQS,byte lane 2
28,VSS,GND,POWER,
29,DM2_n/DBI2_n,D2_DM_DBI_n,DQ_DQS,byte lane 2; NC on x64 module
31,VSS,GND,POWER,
32,DQ22,D2_DQ6,DQ_DQS,byte lane 2
33,VSS,GND,POWER,
34,DQ18,D2_DQ2,DQ_DQS,byte lane 2
35,VSS,GND,POWER,
36,DQ28,D3_DQ4,DQ_DQS,byte lane 3
37,VSS,GND,POWER,
38,DQ24,D3_DQ0,DQ_DQS,byte lane 3
39,VSS,GND,POWER,
40,DM3_n/DBI3_n,D3_DM_DBI_n,DQ_DQS,byte lane 3; NC on x64 module
42,VSS,GND,POWER,
43,DQ30,D3_DQ6,DQ_DQS,byte lane 3
44,VSS,GND,POWER,
45,DQ26,D3_DQ2,DQ_DQS,byte lane 3
46,VSS,GND,POWER,
50,VSS,GND,POWER,
53,VSS,GND,POWER,
55,VSS,GND,POWER,
57,VSS,GND,POWER,
58,RESET_n,RESET_n,CA_CLK,
60,CKE0,CKE0,CA_CLK,clock enable rank 0
62,ACT_n,ACT_n,CA_CLK,
63,BG0,BG0,CA_CLK,
64,VDD,VDD,POWER,
65,A12/BC_n,A12,CA_CLK,burst chop / address bit 12
66,A9,A9,CA_CLK,
67,VDD,VDD,POWER,
68,A8,A8,CA_CLK,
69,A6,A6,CA_CLK,
70,VDD,VDD,POWER,
71,A3,A3,CA_CLK,
72,A1,A1,CA_CLK,
73,VDD,VDD,POWER,
74,CK0_t,CK_t,CA_CLK,rank 0 clock true
75,CK0_c,CK_c,CA_CLK,rank 0 clock complement
76,VDD,VDD,POWER,
77,VTT,VTT,POWER,termination rail — host supplied
78,EVENT_n,NC,OTHER,NF in Table 4
79,A0,A0,CA_CLK,
80,VDD,VDD,POWER,
81,BA0,BA0,CA_CLK,
82,RAS_n/A16,A16,CA_CLK,row address strobe / address bit 16
83,VDD,VDD,POWER,
84,CS0_n,CS0_n,CA_CLK,chip select rank 0
85,VDD,VDD,POWER,
86,CAS_n/A15,A15,CA_CLK,column address strobe / address bit 15
87,ODT0,ODT0,CA_CLK,on-die termination rank 0
88,VDD,VDD,POWER,
89,CS1_n,NC,CA_CLK,single-rank v1: unused
90,VDD,VDD,POWER,
91,ODT1,NC,CA_CLK,single-rank v1: unused
92,VDD,VDD,POWER,
94,VDD,VDD,POWER,
95,DQ36,D4_DQ4,DQ_DQS,byte lane 4
97,DQ32,D4_DQ0,DQ_DQS,byte lane 4
99,DM4_n/DBI4_n,D4_DM_DBI_n,DQ_DQS,byte lane 4; NC on x64 module
101,VSS,GND,POWER,
102,DQ38,D4_DQ6,DQ_DQS,byte lane 4
103,VSS,GND,POWER,
104,DQ34,D4_DQ2,DQ_DQS,byte lane 4
105,VSS,GND,POWER,
106,DQ44,D5_DQ4,DQ_DQS,byte lane 5
107,VSS,GND,POWER,
108,DQ40,D5_DQ0,DQ_DQS,byte lane 5
109,VSS,GND,POWER,
110,DM5_n/DBI5_n,D5_DM_DBI_n,DQ_DQS,byte lane 5; NC on x64 module
112,VSS,GND,POWER,
113,DQ46,D5_DQ6,DQ_DQS,byte lane 5
114,VSS,GND,POWER,
115,DQ42,D5_DQ2,DQ_DQS,byte lane 5
116,VSS,GND,POWER,
117,DQ52,D6_DQ4,DQ_DQS,byte lane 6
118,VSS,GND,POWER,
119,DQ48,D6_DQ0,DQ_DQS,byte lane 6
120,VSS,GND,POWER,
121,DM6_n/DBI6_n,D6_DM_DBI_n,DQ_DQS,byte lane 6; NC on x64 module
123,VSS,GND,POWER,
124,DQ54,D6_DQ6,DQ_DQS,byte lane 6
125,VSS,GND,POWER,
126,DQ50,D6_DQ2,DQ_DQS,byte lane 6
127,VSS,GND,POWER,
129,DQ60,D7_DQ4,DQ_DQS,byte lane 7
131,DQ56,D7_DQ0,DQ_DQS,byte lane 7
132,DM7_n/DBI7_n,D7_DM_DBI_n,DQ_DQS,byte lane 7; NC on x64 module
134,VSS,GND,POWER,
135,DQ62,D7_DQ6,DQ_DQS,byte lane 7
136,VSS,GND,POWER,
137,DQ58,D7_DQ2,DQ_DQS,byte lane 7
138,VSS,GND,POWER,
139,SA0,SA0,SPD,
140,SA1,SA1,SPD,
141,SCL,SPD_SCL,SPD,
142,VPP,VPP,POWER,
143,VPP,VPP,POWER,
146,VREFCA,VREF,POWER,maps VREFCA->VREF
147,VSS,GND,POWER,
148,DQ5,D0_DQ5,DQ_DQS,byte lane 0
149,VSS,GND,POWER,
150,DQ1,D0_DQ1,DQ_DQS,byte lane 0
151,VSS,GND,POWER,
152,DQS0_c,D0_DQS_c,DQ_DQS,byte lane 0 strobe complement
153,DQS0_t,D0_DQS_t,DQ_DQS,byte lane 0 strobe true
154,VSS,GND,POWER,
155,DQ7,D0_DQ7,DQ_DQS,byte lane 0
156,VSS,GND,POWER,
157,DQ3,D0_DQ3,DQ_DQS,byte lane 0
158,VSS,GND,POWER,
159,DQ13,D1_DQ5,DQ_DQS,byte lane 1
160,VSS,GND,POWER,
161,DQ9,D1_DQ1,DQ_DQS,byte lane 1
162,VSS,GND,POWER,
163,DQS1_c,D1_DQS_c,DQ_DQS,byte lane 1 strobe complement
164,DQS1_t,D1_DQS_t,DQ_DQS,byte lane 1 strobe true
165,VSS,GND,POWER,
166,DQ15,D1_DQ7,DQ_DQS,byte lane 1
167,VSS,GND,POWER,
168,DQ11,D1_DQ3,DQ_DQS,byte lane 1
169,VSS,GND,POWER,
170,DQ21,D2_DQ5,DQ_DQS,byte lane 2
171,VSS,GND,POWER,
172,DQ17,D2_DQ1,DQ_DQS,byte lane 2
173,VSS,GND,POWER,
174,DQS2_c,D2_DQS_c,DQ_DQS,byte lane 2 strobe complement
175,DQS2_t,D2_DQS_t,DQ_DQS,byte lane 2 strobe true
176,VSS,GND,POWER,
177,DQ23,D2_DQ7,DQ_DQS,byte lane 2
178,VSS,GND,POWER,
179,DQ19,D2_DQ3,DQ_DQS,byte lane 2
180,VSS,GND,POWER,
181,DQ29,D3_DQ5,DQ_DQS,byte lane 3
182,VSS,GND,POWER,
183,DQ25,D3_DQ1,DQ_DQS,byte lane 3
184,VSS,GND,POWER,
185,DQS3_c,D3_DQS_c,DQ_DQS,byte lane 3 strobe complement
186,DQS3_t,D3_DQS_t,DQ_DQS,byte lane 3 strobe true
187,VSS,GND,POWER,
188,DQ31,D3_DQ7,DQ_DQS,byte lane 3
189,VSS,GND,POWER,
190,DQ27,D3_DQ3,DQ_DQS,byte lane 3
191,VSS,GND,POWER,
193,VSS,GND,POWER,
195,VSS,GND,POWER,
198,VSS,GND,POWER,
200,VSS,GND,POWER,
202,VSS,GND,POWER,
203,CKE1,NC,CA_CLK,single-rank v1: unused
205,VSS,GND,POWER,
207,BG1,BG1,CA_CLK,
208,ALERT_n,ALERT_n,CA_CLK,optional/system-dependent; tie-off TBD
209,VDD,VDD,POWER,
210,A11,A11,CA_CLK,
211,A7,A7,CA_CLK,
212,VDD,VDD,POWER,
213,A5,A5,CA_CLK,
214,A4,A4,CA_CLK,
215,VDD,VDD,POWER,
216,A2,A2,CA_CLK,
217,VDD,VDD,POWER,
218,CK1_t,NC,CA_CLK,single-rank v1: unused
219,CK1_c,NC,CA_CLK,single-rank v1: unused
220,VDD,VDD,POWER,
221,VTT,VTT,POWER,termination rail — host supplied
222,PARITY,PARITY,CA_CLK,command/address parity input
223,VDD,VDD,POWER,
224,BA1,BA1,CA_CLK,
225,A10/AP,A10,CA_CLK,auto precharge / address bit 10
226,VDD,VDD,POWER,
228,WE_n/A14,A14,CA_CLK,write enable / address bit 14
229,VDD,VDD,POWER,
232,A13,A13,CA_CLK,
234,VDD,VDD,POWER,
236,VDD,VDD,POWER,
238,SA2,SA2,SPD,
239,VDD,VDD,POWER,
240,DQ37,D4_DQ5,DQ_DQS,byte lane 4
241,VSS,GND,POWER,
242,DQ33,D4_DQ1,DQ_DQS,byte lane 4
243,VSS,GND,POWER,
244,DQS4_c,D4_DQS_c,DQ_DQS,byte lane 4 strobe complement
245,DQS4_t,D4_DQS_t,DQ_DQS,byte lane 4 strobe true
246,VSS,GND,POWER,
247,DQ39,D4_DQ7,DQ_DQS,byte lane 4
248,VSS,GND,POWER,
249,DQ35,D4_DQ3,DQ_DQS,byte lane 4
250,VSS,GND,POWER,
251,DQ45,D5_DQ5,DQ_DQS,byte lane 5
252,VSS,GND,POWER,
253,DQ41,D5_DQ1,DQ_DQS,byte lane 5
254,VSS,GND,POWER,
255,DQS5_c,D5_DQS_c,DQ_DQS,byte lane 5 strobe complement
256,DQS5_t,D5_DQS_t,DQ_DQS,byte lane 5 strobe true
257,VSS,GND,POWER,
258,DQ47,D5_DQ7,DQ_DQS,byte lane 5
259,VSS,GND,POWER,
260,DQ43,D5_DQ3,DQ_DQS,byte lane 5
261,VSS,GND,POWER,
262,DQ53,D6_DQ5,DQ_DQS,byte lane 6
263,VSS,GND,POWER,
264,DQ49,D6_DQ1,DQ_DQS,byte lane 6
265,VSS,GND,POWER,
266,DQS6_c,D6_DQS_c,DQ_DQS,byte lane 6 strobe complement
267,DQS6_t,D6_DQS_t,DQ_DQS,byte lane 6 strobe true
268,VSS,GND,POWER,
269,DQ55,D6_DQ7,DQ_DQS,byte lane 6
270,VSS,GND,POWER,
271,DQ51,D6_DQ3,DQ_DQS,byte lane 6
272,VSS,GND,POWER,
273,DQ61,D7_DQ5,DQ_DQS,byte lane 7
274,VSS,GND,POWER,
275,DQ57,D7_DQ1,DQ_DQS,byte lane 7
276,VSS,GND,POWER,
277,DQS7_c,D7_DQS_c,DQ_DQS,byte lane 7 strobe complement
278,DQS7_t,D7_DQS_t,DQ_DQS,byte lane 7 strobe true
279,VSS,GND,POWER,
280,DQ63,D7_DQ7,DQ_DQS,byte lane 7
281,VSS,GND,POWER,
282,DQ59,D7_DQ3,DQ_DQS,byte lane 7
283,VSS,GND,POWER,
284,VDDSPD,VDDSPD,POWER,SPD supply rail 2.2-3.6V NOM
285,SDA,SPD_SDA,SPD,
286,VPP,VPP,POWER,
287,VPP,VPP,POWER,
288,VPP,VPP,POWER,
