/******************************************************************* 
* Name:
*	simple_dual_port_ram_single_clock.v
* Description:
* 	This module is a parameterized RAM blocks
*  data: Parallel input data 
*	read_addr: Read Address input 
*  write_addr: Write Address input
*  we: Write Enable input line
*	clk: Input Clock signal
* Outputs:
* 	q: Output parallel data
* Versión:  
*	1.0
* Author: 
*	José Antonio Rodríguez Castañeda  md193781
* Date :
*	V1.0       01/11/2018
* 
*********************************************************************/
module read_pointer
#
(parameter MEM_DEPTH=4,parameter ADDR_WIDTH=CeilLog2(MEM_DEPTH))
(
	input pop, 
	input clk,
	input reset,
	input empty,
	
	output reg [(ADDR_WIDTH-1):0] read_addr
);


always@(posedge clk or negedge reset) begin
	if(reset == 1'b0) 											//reset
		write_addr <= 0;
	else if (push) begin										//push 
			if (full == 0)
				if(write_addr == (MEM_DEPTH-1))
					write_addr <= 0;
				else
					write_addr <= write_addr + 1;
			else
				write_addr <= write_addr;
		end

end



//----------------------------------------------------------
   
 /*Log Function*/
     function integer CeilLog2;
       input integer data;
       integer i,result;
       begin
          for(i=0; 2**i < data; i=i+1)
             result = i + 1;
          CeilLog2 = result;
       end
    endfunction

//-----------------------------------------------------------

endmodule