// Seed: 3795589838
module module_0 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    id_2 <= -1;
    $display(1);
  end
  always $display(1);
  wire id_3;
  tri0 id_4 = -1;
  wire id_5;
endmodule
module module_1;
  wire id_2;
  assign id_1 = 1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    id_23,
    input supply0 id_4,
    input uwire id_5,
    output tri id_6,
    input wand id_7,
    output tri1 id_8,
    input wire id_9,
    input wire id_10,
    input wor id_11,
    input uwire id_12,
    input supply0 id_13,
    output supply0 id_14,
    input wor id_15,
    output wor id_16,
    input supply0 id_17,
    output wire id_18,
    input tri id_19,
    output wor id_20,
    input supply0 id_21
);
  id_24(
      -1
  );
  module_0 modCall_1 (id_23);
  assign modCall_1.id_4 = 0;
  wire id_25;
endmodule
