
---------- Begin Simulation Statistics ----------
final_tick                               102378717103001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1002358                       # Simulator instruction rate (inst/s)
host_mem_usage                                1606648                       # Number of bytes of host memory used
host_op_rate                                  1183076                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6443.68                       # Real time elapsed on the host
host_tick_rate                              106403889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6458880071                       # Number of instructions simulated
sim_ops                                    7623370448                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.685633                       # Number of seconds simulated
sim_ticks                                685633029501                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       253952                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           62                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           62                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        3977    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         3977                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        2953    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         2953                      
system.ruby.DMA_Controller.S.SloadSEvent |          52    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total           52                      
system.ruby.DMA_Controller.S.allocTBE    |        2956    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         2956                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |        3977    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total         3977                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |        8888    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total         8888                      
system.ruby.DMA_Controller.SloadSEvent   |          52    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total           52                      
system.ruby.DMA_Controller.Stallmandatory_in |        8888    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total         8888                      
system.ruby.DMA_Controller.allocI_load   |        3977    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         3977                      
system.ruby.DMA_Controller.allocTBE      |        2956    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         2956                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        2953    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         2953                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |        3977    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total         3977                      
system.ruby.Directory_Controller.I.allocTBE |      592801     25.56%     25.56% |      581151     25.05%     50.61% |      578455     24.94%     75.55% |      567225     24.45%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      2319632                      
system.ruby.Directory_Controller.I.deallocTBE |      591973     25.56%     25.56% |      580317     25.05%     50.61% |      577625     24.94%     75.55% |      566400     24.45%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      2316315                      
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in |          74     23.57%     23.57% |          92     29.30%     52.87% |          85     27.07%     79.94% |          63     20.06%    100.00%
system.ruby.Directory_Controller.I_GetML1C1C1_0.Stallreqto_in::total          314                      
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in |        1248     26.89%     26.89% |        1377     29.67%     56.56% |        1103     23.77%     80.33% |         913     19.67%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1C1_0.Stallreqto_in::total         4641                      
system.ruby.Directory_Controller.M.allocTBE |      289652     25.17%     25.17% |      289868     25.19%     50.37% |      286335     24.89%     75.25% |      284770     24.75%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      1150625                      
system.ruby.Directory_Controller.M.deallocTBE |      289788     25.17%     25.17% |      289999     25.19%     50.37% |      286473     24.89%     75.25% |      284892     24.75%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      1151152                      
system.ruby.Directory_Controller.M_GetM.Progress |       13758     24.29%     24.29% |       15223     26.87%     51.16% |       13651     24.10%     75.26% |       14012     24.74%    100.00%
system.ruby.Directory_Controller.M_GetM.Progress::total        56644                      
system.ruby.Directory_Controller.M_GetM.Stallreqto_in |          24      2.30%      2.30% |         957     91.84%     94.15% |          35      3.36%     97.50% |          26      2.50%    100.00%
system.ruby.Directory_Controller.M_GetM.Stallreqto_in::total         1042                      
system.ruby.Directory_Controller.M_GetS.Progress |       16961     26.28%     26.28% |       16781     26.00%     52.28% |       15381     23.83%     76.11% |       15420     23.89%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        64543                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |         871     38.49%     38.49% |         971     42.91%     81.40% |         182      8.04%     89.44% |         239     10.56%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total         2263                      
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in |        4745     27.77%     27.77% |        4636     27.13%     54.89% |        3757     21.98%     76.88% |        3951     23.12%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1C1_0.Stallreqto_in::total        17089                      
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |           4     36.36%     36.36% |           6     54.55%     90.91% |           1      9.09%    100.00%
system.ruby.Directory_Controller.M_PutML1C1C1_0.Stallreqto_in::total           11                      
system.ruby.Directory_Controller.Progress |       30719     25.35%     25.35% |       32004     26.41%     51.76% |       29032     23.96%     75.71% |       29432     24.29%    100.00%
system.ruby.Directory_Controller.Progress::total       121187                      
system.ruby.Directory_Controller.S.allocTBE |      741414     24.56%     24.56% |      777034     25.75%     50.31% |      767482     25.43%     75.74% |      732263     24.26%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total      3018193                      
system.ruby.Directory_Controller.S.deallocTBE |      742106     24.57%     24.57% |      777737     25.74%     50.31% |      768174     25.43%     75.74% |      732965     24.26%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total      3020982                      
system.ruby.Directory_Controller.S_GetM.Stallreqto_in |        3855     23.14%     23.14% |        6277     37.69%     60.83% |        3014     18.10%     78.93% |        3510     21.07%    100.00%
system.ruby.Directory_Controller.S_GetM.Stallreqto_in::total        16656                      
system.ruby.Directory_Controller.S_GetM.allocTBE |       17233     26.47%     26.47% |       16786     25.78%     52.25% |       15581     23.93%     76.19% |       15504     23.81%    100.00%
system.ruby.Directory_Controller.S_GetM.allocTBE::total        65104                      
system.ruby.Directory_Controller.S_GetM.deallocTBE |       17233     26.47%     26.47% |       16786     25.78%     52.25% |       15581     23.93%     76.19% |       15504     23.81%    100.00%
system.ruby.Directory_Controller.S_GetM.deallocTBE::total        65104                      
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in |           0      0.00%      0.00% |         272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_0.Stallreqto_in::total          272                      
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in |        2444     21.41%     21.41% |        4288     37.57%     58.99% |        2052     17.98%     76.96% |        2629     23.04%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_2.Stallreqto_in::total        11413                      
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in |           2      7.69%      7.69% |           7     26.92%     34.62% |           8     30.77%     65.38% |           9     34.62%    100.00%
system.ruby.Directory_Controller.S_GetML1C1C1_3.Stallreqto_in::total           26                      
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in |         671     24.50%     24.50% |        1382     50.46%     74.95% |         462     16.87%     91.82% |         224      8.18%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1C1_0.Stallreqto_in::total         2739                      
system.ruby.Directory_Controller.Stallreqto_in |       13934     24.68%     24.68% |       20263     35.89%     60.56% |       10704     18.96%     79.52% |       11565     20.48%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total        56466                      
system.ruby.Directory_Controller.allocTBE |     1641100     25.04%     25.04% |     1664839     25.40%     50.44% |     1647853     25.14%     75.59% |     1599762     24.41%    100.00%
system.ruby.Directory_Controller.allocTBE::total      6553554                      
system.ruby.Directory_Controller.deallocTBE |     1641100     25.04%     25.04% |     1664839     25.40%     50.44% |     1647853     25.14%     75.59% |     1599761     24.41%    100.00%
system.ruby.Directory_Controller.deallocTBE::total      6553553                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1998950781                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1998950781    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1998950781                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1999383889                      
system.ruby.IFETCH.latency_hist_seqr     |  1999383889    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1999383889                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples       433108                      
system.ruby.IFETCH.miss_latency_hist_seqr |      433108    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total       433108                      
system.ruby.L1Cache_Controller.I.allocI_load |      585047     24.08%     24.08% |      630189     25.93%     50.01% |      583165     24.00%     74.01% |      631502     25.99%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total      2429903                      
system.ruby.L1Cache_Controller.I.allocI_store |      130559     21.81%     21.81% |      155349     25.95%     47.76% |      158371     26.46%     74.22% |      154320     25.78%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       598599                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |      714597     23.63%     23.63% |      784520     25.94%     49.57% |      740522     24.48%     74.05% |      784822     25.95%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total      3024461                      
system.ruby.L1Cache_Controller.I_store.Progress |        1747     37.25%     37.25% |        1036     22.09%     59.34% |         836     17.83%     77.16% |        1071     22.84%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total         4690                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |         253     21.57%     21.57% |         362     30.86%     52.43% |         240     20.46%     72.89% |         318     27.11%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total         1173                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    17927883     24.43%     24.43% |    19138027     26.08%     50.51% |    17742310     24.18%     74.69% |    18569880     25.31%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total     73378100                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    14220079     24.22%     24.22% |    15194024     25.88%     50.09% |    13972159     23.80%     73.89% |    15331547     26.11%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     58717809                      
system.ruby.L1Cache_Controller.M.allocTBE |      265073     23.04%     23.04% |      296900     25.80%     48.84% |      289174     25.13%     73.97% |      299462     26.03%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      1150609                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      265198     23.04%     23.04% |      297034     25.80%     48.84% |      289309     25.13%     73.97% |      299595     26.03%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total      1151136                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |        6339     23.50%     23.50% |        6307     23.38%     46.87% |        6452     23.91%     70.79% |        7882     29.21%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total        26980                      
system.ruby.L1Cache_Controller.M_evict_x_I.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Progress::total            1                      
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_evict_x_I.Stallmandatory_in::total            3                      
system.ruby.L1Cache_Controller.MloadMEvent |    17927883     24.43%     24.43% |    19138027     26.08%     50.51% |    17742310     24.18%     74.69% |    18569880     25.31%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total     73378100                      
system.ruby.L1Cache_Controller.MstoreMEvent |    14220079     24.22%     24.22% |    15194024     25.88%     50.09% |    13972159     23.80%     73.89% |    15331547     26.11%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     58717809                      
system.ruby.L1Cache_Controller.Progress  |      155586     24.83%     24.83% |      161516     25.77%     50.60% |      149814     23.90%     74.50% |      159808     25.50%    100.00%
system.ruby.L1Cache_Controller.Progress::total       626724                      
system.ruby.L1Cache_Controller.S.SloadSEvent |   562030662     24.34%     24.34% |   588506143     25.48%     49.82% |   566374337     24.53%     74.35% |   592323293     25.65%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   2309234435                      
system.ruby.L1Cache_Controller.S.allocTBE |      604165     24.25%     24.25% |      641890     25.77%     50.02% |      594817     23.88%     73.90% |      650049     26.10%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total      2490921                      
system.ruby.L1Cache_Controller.S.deallocTBE |       20002     31.00%     31.00% |       12585     19.50%     50.50% |       12531     19.42%     69.92% |       19414     30.08%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        64532                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |      585047     24.08%     24.08% |      630188     25.93%     50.01% |      583165     24.00%     74.01% |      631502     25.99%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total      2429902                      
system.ruby.L1Cache_Controller.S_evict.Progress |           2     18.18%     18.18% |           1      9.09%     27.27% |           1      9.09%     36.36% |           7     63.64%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total           11                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |        1188     25.43%     25.43% |         908     19.44%     44.87% |        1093     23.40%     68.27% |        1482     31.73%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         4671                      
system.ruby.L1Cache_Controller.S_evict_x_I.Progress |           2     13.33%     13.33% |           2     13.33%     26.67% |           4     26.67%     53.33% |           7     46.67%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Progress::total           15                      
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in |          10     13.51%     13.51% |          12     16.22%     29.73% |          20     27.03%     56.76% |          32     43.24%    100.00%
system.ruby.L1Cache_Controller.S_evict_x_I.Stallmandatory_in::total           74                      
system.ruby.L1Cache_Controller.S_store.Progress |      153835     24.73%     24.73% |      160477     25.80%     50.53% |      148972     23.95%     74.48% |      158723     25.52%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total       622007                      
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in |          21     55.26%     55.26% |           5     13.16%     68.42% |           6     15.79%     84.21% |           6     15.79%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallfwdfrom_in::total           38                      
system.ruby.L1Cache_Controller.SloadSEvent |   562030662     24.34%     24.34% |   588506143     25.48%     49.82% |   566374337     24.53%     74.35% |   592323293     25.65%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   2309234435                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |         274     22.63%     22.63% |         367     30.31%     52.93% |         246     20.31%     73.25% |         324     26.75%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total         1211                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        7537     23.76%     23.76% |        7227     22.78%     46.53% |        7568     23.85%     70.39% |        9396     29.61%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total        31728                      
system.ruby.L1Cache_Controller.allocI_load |      585047     24.08%     24.08% |      630189     25.93%     50.01% |      583165     24.00%     74.01% |      631502     25.99%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total      2429903                      
system.ruby.L1Cache_Controller.allocI_store |      130559     21.81%     21.81% |      155349     25.95%     47.76% |      158371     26.46%     74.22% |      154320     25.78%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       598599                      
system.ruby.L1Cache_Controller.allocTBE  |      869238     23.87%     23.87% |      938790     25.78%     49.65% |      883991     24.28%     73.93% |      949511     26.07%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total      3641530                      
system.ruby.L1Cache_Controller.deallocTBE |       20002     31.00%     31.00% |       12585     19.50%     50.50% |       12531     19.42%     69.92% |       19414     30.08%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        64532                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |      714597     23.63%     23.63% |      784520     25.94%     49.57% |      740522     24.48%     74.05% |      784822     25.95%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total      3024461                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |      585047     24.08%     24.08% |      630188     25.93%     50.01% |      583165     24.00%     74.01% |      631502     25.99%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total      2429902                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      265198     23.04%     23.04% |      297034     25.80%     48.84% |      289309     25.13%     73.97% |      299595     26.03%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total      1151136                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    383661754                      
system.ruby.LD.hit_latency_hist_seqr     |   383661754    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    383661754                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    385658548                      
system.ruby.LD.latency_hist_seqr         |   385658548    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     385658548                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples      1996794                      
system.ruby.LD.miss_latency_hist_seqr    |     1996794    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total      1996794                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples      2088100                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |     2088100    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total      2088100                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples      2189759                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |     2189759    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total      2189759                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples       101659                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |      101659    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total       101659                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples      2189759                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |     2189759    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total      2189759                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples      2189759                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |     2189759    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total      2189759                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      3213376                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     3213376    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      3213376                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      3231226                      
system.ruby.RMW_Read.latency_hist_seqr   |     3231226    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      3231226                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        17850                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       17850    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        17850                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     51226574                      
system.ruby.ST.hit_latency_hist_seqr     |    51226574    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     51226574                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     52258201                      
system.ruby.ST.latency_hist_seqr         |    52258201    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      52258201                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      1031627                      
system.ruby.ST.miss_latency_hist_seqr    |     1031627    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1031627                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.003383                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time  2999.988710                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.001286                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  5109.813587                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.000834                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999833                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.003824                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time  3001.873671                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000035                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time  5877.136636                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000835                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999772                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.003440                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time  2999.979337                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.001350                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  4986.565699                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.000841                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.003873                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time  3002.151869                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000036                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time  6058.003578                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.000842                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999935                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.003397                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time  2999.969404                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.001268                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5065.207349                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.000834                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999910                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.003885                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time  3003.513969                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time  6044.125461                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.000836                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999848                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.003298                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time  2999.970179                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.001240                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5013.909135                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.000814                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999997                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.003775                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time  3003.909363                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000033                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time  6571.333854                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.000816                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999935                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles         2748                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time  1037.235064                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.000078                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time  2865.383204                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.000032                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time    49.485353                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 20667.438820                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time    49.318859                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   2441330344                      
system.ruby.hit_latency_hist_seqr        |  2441330344    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   2441330344                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles            59                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs    14.242593                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time  6468.398423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.448047                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1137.575424                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.001120                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.001941                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000635                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 16505.778217                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000095                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   639.195075                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles            51                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs    26.912947                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time  6532.504713                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.470725                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  1266.314519                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.001228                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   500.001370                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000690                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 16533.372402                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000081                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   527.999772                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles            52                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     6.021776                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time  6533.593969                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.451804                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  1224.691313                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.001155                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   500.002247                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000649                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 16452.116529                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000082                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   541.523215                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles            74                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs    17.216412                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time  6546.145805                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.472893                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  1246.316516                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.001223                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   500.001403                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000689                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 16511.341338                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000116                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   522.608900                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     2444911382                      
system.ruby.latency_hist_seqr            |  2444911382    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       2444911382                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples      3581038                      
system.ruby.miss_latency_hist_seqr       |     3581038    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      3581038                      
system.ruby.network.average_flit_latency    16.582213                      
system.ruby.network.average_flit_network_latency    12.348570                      
system.ruby.network.average_flit_queueing_latency     4.233642                      
system.ruby.network.average_flit_vnet_latency |   14.998485                       |    5.031718                       |    9.876732                      
system.ruby.network.average_flit_vqueue_latency |    5.794901                       |    6.000011                       |    1.003674                      
system.ruby.network.average_hops             1.008917                      
system.ruby.network.average_packet_latency    15.496669                      
system.ruby.network.average_packet_network_latency    12.020545                      
system.ruby.network.average_packet_queueing_latency     3.476123                      
system.ruby.network.average_packet_vnet_latency |   24.108936                       |    5.031718                       |    8.196629                      
system.ruby.network.average_packet_vqueue_latency |    5.614500                       |    6.000011                       |    1.005863                      
system.ruby.network.avg_link_utilization     0.070528                      
system.ruby.network.avg_vc_load          |    0.030112     42.70%     42.70% |    0.003618      5.13%     47.82% |    0.003356      4.76%     52.58% |    0.003385      4.80%     57.38% |    0.005091      7.22%     64.60% |    0.000571      0.81%     65.41% |    0.000565      0.80%     66.21% |    0.000565      0.80%     67.01% |    0.017250     24.46%     91.47% |    0.002142      3.04%     94.51% |    0.001949      2.76%     97.27% |    0.001926      2.73%    100.00%
system.ruby.network.avg_vc_load::total       0.070528                      
system.ruby.network.ext_in_link_utilization     32141857                      
system.ruby.network.ext_out_link_utilization     32141857                      
system.ruby.network.flit_network_latency |   276576469                       |    15575063                       |   104754455                      
system.ruby.network.flit_queueing_latency |   106859672                       |    18572297                       |    10645148                      
system.ruby.network.flits_injected       |    18440294     57.37%     57.37% |     3095377      9.63%     67.00% |    10606186     33.00%    100.00%
system.ruby.network.flits_injected::total     32141857                      
system.ruby.network.flits_received       |    18440294     57.37%     57.37% |     3095377      9.63%     67.00% |    10606186     33.00%    100.00%
system.ruby.network.flits_received::total     32141857                      
system.ruby.network.int_link_utilization     32428453                      
system.ruby.network.packet_network_latency |    92628027                       |    15575063                       |    53183418                      
system.ruby.network.packet_queueing_latency |    21571256                       |    18572297                       |     6526492                      
system.ruby.network.packets_injected     |     3842062     28.62%     28.62% |     3095377     23.06%     51.67% |     6488450     48.33%    100.00%
system.ruby.network.packets_injected::total     13425889                      
system.ruby.network.packets_received     |     3842062     28.62%     28.62% |     3095377     23.06%     51.67% |     6488450     48.33%    100.00%
system.ruby.network.packets_received::total     13425889                      
system.ruby.network.routers0.buffer_reads     15858629                      
system.ruby.network.routers0.buffer_writes     15858629                      
system.ruby.network.routers0.crossbar_activity     15858629                      
system.ruby.network.routers0.sw_input_arbiter_activity     15897088                      
system.ruby.network.routers0.sw_output_arbiter_activity     15858629                      
system.ruby.network.routers1.buffer_reads     16424199                      
system.ruby.network.routers1.buffer_writes     16424199                      
system.ruby.network.routers1.crossbar_activity     16424199                      
system.ruby.network.routers1.sw_input_arbiter_activity     16448604                      
system.ruby.network.routers1.sw_output_arbiter_activity     16424199                      
system.ruby.network.routers2.buffer_reads     15965302                      
system.ruby.network.routers2.buffer_writes     15965302                      
system.ruby.network.routers2.crossbar_activity     15965302                      
system.ruby.network.routers2.sw_input_arbiter_activity     15991768                      
system.ruby.network.routers2.sw_output_arbiter_activity     15965302                      
system.ruby.network.routers3.buffer_reads     16322180                      
system.ruby.network.routers3.buffer_writes     16322180                      
system.ruby.network.routers3.crossbar_activity     16322180                      
system.ruby.network.routers3.sw_input_arbiter_activity     16348585                      
system.ruby.network.routers3.sw_output_arbiter_activity     16322180                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   2444911383                      
system.ruby.outstanding_req_hist_seqr::mean     1.001939                      
system.ruby.outstanding_req_hist_seqr::gmean     1.001345                      
system.ruby.outstanding_req_hist_seqr::stdev     0.043989                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  2440171202     99.81%     99.81% |     4740181      0.19%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   2444911383                      
system.switch_cpus0.Branches                 45869972                       # Number of branches fetched
system.switch_cpus0.committedInsts          338954485                       # Number of instructions committed
system.switch_cpus0.committedOps            623009132                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           94884397                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses                52163                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           13212073                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                15689                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.065257                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          486719956                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                 4239                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.934743                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1371229564                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1281747007.556565                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    255892119                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    144669488                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     42750734                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     281383848                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            281383848                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    338941993                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    266620903                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1216291                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      89482556.443435                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    412035301                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           412035301                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    797205173                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    286438566                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           93693188                       # Number of load instructions
system.switch_cpus0.num_mem_refs            106875713                       # number of memory refs
system.switch_cpus0.num_store_insts          13182525                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      1279872      0.21%      0.21% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        332801654     53.42%     53.62% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         1206989      0.19%     53.82% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            40103      0.01%     53.82% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       83948985     13.47%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            400      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             196      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     67.30% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu         1259052      0.20%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             392      0.00%     67.50% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc         109405      0.02%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift            78      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     67.52% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     48747781      7.82%     75.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt      8797763      1.41%     76.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      1300201      0.21%     76.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     76.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     36045018      5.79%     82.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     82.75% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       595538      0.10%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     82.85% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        25719687      4.13%     86.97% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        7217939      1.16%     88.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     67973501     10.91%     99.04% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      5964586      0.96%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         623009140                       # Class of executed instruction
system.switch_cpus1.Branches                 48106838                       # Number of branches fetched
system.switch_cpus1.committedInsts          355287476                       # Number of instructions committed
system.switch_cpus1.committedOps            651913807                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           99679496                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses                58807                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           14093437                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                19682                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.013589                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          509747203                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                 4527                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.986411                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1371265878                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1352632271.459594                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    268297802                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    152468690                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     44728960                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     291670556                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            291670556                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    350977083                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    276390472                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1319095                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      18633606.540406                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    433345906                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           433345906                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    838762898                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    302010553                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           98439847                       # Number of load instructions
system.switch_cpus1.num_mem_refs            112494192                       # number of memory refs
system.switch_cpus1.num_store_insts          14054345                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      1192098      0.18%      0.18% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        349550529     53.62%     53.80% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         1303370      0.20%     54.00% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            43183      0.01%     54.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       87005643     13.35%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            384      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd              56      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         1278121      0.20%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt             112      0.00%     67.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc         163985      0.03%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift            24      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     67.58% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     50532194      7.75%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.33% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      9183458      1.41%     76.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      1373773      0.21%     76.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     76.95% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     37187819      5.70%     82.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     82.65% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       604922      0.09%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     82.74% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        27846776      4.27%     87.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        7958159      1.22%     88.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     70593071     10.83%     99.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      6096186      0.94%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         651913863                       # Class of executed instruction
system.switch_cpus2.Branches                 46052664                       # Number of branches fetched
system.switch_cpus2.committedInsts          341476168                       # Number of instructions committed
system.switch_cpus2.committedOps            626339894                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           95325842                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses                52768                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           13081886                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                21924                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.054534                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          490320005                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                 4364                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.945466                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1371265828                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1296485127.597587                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    257606063                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    146092832                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     43118198                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     282663529                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            282663529                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    340581029                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    267870675                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            1107440                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      74780700.402413                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    414673296                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           414673296                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    801424702                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    288646899                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           94109130                       # Number of load instructions
system.switch_cpus2.num_mem_refs            107151742                       # number of memory refs
system.switch_cpus2.num_store_insts          13042612                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      1177335      0.19%      0.19% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        335050449     53.49%     53.68% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1283579      0.20%     53.89% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            40387      0.01%     53.89% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       84270364     13.45%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            528      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             136      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         1258738      0.20%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt             272      0.00%     67.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc         137761      0.02%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift            50      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.57% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     48998616      7.82%     75.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.39% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      8870481      1.42%     76.81% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      1328017      0.21%     77.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     77.02% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     36176294      5.78%     82.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     82.80% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       595196      0.10%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     82.89% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        25784811      4.12%     87.01% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7120903      1.14%     88.15% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     68324319     10.91%     99.05% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      5921709      0.95%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         626339945                       # Class of executed instruction
system.switch_cpus3.Branches                 48240654                       # Number of branches fetched
system.switch_cpus3.committedInsts          357229192                       # Number of instructions committed
system.switch_cpus3.committedOps            656174865                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          100155841                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses                59251                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           14140472                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                19657                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.009014                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          512614221                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                 4366                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.990986                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1371216680                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1358856110.113565                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    268541630                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    153182143                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     44617338                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     294514239                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            294514239                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    354304082                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    279056399                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            1436627                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      12360569.886435                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    435312310                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           435312310                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    843533735                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    303107290                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           98909397                       # Number of load instructions
system.switch_cpus3.num_mem_refs            113012187                       # number of memory refs
system.switch_cpus3.num_store_insts          14102790                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      1210364      0.18%      0.18% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        351502856     53.57%     53.75% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         1270549      0.19%     53.95% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            34246      0.01%     53.95% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       87912611     13.40%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            208      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              56      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     67.35% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         1294667      0.20%     67.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     67.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             112      0.00%     67.55% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc         136937      0.02%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift            24      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     67.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     51002417      7.77%     75.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      9242545      1.41%     76.75% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      1363179      0.21%     76.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     76.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     37578808      5.73%     82.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     82.68% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       613149      0.09%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     82.78% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        27663612      4.22%     86.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        7887759      1.20%     88.20% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     71245785     10.86%     99.05% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      6215031      0.95%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         656174915                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          111                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples           55                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 679824663.636364                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 369580371.006242                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           55    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       661000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    994882500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total           55                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 648079043001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  37390356500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101693247703500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions           26                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples           13                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 475423653.923077                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 427752988.781661                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1161000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    994963500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total           13                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 679230083000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   6180507501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101693306512500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          120                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           60                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 745707816.683333                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 352150126.745010                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           60    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1279000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    993219500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           60                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 639839134500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  44742469001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101694135499500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions           53                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples           26                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 358338634.615385                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 306156109.124922                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           26    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value      5825000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    994922500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total           26                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 676284291001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED   9316804500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101693116007500                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 685633029501                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 685633029501                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 685633029501                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 685633029501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      3091008                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           3091008                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        48297                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              48297                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      4508254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              4508254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      4508254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             4508254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     48297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000651500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             272633                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      48297                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    48297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             2876                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             2849                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             3080                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             2844                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             3007                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             3283                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             2973                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             2905                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             3275                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             3079                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            2976                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            2986                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            3019                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            2958                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            3128                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            3059                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   468851711                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 241485000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             1374420461                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9707.68                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28457.68                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   33310                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                68.97                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                48297                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  45403                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   2790                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    100                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                      4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        14984                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   206.261612                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   146.029983                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   180.076737                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         6246     41.68%     41.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         3557     23.74%     65.42% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         2194     14.64%     80.07% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1372      9.16%     89.22% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1044      6.97%     96.19% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          389      2.60%     98.79% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          121      0.81%     99.59% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           53      0.35%     99.95% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151            8      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        14984                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               3091008                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                3091008                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        4.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     4.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 685632806000                       # Total gap between requests
system.mem_ctrls2.avgGap                  14196177.94                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      3091008                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 4508254.222013805993                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        48297                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   1374420461                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28457.68                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   68.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      1095762                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      1095762                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      1095762                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      1095762                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        48297                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        48297                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        48297                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        48297                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   3850733703                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   3850733703                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   3850733703                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   3850733703                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      1144059                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      1144059                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      1144059                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      1144059                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.042215                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.042215                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.042215                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.042215                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 79730.287658                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 79730.287658                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 79730.287658                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 79730.287658                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        48297                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        48297                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        48297                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        48297                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   2868250209                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   2868250209                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   2868250209                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   2868250209                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.042215                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.042215                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.042215                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.042215                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59387.750978                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59387.750978                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59387.750978                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59387.750978                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2       823079                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total       823079                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        48297                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        48297                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   3850733703                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   3850733703                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2       871376                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total       871376                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.055426                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.055426                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 79730.287658                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 79730.287658                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        48297                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        48297                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   2868250209                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   2868250209                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.055426                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.055426                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59387.750978                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59387.750978                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2       272683                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total       272683                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2       272683                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total       272683                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     42773.699354                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101693084260500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 42773.699354                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.163169                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.163169                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        48297                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        48151                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.184238                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      18353241                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      1144059                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            53371500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            28360035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          174787200                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     17076141510                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    248903123040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      320358523125                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.244881                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 646933006250                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  15805463251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            53635680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            28504245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          170053380                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     16801480740                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    249134296320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      320310710205                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.175145                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 647537034250                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  15201435251                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      3095360                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           3095360                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        48365                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              48365                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      4514602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              4514602                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      4514602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             4514602                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     48365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000593500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             272764                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      48365                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    48365                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             2875                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             2921                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             3093                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             2843                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             3005                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             3275                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             2969                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             2908                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             3289                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             3090                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            2967                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            2998                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            3027                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            2941                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            3133                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            3031                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   455165712                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 241825000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             1362009462                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9411.06                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28161.06                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   33312                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                68.88                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                48365                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  45384                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   2851                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    125                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        15048                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   205.673578                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   145.582371                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   179.730606                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         6288     41.79%     41.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         3592     23.87%     65.66% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         2135     14.19%     79.84% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1400      9.30%     89.15% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1091      7.25%     96.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          363      2.41%     98.81% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          107      0.71%     99.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           66      0.44%     99.96% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151            6      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        15048                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               3095360                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                3095360                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        4.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     4.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 685632803000                       # Total gap between requests
system.mem_ctrls3.avgGap                  14176218.40                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      3095360                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 4514601.640840998851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        48365                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   1362009462                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28161.06                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   68.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      1068327                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      1068327                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      1068327                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      1068327                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        48365                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        48365                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        48365                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        48365                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   3841935135                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   3841935135                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   3841935135                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   3841935135                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      1116692                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      1116692                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      1116692                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      1116692                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.043311                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.043311                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.043311                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.043311                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 79436.268686                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 79436.268686                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 79436.268686                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 79436.268686                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        48365                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        48365                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        48365                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        48365                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   2858013640                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   2858013640                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   2858013640                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   2858013640                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.043311                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.043311                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.043311                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.043311                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59092.600848                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59092.600848                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59092.600848                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59092.600848                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3       797573                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total       797573                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        48365                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        48365                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   3841935135                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   3841935135                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3       845938                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total       845938                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.057173                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.057173                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 79436.268686                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 79436.268686                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        48365                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        48365                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   2858013640                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   2858013640                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.057173                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.057173                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59092.600848                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59092.600848                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3       270754                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total       270754                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3       270754                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total       270754                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     42809.267943                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101693084141500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 42809.267943                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.163304                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.163304                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        48365                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2           79                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        48220                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.184498                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      17915437                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      1116692                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            53807040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            28583940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          174758640                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     17032797570                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    248939542080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      320352229110                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.235701                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 647027581751                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  15710887750                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            53671380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            28523220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          170567460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     16793026500                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    249141581280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      320310109680                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.174269                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 647554950500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  15183519001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      3094528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           3094528                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        48352                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              48352                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      4513388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              4513388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      4513388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             4513388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     48352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000671500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             272733                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      48352                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    48352                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             2867                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             2866                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             3087                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             2854                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             2996                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             3281                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             2964                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             2911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             3280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             3114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            2983                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            2994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            3029                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            2944                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            3132                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            3050                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   459861967                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 241760000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             1366461967                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9510.71                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28260.71                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   33350                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.97                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                48352                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  45472                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   2754                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    121                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        14997                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   206.321798                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   146.015093                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   180.324666                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         6237     41.59%     41.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         3595     23.97%     65.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2143     14.29%     79.85% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1406      9.38%     89.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1046      6.97%     96.20% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          386      2.57%     98.77% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          123      0.82%     99.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           54      0.36%     99.95% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            7      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        14997                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               3094528                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                3094528                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        4.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     4.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 685631106000                       # Total gap between requests
system.mem_ctrls0.avgGap                  14179994.75                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      3094528                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 4513388.163712271489                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        48352                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   1366461967                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28260.71                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   68.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      1095369                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      1095369                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      1095369                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      1095369                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        48352                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        48352                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        48352                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        48352                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   3845574648                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   3845574648                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   3845574648                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   3845574648                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      1143721                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      1143721                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      1143721                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      1143721                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.042276                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.042276                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.042276                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.042276                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79532.897253                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79532.897253                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79532.897253                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79532.897253                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        48352                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        48352                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        48352                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        48352                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   2861950654                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   2861950654                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   2861950654                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   2861950654                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.042276                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.042276                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.042276                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.042276                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59189.912599                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59189.912599                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59189.912599                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59189.912599                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0       819477                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total       819477                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        48352                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        48352                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   3845574648                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   3845574648                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0       867829                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total       867829                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.055716                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.055716                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79532.897253                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79532.897253                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        48352                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        48352                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   2861950654                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   2861950654                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.055716                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.055716                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59189.912599                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59189.912599                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0       275892                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total       275892                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0       275892                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total       275892                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     42795.130418                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101693084365500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 42795.130418                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.163250                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.163250                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        48352                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        48200                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.184448                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      18347888                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      1143721                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            53264400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            28299315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          175115640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     17075474610                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    248903521920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      320358415725                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.244724                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 646934845250                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  15803624251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            53849880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            28614300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          170117640                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     16805245590                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    249131205600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      320311772850                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.176695                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 647528294250                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  15210175251                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      3094720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           3094720                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        48355                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              48355                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      4513668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              4513668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      4513668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             4513668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     48355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000581500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             272750                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      48355                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    48355                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             2895                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             2898                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             3117                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             2836                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             3026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             3270                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             2958                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             2923                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             3273                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             3098                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            2959                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            2998                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            3023                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            2915                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            3144                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            3022                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   459590710                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 241775000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             1366246960                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9504.51                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28254.51                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   33371                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.01                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                48355                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  45432                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   2793                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        14981                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   206.563514                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   146.282665                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   180.190636                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6218     41.51%     41.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         3603     24.05%     65.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2096     13.99%     79.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1421      9.49%     89.03% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1100      7.34%     96.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          369      2.46%     98.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           99      0.66%     99.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           61      0.41%     99.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151           14      0.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        14981                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               3094720                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                3094720                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        4.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     4.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.04                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 685629570000                       # Total gap between requests
system.mem_ctrls1.avgGap                  14179083.24                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      3094720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 4513668.196895823814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        48355                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   1366246960                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28254.51                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   69.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      1104967                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      1104967                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      1104967                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      1104967                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        48355                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        48355                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        48355                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        48355                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   3845562145                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   3845562145                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   3845562145                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   3845562145                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      1153322                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      1153322                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      1153322                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      1153322                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.041927                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.041927                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.041927                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.041927                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79527.704374                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79527.704374                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79527.704374                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79527.704374                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        48355                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        48355                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        48355                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        48355                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   2861894154                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   2861894154                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   2861894154                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   2861894154                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.041927                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.041927                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.041927                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.041927                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59185.071947                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59185.071947                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59185.071947                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59185.071947                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1       830331                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total       830331                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        48355                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        48355                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   3845562145                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   3845562145                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1       878686                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total       878686                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.055031                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.055031                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79527.704374                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79527.704374                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        48355                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        48355                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   2861894154                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   2861894154                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.055031                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.055031                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59185.071947                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59185.071947                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1       274636                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total       274636                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1       274636                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total       274636                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     42797.100652                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101693084141500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 42797.100652                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.163258                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.163258                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        48355                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        48202                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.184460                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      18501507                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      1153322                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            53235840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            28287930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          174444480                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     17021304660                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    248949212160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      320349224910                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.231319                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 647053162501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  15685307000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            53749920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            28564965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          170810220                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    54122739840.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     16772997840                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    249158447520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      320307310305                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.170187                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 647599448753                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  22894560000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  15139020748                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  243                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 243                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3186                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3186                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          110                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         1462                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         1480                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1478                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         1950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1476                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         1504                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1814                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2924                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         2960                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           18                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          206                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2956                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         3002                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3252                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3484                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12894                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               114500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 102378717103001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             1873314                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             1827837                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              266500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             1993789                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1363500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             1517500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1129500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               81497                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1114500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             1967789                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
