

================================================================
== Vivado HLS Report for 'softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s'
================================================================
* Date:           Fri Jul 18 06:58:13 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.062 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        7|        7| 35.000 ns | 35.000 ns |    2|    2| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                                                            |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                                  Instance                                  |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+
        |p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_392  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        |p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_408   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|     10|        -|        -|     -|
|Expression           |        -|      -|        0|     1387|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|     1202|     -|
|Memory               |        4|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      108|     -|
|Register             |        -|      -|      883|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|     10|      883|     2697|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |                                  Instance                                  |                           Module                          | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |p_Val2_19_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_392  |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  601|    0|
    |p_Val2_1_reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_fu_408   |reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s  |        0|      0|  0|  601|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+
    |Total                                                                       |                                                           |        0|      0|  0| 1202|    0|
    +----------------------------------------------------------------------------+-----------------------------------------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------+-------------------------------+-----------+
    |               Instance              |             Module            | Expression|
    +-------------------------------------+-------------------------------+-----------+
    |myhls_mul_mul_17ns_18s_26_1_1_U5120  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5121  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5122  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5123  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5124  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5125  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5126  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5127  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5128  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    |myhls_mul_mul_17ns_18s_26_1_1_U5129  |myhls_mul_mul_17ns_18s_26_1_1  |  i0 * i1  |
    +-------------------------------------+-------------------------------+-----------+

    * Memory: 
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |                                    Module                                    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |exp_table1_U     |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_exp_table1     |        3|  0|   0|    0|  1024|   17|     1|        17408|
    |invert_table2_U  |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config16_s_invert_table2  |        1|  0|   0|    0|  1024|   18|     1|        18432|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                                                                              |        4|  0|   0|    0|  2048|   35|     2|        35840|
    +-----------------+------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln746_fu_1627_p2              |     +    |      0|  0|  24|          17|          17|
    |p_Val2_22_fu_1549_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_25_fu_1621_p2              |     +    |      0|  0|  25|          18|          18|
    |p_Val2_29_fu_1673_p2              |     +    |      0|  0|  25|          18|          18|
    |ret_V_1_fu_1659_p2                |     +    |      0|  0|  26|          19|          19|
    |ret_V_fu_1535_p2                  |     +    |      0|  0|  26|          19|          19|
    |sub_ln1193_1_fu_607_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_2_fu_662_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_3_fu_717_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_4_fu_772_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_5_fu_827_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_6_fu_882_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_7_fu_937_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_8_fu_992_p2            |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_9_fu_1047_p2           |     -    |      0|  0|  31|          24|          24|
    |sub_ln1193_fu_552_p2              |     -    |      0|  0|  31|          24|          24|
    |and_ln786_1_fu_635_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_2_fu_690_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_3_fu_745_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_4_fu_800_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_5_fu_855_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_6_fu_910_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_7_fu_965_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln786_8_fu_1020_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_9_fu_1075_p2            |    and   |      0|  0|   2|           1|           1|
    |and_ln786_fu_580_p2               |    and   |      0|  0|   2|           1|           1|
    |underflow_1_fu_1693_p2            |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_1567_p2              |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1496_1_fu_438_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_2_fu_452_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_3_fu_466_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_4_fu_480_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_5_fu_494_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_6_fu_508_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_7_fu_522_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_8_fu_533_p2           |   icmp   |      0|  0|  20|          23|          23|
    |icmp_ln1496_fu_424_p2             |   icmp   |      0|  0|  20|          23|          23|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |or_ln340_10_fu_1585_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_11_fu_1711_p2            |    or    |      0|  0|   2|           1|           1|
    |or_ln340_1_fu_653_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_2_fu_708_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_3_fu_763_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_4_fu_818_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_5_fu_873_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_6_fu_928_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_7_fu_983_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln340_8_fu_1038_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_9_fu_1093_p2             |    or    |      0|  0|   2|           1|           1|
    |or_ln340_fu_598_p2                |    or    |      0|  0|   2|           1|           1|
    |p_Val2_26_fu_1607_p3              |  select  |      0|  0|  18|           1|          18|
    |p_Val2_27_fu_1639_p3              |  select  |      0|  0|  17|           1|           2|
    |select_ln340_10_fu_1304_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_12_fu_1338_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_14_fu_1372_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_16_fu_1406_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_18_fu_1440_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_20_fu_1591_p3        |  select  |      0|  0|  18|           1|          17|
    |select_ln340_22_fu_1727_p3        |  select  |      0|  0|  10|           1|           9|
    |select_ln340_2_fu_1148_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_4_fu_1187_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_6_fu_1226_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_8_fu_1265_p3         |  select  |      0|  0|  10|           1|           9|
    |select_ln340_fu_1109_p3           |  select  |      0|  0|  10|           1|           9|
    |select_ln388_10_fu_1599_p3        |  select  |      0|  0|  19|           1|          19|
    |select_ln388_11_fu_1735_p3        |  select  |      0|  0|  11|           1|          11|
    |select_ln388_1_fu_1156_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_2_fu_1195_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_3_fu_1234_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_4_fu_1273_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_5_fu_1312_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_6_fu_1346_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_7_fu_1380_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_8_fu_1414_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_9_fu_1448_p3         |  select  |      0|  0|  11|           1|          11|
    |select_ln388_fu_1117_p3           |  select  |      0|  0|  11|           1|          11|
    |select_ln66_1_fu_444_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_2_fu_458_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_3_fu_472_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_4_fu_486_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_5_fu_500_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_6_fu_514_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_7_fu_528_p3           |  select  |      0|  0|  23|           1|          23|
    |select_ln66_fu_430_p3             |  select  |      0|  0|  23|           1|          23|
    |x_max_V_fu_538_p3                 |  select  |      0|  0|  23|           1|          23|
    |y_V_10_fu_1743_p3                 |  select  |      0|  0|  10|           1|          10|
    |y_V_1_fu_1164_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_2_fu_1203_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_3_fu_1242_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_4_fu_1281_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_5_fu_1320_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_6_fu_1354_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_7_fu_1388_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_8_fu_1422_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_9_fu_1456_p3                  |  select  |      0|  0|  10|           1|          10|
    |y_V_fu_1125_p3                    |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_10_fu_586_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_11_fu_641_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_12_fu_696_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_13_fu_751_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_14_fu_806_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_15_fu_861_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_16_fu_916_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_17_fu_971_p2            |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_18_fu_1026_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_19_fu_1081_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_1_fu_647_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_20_fu_1573_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_21_fu_1579_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_22_fu_1699_p2           |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_23_fu_1705_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_2_fu_702_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_3_fu_757_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_4_fu_812_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_5_fu_867_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_6_fu_922_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_7_fu_977_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_8_fu_1032_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_9_fu_1087_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_fu_592_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_1561_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_11_fu_1687_p2           |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_1_fu_629_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_2_fu_684_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_3_fu_739_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_4_fu_794_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_5_fu_849_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_6_fu_904_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_7_fu_959_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_8_fu_1014_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_9_fu_1069_p2            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_fu_574_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1387|         665|        1237|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  15|          3|    1|          3|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |exp_table1_address0      |  15|          3|   10|         30|
    |exp_table1_address1      |  15|          3|   10|         30|
    |exp_table1_address2      |  15|          3|   10|         30|
    |exp_table1_address3      |  15|          3|   10|         30|
    |exp_table1_address4      |  15|          3|   10|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         22|   53|        157|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   2|   0|    2|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |data_0_V_read_1_reg_2002              |  23|   0|   23|          0|
    |data_1_V_read_1_reg_1997              |  23|   0|   23|          0|
    |data_2_V_read_1_reg_1992              |  23|   0|   23|          0|
    |data_3_V_read_1_reg_1987              |  23|   0|   23|          0|
    |data_4_V_read_1_reg_1982              |  23|   0|   23|          0|
    |data_5_V_read_1_reg_1977              |  23|   0|   23|          0|
    |data_6_V_read_1_reg_1972              |  23|   0|   23|          0|
    |data_7_V_read_1_reg_1967              |  23|   0|   23|          0|
    |data_8_V_read_1_reg_1961              |  23|   0|   23|          0|
    |data_9_V_read_1_reg_1955              |  23|   0|   23|          0|
    |exp_res_0_V_1_reg_2138                |  17|   0|   17|          0|
    |exp_res_0_V_1_reg_2138_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_0_V_fu_108                    |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2144                |  17|   0|   17|          0|
    |exp_res_1_V_1_reg_2144_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_1_V_fu_112                    |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2150                |  17|   0|   17|          0|
    |exp_res_2_V_1_reg_2150_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_2_V_fu_116                    |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2156                |  17|   0|   17|          0|
    |exp_res_3_V_1_reg_2156_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_3_V_fu_120                    |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2162                |  17|   0|   17|          0|
    |exp_res_4_V_1_reg_2162_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_4_V_fu_124                    |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2193                |  17|   0|   17|          0|
    |exp_res_5_V_1_reg_2193_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_5_V_fu_128                    |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2198                |  17|   0|   17|          0|
    |exp_res_6_V_1_reg_2198_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_6_V_fu_132                    |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2203                |  17|   0|   17|          0|
    |exp_res_7_V_1_reg_2203_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_7_V_fu_136                    |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2208                |  17|   0|   17|          0|
    |exp_res_8_V_1_reg_2208_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_8_V_fu_140                    |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2215                |  17|   0|   17|          0|
    |exp_res_9_V_1_reg_2215_pp0_iter2_reg  |  17|   0|   17|          0|
    |exp_res_9_V_fu_144                    |  17|   0|   17|          0|
    |icmp_ln1496_7_reg_2083                |   1|   0|    1|          0|
    |p_Val2_19_reg_2222                    |  18|   0|   18|          0|
    |p_Val2_1_reg_2228                     |  18|   0|   18|          0|
    |select_ln66_6_reg_2077                |  23|   0|   23|          0|
    |sext_ln1116_reg_2239                  |  26|   0|   26|          0|
    |y_V_5_reg_2113                        |  10|   0|   10|          0|
    |y_V_6_reg_2118                        |  10|   0|   10|          0|
    |y_V_7_reg_2123                        |  10|   0|   10|          0|
    |y_V_8_reg_2128                        |  10|   0|   10|          0|
    |y_V_9_reg_2133                        |  10|   0|   10|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 883|   0|  883|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_start        |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_done         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_idle         | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|ap_ready        | out |    1| ap_ctrl_hs | softmax_stable<ap_fixed,ap_fixed<16,6,5,3,0>,softmax_config16> | return value |
|data_0_V_read   |  in |   23|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read   |  in |   23|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read   |  in |   23|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read   |  in |   23|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read   |  in |   23|   ap_none  |                          data_4_V_read                         |    scalar    |
|data_5_V_read   |  in |   23|   ap_none  |                          data_5_V_read                         |    scalar    |
|data_6_V_read   |  in |   23|   ap_none  |                          data_6_V_read                         |    scalar    |
|data_7_V_read   |  in |   23|   ap_none  |                          data_7_V_read                         |    scalar    |
|data_8_V_read   |  in |   23|   ap_none  |                          data_8_V_read                         |    scalar    |
|data_9_V_read   |  in |   23|   ap_none  |                          data_9_V_read                         |    scalar    |
|res_0_V         | out |   16|   ap_vld   |                             res_0_V                            |    pointer   |
|res_0_V_ap_vld  | out |    1|   ap_vld   |                             res_0_V                            |    pointer   |
|res_1_V         | out |   16|   ap_vld   |                             res_1_V                            |    pointer   |
|res_1_V_ap_vld  | out |    1|   ap_vld   |                             res_1_V                            |    pointer   |
|res_2_V         | out |   16|   ap_vld   |                             res_2_V                            |    pointer   |
|res_2_V_ap_vld  | out |    1|   ap_vld   |                             res_2_V                            |    pointer   |
|res_3_V         | out |   16|   ap_vld   |                             res_3_V                            |    pointer   |
|res_3_V_ap_vld  | out |    1|   ap_vld   |                             res_3_V                            |    pointer   |
|res_4_V         | out |   16|   ap_vld   |                             res_4_V                            |    pointer   |
|res_4_V_ap_vld  | out |    1|   ap_vld   |                             res_4_V                            |    pointer   |
|res_5_V         | out |   16|   ap_vld   |                             res_5_V                            |    pointer   |
|res_5_V_ap_vld  | out |    1|   ap_vld   |                             res_5_V                            |    pointer   |
|res_6_V         | out |   16|   ap_vld   |                             res_6_V                            |    pointer   |
|res_6_V_ap_vld  | out |    1|   ap_vld   |                             res_6_V                            |    pointer   |
|res_7_V         | out |   16|   ap_vld   |                             res_7_V                            |    pointer   |
|res_7_V_ap_vld  | out |    1|   ap_vld   |                             res_7_V                            |    pointer   |
|res_8_V         | out |   16|   ap_vld   |                             res_8_V                            |    pointer   |
|res_8_V_ap_vld  | out |    1|   ap_vld   |                             res_8_V                            |    pointer   |
|res_9_V         | out |   16|   ap_vld   |                             res_9_V                            |    pointer   |
|res_9_V_ap_vld  | out |    1|   ap_vld   |                             res_9_V                            |    pointer   |
+----------------+-----+-----+------------+----------------------------------------------------------------+--------------+

