
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1.1 (64-bit)
  **** SW Build 5094488 on Fri Jun 14 08:59:21 MDT 2024
  **** IP Build 5091682 on Fri Jun 14 16:55:04 MDT 2024
  **** SharedData Build 5094118 on Fri Jun 14 01:09:43 MDT 2024
  **** Start of session at: Wed Aug 21 17:15:28 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 631.016 ; gain = 202.930
Command: synth_design -top top -part xc7v585tffg1157-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v585t'
INFO: [Device 21-403] Loading part xc7v585tffg1157-2
INFO: [Device 21-9227] Part: xc7v585tffg1157-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15076
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1663.289 ; gain = 447.172
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'RDERR', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:211]
INFO: [Synth 8-11241] undeclared symbol 'WRER', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:212]
INFO: [Synth 8-11241] undeclared symbol 'RDERR', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:218]
INFO: [Synth 8-11241] undeclared symbol 'WRER', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:219]
INFO: [Synth 8-11241] undeclared symbol 'cpuClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:147]
INFO: [Synth 8-11241] undeclared symbol 'wbClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:149]
INFO: [Synth 8-11241] undeclared symbol 'usbClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:151]
INFO: [Synth 8-11241] undeclared symbol 'phyClk0', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:153]
INFO: [Synth 8-11241] undeclared symbol 'phyClk1', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:155]
INFO: [Synth 8-11241] undeclared symbol 'fftClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:156]
WARNING: [Synth 8-10929] literal value 'h8 truncated to fit in 3 bits [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:188]
INFO: [Synth 8-11241] undeclared symbol 'pm_dc_gate_o', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1129]
INFO: [Synth 8-11241] undeclared symbol 'pm_ic_gate_o', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1130]
INFO: [Synth 8-11241] undeclared symbol 'pm_dmmu_gate_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1131]
INFO: [Synth 8-11241] undeclared symbol 'pm_immu_gate_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1132]
INFO: [Synth 8-11241] undeclared symbol 'pm_tt_gate_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1133]
INFO: [Synth 8-11241] undeclared symbol 'pm_cpu_gate_o', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1134]
INFO: [Synth 8-11241] undeclared symbol 'pm_wakeup_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1135]
INFO: [Synth 8-11241] undeclared symbol 'pm_lvolt_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:1136]
INFO: [Synth 8-11241] undeclared symbol 'wb_bte_o', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:487]
INFO: [Synth 8-11241] undeclared symbol 'tied_to_vcc_i', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:103]
WARNING: [Synth 8-10929] literal value 'h62 truncated to fit in 5 bits [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:339]
INFO: [Synth 8-11241] undeclared symbol 'send_zero_length', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:399]
INFO: [Synth 8-11241] undeclared symbol 'sysClk_int', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:242]
INFO: [Synth 8-11241] undeclared symbol 'cpuClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:250]
INFO: [Synth 8-11241] undeclared symbol 'usbClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:252]
INFO: [Synth 8-11241] undeclared symbol 'phyClk0', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:253]
INFO: [Synth 8-11241] undeclared symbol 'phyClk1', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:254]
INFO: [Synth 8-11241] undeclared symbol 'fftClk', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:255]
INFO: [Synth 8-11241] undeclared symbol 'TRACK_DATA_OUT', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:307]
INFO: [Synth 8-11241] undeclared symbol 's4_err_i', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:332]
INFO: [Synth 8-11241] undeclared symbol 's4_rty_i', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:332]
INFO: [Synth 8-11241] undeclared symbol 's4_ack_i', assumed default net type 'wire' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:333]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:49]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74127]
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:74127]
INFO: [Synth 8-6157] synthesizing module 'clock_generator' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:72]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'clock_generator' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/clock_generator.v:72]
INFO: [Synth 8-6157] synthesizing module 'mgtTop' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:70]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:994]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:1015]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73797]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_USRCLK_SOURCE' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_usrclk_source.v:67]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:51550]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0001111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: TRUE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: DECODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: TRUE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 14 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 11 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0001010000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0010111100 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0010110101 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: TRUE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 2 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101100000000011111011000 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: TRUE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000010000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b000 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 0 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FULL - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000100010000011111111110010000000110000000000001000010000000000000000000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b000001 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00001111110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00001111110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 4 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: PCS - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000000 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b100 
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00110000001110000001111 
	Parameter RX_DFE_H2_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000111100000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0001111110000 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000000000000000 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000000 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0001100010000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0001111110000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 1.1 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 4 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b0 
	Parameter TX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:51550]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt.v:69]
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile.v:69]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_GEN' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:69]
INFO: [Synth 8-6157] synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
	Parameter RX_DATA_WIDTH bound to: 16 - type: integer 
	Parameter RXCTRL_WIDTH bound to: 2 - type: integer 
	Parameter WORDS_IN_BRAM bound to: 512 - type: integer 
	Parameter START_OF_PACKET_CHAR bound to: 16'b0000001001111100 
INFO: [Synth 8-6155] done synthesizing module 'ROCKETIO_WRAPPER_TILE_GT_FRAME_CHECK' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mgtTop' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:70]
INFO: [Synth 8-6157] synthesizing module 'fftTop' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/fftTop.v:101]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/fftTop.v:112]
INFO: [Synth 8-638] synthesizing module 'bft' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:52]
WARNING: [Synth 8-614] signal 'wbInputData' is read in the process but is not in the sensitivity list [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:94]
WARNING: [Synth 8-614] signal 'wbInputDataStage0' is read in the process but is not in the sensitivity list [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:94]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:122]
INFO: [Synth 8-638] synthesizing module 'round_1' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'coreTransform' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'coreTransform' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/core_transform.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'round_1' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_1.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_2' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_2' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_2.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_3' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-256] done synthesizing module 'round_3' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_3.vhdl:50]
INFO: [Synth 8-638] synthesizing module 'round_4' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'round_4' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bftLib/round_4.vhdl:53]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-6157] synthesizing module 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-6157] synthesizing module 'async_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
	Parameter FIFO_RAM_TYPE bound to: BLOCKRAM - type: string 
INFO: [Synth 8-6155] done synthesizing module 'async_fifo' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'async_fifo' is unconnected for instance 'buffer_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:55]
WARNING: [Synth 8-7071] port 'prog_full' of module 'async_fifo' is unconnected for instance 'buffer_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:55]
WARNING: [Synth 8-7023] instance 'buffer_fifo' of module 'async_fifo' has 12 connections declared, but only 10 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:55]
INFO: [Synth 8-6155] done synthesizing module 'FifoBuffer' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'ingressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:249]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-3491] module 'FifoBuffer' declared at 'D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/FifoBuffer.v:31' bound to instance 'egressFifo' of component 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:255]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:288]
INFO: [Synth 8-256] done synthesizing module 'bft' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:52]
INFO: [Synth 8-6155] done synthesizing module 'fftTop' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/fftTop.v:31]
INFO: [Synth 8-6157] synthesizing module 'or1200_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:513]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:513]
WARNING: [Synth 8-7023] instance 'cpu_iwb_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:513]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:523]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:523]
WARNING: [Synth 8-7023] instance 'cpu_iwb_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:523]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_dwb_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:533]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_dwb_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:533]
WARNING: [Synth 8-7023] instance 'cpu_dwb_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:533]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_dwb_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:543]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_dwb_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:543]
WARNING: [Synth 8-7023] instance 'cpu_dwb_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:543]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_adr_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:553]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_iwb_adr_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:553]
WARNING: [Synth 8-7023] instance 'cpu_iwb_adr_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:553]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_dbg_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:563]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_dbg_dat_o' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:563]
WARNING: [Synth 8-7023] instance 'cpu_dbg_dat_o' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:563]
WARNING: [Synth 8-7071] port 'empty' of module 'FifoBuffer' is unconnected for instance 'cpu_dbg_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:573]
WARNING: [Synth 8-7071] port 'full' of module 'FifoBuffer' is unconnected for instance 'cpu_dbg_dat_i' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:573]
WARNING: [Synth 8-7023] instance 'cpu_dbg_dat_i' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:573]
INFO: [Synth 8-6157] synthesizing module 'or1200_iwb_biu' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
INFO: [Synth 8-6155] done synthesizing module 'or1200_iwb_biu' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_iwb_biu.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_wb_biu' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
INFO: [Synth 8-6155] done synthesizing module 'or1200_wb_biu' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_wb_biu.v:116]
INFO: [Synth 8-6157] synthesizing module 'or1200_immu_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
INFO: [Synth 8-6157] synthesizing module 'or1200_immu_tlb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x14' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S18' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:130998]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S18' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:130998]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x14' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x14.v:116]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x22' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:132569]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:132569]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x22' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x22.v:116]
INFO: [Synth 8-6155] done synthesizing module 'or1200_immu_tlb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_immu_tlb.v:97]
INFO: [Synth 8-6155] done synthesizing module 'or1200_immu_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_immu_top.v:128]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_fsm' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_fsm' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_fsm.v:121]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_ram' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_2048x32_bw' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S9' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:133296]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S9' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:133296]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_2048x32_bw' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_2048x32_bw.v:91]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_ram' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_ram.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_ic_tag' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_512x20' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_512x20' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_512x20.v:122]
WARNING: [Synth 8-689] width (9) of port connection 'addr' does not match port width (10) of module 'or1200_spram_512x20' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:174]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_tag' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_tag.v:93]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ic_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ic_top.v:112]
INFO: [Synth 8-6157] synthesizing module 'or1200_cpu' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
INFO: [Synth 8-6157] synthesizing module 'or1200_genpc' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-6155] done synthesizing module 'or1200_genpc' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:114]
INFO: [Synth 8-6157] synthesizing module 'or1200_if' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_if' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_if.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_ctrl' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-6155] done synthesizing module 'or1200_ctrl' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_ctrl.v:132]
INFO: [Synth 8-6157] synthesizing module 'or1200_rf' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
INFO: [Synth 8-6157] synthesizing module 'or1200_rfram_generic' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
INFO: [Synth 8-6155] done synthesizing module 'or1200_rfram_generic' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_rfram_generic.v:65]
INFO: [Synth 8-6155] done synthesizing module 'or1200_rf' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_rf.v:96]
INFO: [Synth 8-6157] synthesizing module 'or1200_operandmuxes' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
INFO: [Synth 8-6155] done synthesizing module 'or1200_operandmuxes' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_operandmuxes.v:81]
INFO: [Synth 8-6157] synthesizing module 'or1200_alu' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
INFO: [Synth 8-6155] done synthesizing module 'or1200_alu' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_alu.v:123]
INFO: [Synth 8-6157] synthesizing module 'or1200_mult_mac' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
INFO: [Synth 8-6157] synthesizing module 'or1200_gmultp2_32x32' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_gmultp2_32x32' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_gmultp2_32x32.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mult_mac' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_mult_mac.v:82]
INFO: [Synth 8-6157] synthesizing module 'or1200_sprs' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sprs' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sprs.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_lsu' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_mem2reg' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
INFO: [Synth 8-6155] done synthesizing module 'or1200_mem2reg' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_mem2reg.v:92]
INFO: [Synth 8-6157] synthesizing module 'or1200_reg2mem' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
INFO: [Synth 8-6155] done synthesizing module 'or1200_reg2mem' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_reg2mem.v:81]
INFO: [Synth 8-6155] done synthesizing module 'or1200_lsu' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_lsu.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_wbmux' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
INFO: [Synth 8-6155] done synthesizing module 'or1200_wbmux' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_wbmux.v:81]
INFO: [Synth 8-6157] synthesizing module 'or1200_freeze' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-6155] done synthesizing module 'or1200_freeze' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_freeze.v:117]
INFO: [Synth 8-6157] synthesizing module 'or1200_except' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-6155] done synthesizing module 'or1200_except' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_except.v:159]
INFO: [Synth 8-6157] synthesizing module 'or1200_cfgr' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-6155] done synthesizing module 'or1200_cfgr' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_cfgr.v:84]
INFO: [Synth 8-6155] done synthesizing module 'or1200_cpu' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_cpu.v:157]
INFO: [Synth 8-6157] synthesizing module 'or1200_dmmu_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'or1200_dmmu_tlb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
INFO: [Synth 8-6157] synthesizing module 'or1200_spram_64x24' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
INFO: [Synth 8-6155] done synthesizing module 'or1200_spram_64x24' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_spram_64x24.v:119]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dmmu_tlb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_tlb.v:91]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dmmu_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dmmu_top.v:109]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_fsm' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_fsm' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_fsm.v:119]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_ram' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_ram' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_ram.v:90]
INFO: [Synth 8-6157] synthesizing module 'or1200_dc_tag' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_tag' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_tag.v:87]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dc_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dc_top.v:108]
INFO: [Synth 8-6157] synthesizing module 'or1200_qmem_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
INFO: [Synth 8-6155] done synthesizing module 'or1200_qmem_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_qmem_top.v:86]
INFO: [Synth 8-6157] synthesizing module 'or1200_sb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
INFO: [Synth 8-6157] synthesizing module 'or1200_sb_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
INFO: [Synth 8-6157] synthesizing module 'async_fifo__parameterized0' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:38]
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_WIDTH bound to: 68 - type: integer 
	Parameter FIFO_DEPTH bound to: 8 - type: integer 
	Parameter FIFO_RAM_TYPE bound to: HARDFIFO - type: string 
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_FIFO_DUALCLOCK_MACRO' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 68 - type: integer 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter FIFO_SIZE bound to: 36Kb - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41664]
	Parameter ALMOST_EMPTY_OFFSET bound to: 9'b000100000 
	Parameter ALMOST_FULL_OFFSET bound to: 9'b001111001 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41664]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_FIFO_DUALCLOCK_MACRO' (0#1) [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/FIFO_DUALCLOCK_MACRO.v:25]
INFO: [Synth 8-6155] done synthesizing module 'async_fifo__parameterized0' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/async_fifo.v:38]
WARNING: [Synth 8-7071] port 'wr_ack' of module 'async_fifo' is unconnected for instance 'async_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
WARNING: [Synth 8-7071] port 'prog_empty' of module 'async_fifo' is unconnected for instance 'async_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
WARNING: [Synth 8-7071] port 'prog_full' of module 'async_fifo' is unconnected for instance 'async_fifo' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
WARNING: [Synth 8-7023] instance 'async_fifo' of module 'async_fifo' has 12 connections declared, but only 9 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:97]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sb_fifo' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb_fifo.v:69]
INFO: [Synth 8-6155] done synthesizing module 'or1200_sb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_sb.v:65]
INFO: [Synth 8-6157] synthesizing module 'or1200_du' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
INFO: [Synth 8-6157] synthesizing module 'or1200_dpram_256x32' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
INFO: [Synth 8-6157] synthesizing module 'RAMB16_S36_S36' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:132665]
INFO: [Synth 8-6155] done synthesizing module 'RAMB16_S36_S36' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:132665]
INFO: [Synth 8-6155] done synthesizing module 'or1200_dpram_256x32' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_dpram_256x32.v:66]
INFO: [Synth 8-6155] done synthesizing module 'or1200_du' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_du.v:130]
INFO: [Synth 8-6157] synthesizing module 'or1200_pic' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-6155] done synthesizing module 'or1200_pic' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_pic.v:84]
INFO: [Synth 8-6157] synthesizing module 'or1200_tt' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-6155] done synthesizing module 'or1200_tt' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_tt.v:93]
INFO: [Synth 8-6157] synthesizing module 'or1200_pm' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-6155] done synthesizing module 'or1200_pm' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_pm.v:75]
INFO: [Synth 8-6155] done synthesizing module 'or1200_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_top.v:150]
WARNING: [Synth 8-689] width (1) of port connection 'pic_ints_i' does not match port width (20) of module 'or1200_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:325]
WARNING: [Synth 8-689] width (1) of port connection 'clmode_i' does not match port width (2) of module 'or1200_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:325]
WARNING: [Synth 8-689] width (1) of port connection 'dbg_is_o' does not match port width (2) of module 'or1200_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:332]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter rf_addr bound to: 4'b1111 
	Parameter pri_sel0 bound to: 2'b01 
	Parameter pri_sel1 bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_master_if' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:455]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:599]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:623]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:647]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_master_if' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_master_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b01 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_arb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_arb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_arb.v:69]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_slave_if__parameterized0' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
	Parameter pri_sel bound to: 2'b10 
	Parameter aw bound to: 32 - type: integer 
	Parameter dw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_msel__parameterized0' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_enc__parameterized0' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_pri_dec__parameterized0' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
	Parameter pri_sel bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_dec__parameterized0' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_dec.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_pri_enc__parameterized0' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_pri_enc.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_msel__parameterized0' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_msel.v:67]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:302]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:316]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:330]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:358]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:398]
INFO: [Synth 8-226] default block is never used [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:412]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_slave_if__parameterized0' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_slave_if.v:67]
INFO: [Synth 8-6157] synthesizing module 'wb_conmax_rf' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
	Parameter rf_addr bound to: 4'b1111 
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter sw bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_rf' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_rf.v:67]
INFO: [Synth 8-6155] done synthesizing module 'wb_conmax_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/wb_conmax/wb_conmax_top.v:67]
WARNING: [Synth 8-7071] port 'm2_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm2_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm3_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm4_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm5_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm6_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_addr_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_sel_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_we_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_cyc_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_stb_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_ack_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_err_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 'm7_rty_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_addr_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_sel_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_we_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_stb_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_ack_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_err_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's5_rty_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_data_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_addr_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_sel_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_we_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_cyc_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_stb_o' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_ack_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_err_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's6_rty_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
WARNING: [Synth 8-7071] port 's7_data_i' of module 'wb_conmax_top' is unconnected for instance 'wbArbEngine' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'wbArbEngine' of module 'wb_conmax_top' has 242 connections declared, but only 72 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:350]
INFO: [Synth 8-6157] synthesizing module 'usbf_top' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
WARNING: [Synth 8-7023] instance 'usb_in' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:355]
WARNING: [Synth 8-689] width (31) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:372]
WARNING: [Synth 8-7023] instance 'usb_dma_wb_in' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:365]
WARNING: [Synth 8-7023] instance 'usb_out' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:376]
WARNING: [Synth 8-689] width (30) of port connection 'dout' does not match port width (32) of module 'FifoBuffer' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:394]
WARNING: [Synth 8-7023] instance 'dma_out' of module 'FifoBuffer' has 9 connections declared, but only 7 given [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:387]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_if' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_utmi_ls' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_ls' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:104]
INFO: [Synth 8-6155] done synthesizing module 'usbf_utmi_if' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_if.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_pl' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'usbf_pd' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_crc5' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc5' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_crc5.v:87]
INFO: [Synth 8-6157] synthesizing module 'usbf_crc16' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-6155] done synthesizing module 'usbf_crc16' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_crc16.v:87]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pd' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pd.v:106]
INFO: [Synth 8-6157] synthesizing module 'usbf_pa' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pa' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pa.v:99]
INFO: [Synth 8-6157] synthesizing module 'usbf_idma' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_idma' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:115]
INFO: [Synth 8-6157] synthesizing module 'usbf_pe' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:441]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:449]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:456]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:463]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:482]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pe' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:121]
INFO: [Synth 8-6155] done synthesizing module 'usbf_pl' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:105]
INFO: [Synth 8-6157] synthesizing module 'usbf_mem_arb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
	Parameter SSRAM_HADR bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'usbf_mem_arb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_mem_arb.v:95]
INFO: [Synth 8-6157] synthesizing module 'usbf_rf' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:411]
INFO: [Synth 8-6157] synthesizing module 'usbf_ep_rf' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-6155] done synthesizing module 'usbf_ep_rf' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_ep_rf.v:99]
INFO: [Synth 8-6155] done synthesizing module 'usbf_rf' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_rf.v:114]
INFO: [Synth 8-6157] synthesizing module 'usbf_wb' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:216]
INFO: [Synth 8-6155] done synthesizing module 'usbf_wb' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_wb.v:100]
INFO: [Synth 8-6157] synthesizing module 'rtlRam' [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/rtlRam.v:1]
	Parameter dataWidth bound to: 32 - type: integer 
	Parameter addrWidth bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rtlRam' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/rtlRam.v:1]
INFO: [Synth 8-6155] done synthesizing module 'usbf_top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_top.v:115]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:49]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_gen.v:112]
WARNING: [Synth 8-3936] Found unconnected internal register 'rx_data_ram_r_reg' and it is trimmed from '80' to '32' bits. [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:389]
WARNING: [Synth 8-6014] Unused sequential element RXENMCOMMADET_OUT_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:335]
WARNING: [Synth 8-6014] Unused sequential element read_counter_i_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgt/rocketio_wrapper_tile_gt_frame_check.v:366]
WARNING: [Synth 8-6014] Unused sequential element data_o_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:985]
WARNING: [Synth 8-3848] Net ready_i in module/entity mgtTop does not have driver. [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:966]
WARNING: [Synth 8-3848] Net data_i in module/entity mgtTop does not have driver. [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:965]
WARNING: [Synth 8-3848] Net wb_err_o in module/entity mgtTop does not have driver. [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/mgtTop.v:106]
WARNING: [Synth 8-6014] Unused sequential element readIngressFifo_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:106]
WARNING: [Synth 8-6014] Unused sequential element loadEgressFifo_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/bft.vhdl:208]
WARNING: [Synth 8-6014] Unused sequential element genpc_refetch_r_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_genpc.v:198]
WARNING: [Synth 8-6014] Unused sequential element delayed_tee_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_except.v:344]
WARNING: [Synth 8-6014] Unused sequential element delayed1_ex_dslot_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_except.v:358]
WARNING: [Synth 8-6014] Unused sequential element delayed2_ex_dslot_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/or1200/or1200_except.v:359]
WARNING: [Synth 8-6014] Unused sequential element T1_gt_3_125_mS_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:354]
WARNING: [Synth 8-6014] Unused sequential element T2_gt_1_2_mS_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_utmi_ls.v:395]
WARNING: [Synth 8-6014] Unused sequential element wr_done_r_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_idma.v:403]
WARNING: [Synth 8-6014] Unused sequential element uc_dpd_set_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pe.v:741]
WARNING: [Synth 8-6014] Unused sequential element clr_sof_time_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/usbf/usbf_pl.v:314]
WARNING: [Synth 8-6014] Unused sequential element usb_vbus_pad_1_i_reg_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:261]
WARNING: [Synth 8-6014] Unused sequential element usb_vbus_pad_0_i_reg_reg was removed.  [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/sources_1/imports/Sources/top.v:287]
WARNING: [Synth 8-7129] Port attached in module usbf_rf is either unconnected or has no load
WARNING: [Synth 8-7129] Port wclk in module usbf_mem_arb is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_NACK in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_STALL in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_NYET in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_PRE in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_ERR in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port pid_SPLIT in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port crc5_err in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port fsel in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[3] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[2] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[1] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port ep_sel[0] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[21] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[20] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[19] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[18] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[14] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr[13] in module usbf_pe is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_reset in module usbf_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_suspend in module usbf_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port usb_attached in module usbf_pl is either unconnected or has no load
WARNING: [Synth 8-7129] Port rx_active in module usbf_utmi_ls is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_ready in module usbf_utmi_ls is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[15] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[13] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[11] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[9] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[7] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[5] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[3] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port conf[1] in module wb_conmax_msel is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[31] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[30] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[29] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[28] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[27] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[26] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[25] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[24] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[23] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[22] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[21] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[20] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[19] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[18] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[17] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[16] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[10] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[9] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[8] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[7] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[6] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[5] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[4] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[3] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[2] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[1] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[0] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[31] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[30] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[29] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[28] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[27] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[26] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[25] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[24] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[23] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[22] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[21] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[20] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[19] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[18] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[17] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[16] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[15] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[14] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[13] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[12] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[11] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[10] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[9] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[8] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_dat_i[7] in module or1200_pm is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[31] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[30] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[29] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[28] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[27] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[26] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[25] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[24] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[23] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[22] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[21] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[20] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[19] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[18] in module or1200_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port spr_addr[17] in module or1200_tt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1886.121 ; gain = 670.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1886.121 ; gain = 670.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1886.121 ; gain = 670.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1886.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/constrs_2/imports/virtex7/top_full.xdc]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/constrs_2/imports/virtex7/top_full.xdc:57]
Finished Parsing XDC File [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/constrs_2/imports/virtex7/top_full.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Projects/SoftwareDesign/HLS/Hello_CPU/Hello_CPU.srcs/constrs_2/imports/virtex7/top_full.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2061.938 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  IBUFG => IBUF: 1 instance 
  RAMB16_S18 => RAMB18E1: 2 instances
  RAMB16_S36 => RAMB36E1: 2 instances
  RAMB16_S36_S36 => RAMB18E1: 4 instances
  RAMB16_S9 => RAMB18E1: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2061.938 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2061.938 ; gain = 845.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v585tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2061.938 ; gain = 845.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2061.938 ; gain = 845.820
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'loadState_reg' in module 'bft'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_ic_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_except'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_dc_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'or1200_qmem_top'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_conmax_arb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_utmi_ls'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pd'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pa'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_idma'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_pe'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                              000
                      s1 |                              001 |                              001
                      s2 |                              010 |                              010
                      s3 |                              011 |                              011
                      s4 |                              100 |                              100
                      s5 |                              101 |                              101
                      s6 |                              110 |                              110
                      s7 |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'loadState_reg' using encoding 'sequential' in module 'bft'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 |                               00
                  iSTATE |                             0100 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'or1200_ic_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE1 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                 iSTATE2 |                              100 |                              100
                  iSTATE |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_except'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                              000
                 iSTATE0 |                              010 |                              011
                 iSTATE3 |                              001 |                              100
                  iSTATE |                              100 |                              001
                 iSTATE1 |                              011 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_dc_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                              000
                 iSTATE2 |                               01 |                              011
                 iSTATE0 |                               10 |                              010
                  iSTATE |                               11 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'or1200_qmem_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                              000 |                              000
                  grant7 |                              001 |                              111
                  grant6 |                              010 |                              110
                  grant5 |                              011 |                              101
                  grant4 |                              100 |                              100
                  grant3 |                              101 |                              011
                  grant2 |                              110 |                              010
                  grant1 |                              111 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_conmax_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                     POR |                  000000000000001 |                  000000000000001
                  ATTACH |                  000000100000000 |                  000000100000000
                  NORMAL |                  000000000000010 |                  000000000000010
                RES_SUSP |                  000000000000100 |                  000000000000100
                 SUSPEND |                  000000000001000 |                  000000000001000
                   RESET |                  000001000000000 |                  000001000000000
               SPEED_NEG |                  000010000000000 |                  000010000000000
             SPEED_NEG_K |                  000100000000000 |                  000100000000000
             SPEED_NEG_J |                  001000000000000 |                  001000000000000
            SPEED_NEG_HS |                  010000000000000 |                  010000000000000
            SPEED_NEG_FS |                  100000000000000 |                  100000000000000
          RESUME_REQUEST |                  000000000100000 |                  000000000100000
              RESUME_SIG |                  000000010000000 |                  000000010000000
                  RESUME |                  000000000010000 |                  000000000010000
             RESUME_WAIT |                  000000001000000 |                  000000001000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_utmi_ls'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                  ACTIVE |                             0010 |                             0010
                   TOKEN |                             0100 |                             0100
                    DATA |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                            00001 |                            00001
                    WAIT |                            10000 |                            10000
                    DATA |                            00010 |                            00010
                    CRC1 |                            00100 |                            00100
                    CRC2 |                            01000 |                            01000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pa'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                 MEM_RD1 |                         00100000 |                         00100000
                 MEM_RD2 |                         01000000 |                         01000000
                 MEM_RD3 |                         10000000 |                         10000000
                WAIT_MRD |                         00000010 |                         00000010
                  MEM_WR |                         00000100 |                         00000100
                 MEM_WR1 |                         00001000 |                         00001000
                 MEM_WR2 |                         00010000 |                         00010000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_idma'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                       0000000001 |                       0000000001
                   TOKEN |                       0000000010 |                       0000000010
                      IN |                       0000000100 |                       0000000100
                     IN2 |                       0000001000 |                       0000001000
                     OUT |                       0000010000 |                       0000010000
                 UPDATEW |                       0010000000 |                       0010000000
                   OUT2A |                       0000100000 |                       0000100000
                   OUT2B |                       0001000000 |                       0001000000
                  UPDATE |                       0100000000 |                       0100000000
                 UPDATE2 |                       1000000000 |                       1000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_pe'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                           000001 |                           000001
                      W0 |                           001000 |                           001000
                   MA_RD |                           000100 |                           000100
                   MA_WR |                           000010 |                           000010
                      W1 |                           010000 |                           010000
                      W2 |                           100000 |                           100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'usbf_wb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 2061.938 ; gain = 845.820
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'wb_conmax_slave_if:/msel/arb2' (wb_conmax_arb) to 'wb_conmax_slave_if:/msel/arb3'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   64 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 6     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 2     
	   2 Input   15 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 2     
	   3 Input   14 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 64    
	   2 Input   12 Bit       Adders := 32    
	   2 Input   11 Bit       Adders := 64    
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 15    
	   2 Input    7 Bit       Adders := 18    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 8     
	   2 Input    2 Bit       Adders := 9     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 64    
	   2 Input     10 Bit         XORs := 62    
	   2 Input      4 Bit         XORs := 11    
	   2 Input      1 Bit         XORs := 86    
	   4 Input      1 Bit         XORs := 12    
	   6 Input      1 Bit         XORs := 8     
	   7 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 16    
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	             1024 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               80 Bit    Registers := 16    
	               64 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 217   
	               30 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 150   
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 11    
	               13 Bit    Registers := 66    
	               12 Bit    Registers := 96    
	               11 Bit    Registers := 66    
	               10 Bit    Registers := 155   
	                9 Bit    Registers := 12    
	                8 Bit    Registers := 54    
	                7 Bit    Registers := 52    
	                6 Bit    Registers := 65    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 104   
	                1 Bit    Registers := 1569  
+---Multipliers : 
	              32x32  Multipliers := 1     
+---RAMs : 
	            1024K Bit	(32768 X 32 bit)          RAMs := 2     
	              32K Bit	(1024 X 32 bit)          RAMs := 31    
	              20K Bit	(1024 X 20 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 7     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 196   
	   4 Input   32 Bit        Muxes := 40    
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 13    
	  16 Input   15 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 16    
	   2 Input   14 Bit        Muxes := 15    
	   2 Input   13 Bit        Muxes := 67    
	   2 Input   12 Bit        Muxes := 32    
	   2 Input   11 Bit        Muxes := 32    
	   2 Input   10 Bit        Muxes := 7     
	  11 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 25    
	   4 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 40    
	   2 Input    6 Bit        Muxes := 9     
	   7 Input    6 Bit        Muxes := 2     
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 21    
	   5 Input    4 Bit        Muxes := 114   
	   2 Input    4 Bit        Muxes := 33    
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 79    
	  57 Input    3 Bit        Muxes := 78    
	   2 Input    3 Bit        Muxes := 29    
	   4 Input    3 Bit        Muxes := 15    
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 16    
	   2 Input    2 Bit        Muxes := 65    
	   5 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 796   
	   8 Input    1 Bit        Muxes := 78    
	  16 Input    1 Bit        Muxes := 32    
	   5 Input    1 Bit        Muxes := 29    
	   6 Input    1 Bit        Muxes := 26    
	   9 Input    1 Bit        Muxes := 12    
	  11 Input    1 Bit        Muxes := 18    
	   3 Input    1 Bit        Muxes := 4     
	  21 Input    1 Bit        Muxes := 2     
	   7 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 22    
	  14 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1260 (col length:180)
BRAMs: 1590 (col length: RAMB18 180 RAMB36 90)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP xOutReg_reg, operation Mode is: (C'+A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: register xOutReg_reg is absorbed into DSP xOutReg_reg.
DSP Report: operator plusOp is absorbed into DSP xOutReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutReg_reg.
DSP Report: Generating DSP xOutStepReg_reg, operation Mode is: (C'-A2*B2)'.
DSP Report: register xStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register uReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: register xOutStepReg_reg is absorbed into DSP xOutStepReg_reg.
DSP Report: operator minusOp is absorbed into DSP xOutStepReg_reg.
DSP Report: operator multOp is absorbed into DSP xOutStepReg_reg.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: Generating DSP or1200_gmultp2_32x32/p00, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
DSP Report: operator or1200_gmultp2_32x32/p00 is absorbed into DSP or1200_gmultp2_32x32/p00.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (msel/arb2/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__1.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__2.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__3.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__4.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__5.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__6.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__7.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__8.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__9.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__9.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__9.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__10.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__10.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__10.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__11.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__11.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__11.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__12.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__12.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__12.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__13.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__13.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0__13.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[2]) is unused and will be removed from module wb_conmax_slave_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[1]) is unused and will be removed from module wb_conmax_slave_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (arb/FSM_sequential_state_reg[0]) is unused and will be removed from module wb_conmax_slave_if__parameterized0.
WARNING: [Synth 8-3332] Sequential element (or1200_ic_fsm/FSM_onehot_state_reg[3]) is unused and will be removed from module or1200_ic_top.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[46]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[45]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[44]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[43]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[42]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[41]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[40]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[39]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[38]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[37]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[36]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[35]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[34]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[33]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[32]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[31]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[30]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[29]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[28]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[27]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[26]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[25]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[24]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[23]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[22]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[21]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[20]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[19]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[18]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[17]) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[47]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[46]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[45]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[44]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[43]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[42]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[41]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[40]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[39]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[38]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[37]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[36]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[35]__0) is unused and will be removed from module or1200_mult_mac.
WARNING: [Synth 8-3332] Sequential element (or1200_gmultp2_32x32/p0_reg[34]__0) is unused and will be removed from module or1200_mult_mac.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
