Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,463
design__inferred_latch__count,0
design__instance__count,2022
design__instance__area,21748.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,24
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00212528626434505
power__switching__total,0.0012026811018586159
power__leakage__total,2.3671326232488354E-8
power__total,0.0033279911149293184
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2711770607044432
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.26750000194289036
timing__hold__ws__corner:nom_tt_025C_1v80,0.310449286176535
timing__setup__ws__corner:nom_tt_025C_1v80,8.508564760254547
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.310449
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.519247
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,3
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,24
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2791657817263724
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2732502912392632
timing__hold__ws__corner:nom_ss_100C_1v60,0.8617302670896912
timing__setup__ws__corner:nom_ss_100C_1v60,1.1229435477111143
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.861730
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,12.742003
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,24
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26692546151139773
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26428046610272515
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11184048448357808
timing__setup__ws__corner:nom_ff_n40C_1v95,11.31577175101827
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111840
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.851725
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3
design__max_fanout_violation__count,24
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2664530338454829
clock__skew__worst_setup,0.2630491454668649
timing__hold__ws,0.11064804941025506
timing__setup__ws,0.9555485562159779
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110648
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.715919
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2022
design__instance__area__stdcell,21748.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.634889
design__instance__utilization__stdcell,0.634889
design__instance__count__class:inverter,81
design__instance__count__class:sequential_cell,429
design__instance__count__class:multi_input_combinational_cell,583
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1873
design__instance__count__class:tap_cell,456
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28757.7
design__violations,0
design__instance__count__class:timing_repair_buffer,422
design__instance__count__class:clock_buffer,31
design__instance__count__class:clock_inverter,18
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,327
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,1620
route__net__special,2
route__drc_errors__iter:1,601
route__wirelength__iter:1,32719
route__drc_errors__iter:2,148
route__wirelength__iter:2,32413
route__drc_errors__iter:3,113
route__wirelength__iter:3,32333
route__drc_errors__iter:4,0
route__wirelength__iter:4,32374
route__drc_errors,0
route__wirelength,32374
route__vias,10134
route__vias__singlecut,10134
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,359.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,24
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.27054717565360775
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2659889328524883
timing__hold__ws__corner:min_tt_025C_1v80,0.3076671782204434
timing__setup__ws__corner:min_tt_025C_1v80,8.592586441134475
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307667
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.529560
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,3
design__max_fanout_violation__count__corner:min_ss_100C_1v60,24
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.27789524246105807
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2711368706298151
timing__hold__ws__corner:min_ss_100C_1v60,0.853575678743192
timing__setup__ws__corner:min_ss_100C_1v60,1.2777086417209167
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.853576
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,12.757559
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,24
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2664530338454829
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2630491454668649
timing__hold__ws__corner:min_ff_n40C_1v95,0.11064804941025506
timing__setup__ws__corner:min_ff_n40C_1v95,11.37826043368199
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110648
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.859497
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,24
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.272022995161981
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.26905026190717
timing__hold__ws__corner:max_tt_025C_1v80,0.31328007741363323
timing__setup__ws__corner:max_tt_025C_1v80,8.415671953067763
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.313280
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.504496
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,54
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3
design__max_fanout_violation__count__corner:max_ss_100C_1v60,24
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.2799453803563128
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.27561284590248314
timing__hold__ws__corner:max_ss_100C_1v60,0.8679667230622972
timing__setup__ws__corner:max_ss_100C_1v60,0.9555485562159779
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.867967
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,12.715919
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,54
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,24
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26743177873609764
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2656819006663448
timing__hold__ws__corner:max_ff_n40C_1v95,0.11286699672117825
timing__setup__ws__corner:max_ff_n40C_1v95,11.244916427404346
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112867
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.840876
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,54
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,54
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79989
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000107933
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000126967
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000277301
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000126967
design_powergrid__voltage__worst,0.000126967
design_powergrid__voltage__worst__net:VPWR,1.79989
design_powergrid__drop__worst,0.000126967
design_powergrid__drop__worst__net:VPWR,0.000107933
design_powergrid__voltage__worst__net:VGND,0.000126967
design_powergrid__drop__worst__net:VGND,0.000126967
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000271000000000000014206517906512061699686455540359020233154296875
ir__drop__worst,0.00010799999999999999595982902445001627711462788283824920654296875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
