# Full_Adder_usig_verilog
This repository contains a Full Adder implementation using Verilog HDL. A Full Adder is a combinational circuit that performs the addition of three binary inputs (A, B, Cin) and produces a sum and a carry-out (Cout).
