// Seed: 1090024086
module module_0 (
    output supply0 id_0,
    output supply1 id_1
);
  assign id_1 = id_3[1];
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    output supply1 id_6,
    input tri id_7,
    input wor id_8,
    output uwire id_9,
    input supply0 id_10,
    input tri1 id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 'b0;
  string id_13 = "";
  always id_11 = (!-1);
  assign module_3.id_4 = 0;
  localparam int id_14 = -1;
  assign id_1 = id_7 - -1'h0;
endmodule
module module_3 (
    id_1
);
  input wire id_1;
  tri1 id_2;
  wire id_3;
  assign id_2 = -1'b0;
  assign id_2 = -1;
  uwire id_4;
  wire id_5, id_6;
  wor id_7;
  integer id_8;
  assign id_7 = 1;
  assign id_7 = -1 | -1 == id_8;
  bit id_9;
  localparam id_10 = -1;
  wire id_11;
  always
    do begin : LABEL_0
      if (-1) id_4 = 1;
      else;
      id_9 <= -1;
      begin : LABEL_0
        id_7 = -1;
      end
    end while ((~""));
  module_2 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_7,
      id_7,
      id_10,
      id_11,
      id_8,
      id_3,
      id_11,
      id_11,
      id_8
  );
  wire id_12;
endmodule
