#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Mon Dec 13 17:31:18 2021
# Process ID: 13012
# Log file: E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4/planAhead.log
# Journal file: E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/Xilinx Project/FPGA_SENSOR/pa.fromNetlist.tcl}
# create_project -name fpga_test -dir "E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4" -part xc6slx9tqg144-3
ERROR: [Common 17-53] User Exception: Project already exists on disk, please use '-force' option to overwrite: 
     E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4/fpga_test.ppr
     E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4/fpga_test.data

    while executing
"create_project -name fpga_test -dir "E:/Xilinx Project/FPGA_SENSOR/planAhead_run_4" -part xc6slx9tqg144-3"
    (file "E:/Xilinx Project/FPGA_SENSOR/pa.fromNetlist.tcl" line 4)
exit
INFO: [Common 17-206] Exiting PlanAhead at Mon Dec 13 17:31:28 2021...
INFO: [Common 17-83] Releasing license: PlanAhead
