$date
	Thu Mar 22 17:05:58 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exemplo0045 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
1"
0!
$end
#6
0"
#12
1"
1!
#18
0"
#24
1"
0!
#30
0"
#36
1"
1!
#42
0"
#48
1"
0!
#54
0"
#60
1"
1!
#66
0"
#72
1"
0!
#78
0"
#84
1"
1!
#90
0"
#96
1"
0!
#102
0"
#108
1"
1!
#114
0"
#120
1"
0!
#126
0"
#132
1"
1!
#138
0"
#144
1"
0!
#150
0"
#156
1"
1!
#162
0"
#168
1"
0!
#174
0"
#180
1"
1!
#186
0"
#192
1"
0!
#198
0"
#204
1"
1!
#210
0"
#216
1"
0!
#222
0"
#228
1"
1!
#234
0"
#240
1"
0!
#246
0"
#252
1"
1!
#258
0"
#264
1"
0!
#270
0"
#276
1"
1!
#282
0"
#288
1"
0!
#294
0"
#300
1"
1!
#306
0"
#312
1"
0!
#318
0"
#324
1"
1!
#330
0"
#336
1"
0!
#342
0"
#348
1"
1!
#354
0"
#360
1"
0!
#366
0"
#372
1"
1!
#376
