Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Apr 19 00:18:16 2025
| Host         : planthony running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-3
| Speed File   : -3
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 21
+-----------+----------+----------------------------+------------+
| Rule      | Severity | Description                | Violations |
+-----------+----------+----------------------------+------------+
| CHECK-3   | Warning  | Report rule limit reached  | 1          |
| REQP-1840 | Warning  | RAMB18 async control check | 20         |
+-----------+----------+----------------------------+------------+

2. REPORT DETAILS
-----------------
CHECK-3#1 Warning
Report rule limit reached  
REQP-1840 rule limit reached: 20 violations have been found.
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRARDADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/Q[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_waddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[10] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[6]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[11] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[7]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#13 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[12] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[8]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#14 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[13] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[9]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#15 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[4] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[0]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#16 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[5] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[1]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#17 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[6] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[2]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#18 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[7] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[3]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#19 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[8] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[4]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#20 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg has an input control pin design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg/ADDRBWRADDR[9] (net: design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/u_ShiftRegisterRAM_generic/ram_reg_0[5]) which is driven by a register (design_1_i/conv_core_ip_0/U0/u_conv_core_ip_dut_inst/u_conv_core_ip_src_conv_core/u_gaussian_conv_core/u_Subsystem1/u_slicer/mergedDelay_raddr_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


