
21. Printing statistics.

=== axi_stream_interface ===

   Number of wires:                 20
   Number of wire bits:             94
   Number of public wires:          20
   Number of public wire bits:      94
   Number of ports:                 20
   Number of port bits:             94
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 46
     gf180mcu_fd_sc_mcu9t5v0__dlya_4     46

   Chip area for module '\axi_stream_interface': 2207.116800
     of which used for sequential elements: 0.000000 (0.00%)

