

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Tue Jul  4 18:06:36 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        aes_ha_dma_prj
* Solution:       sol1
* Product family: spartan7
* Target device:  xc7s15-ftgb196-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.335|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   41|   41|   41|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                       |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- AddRoundKey_label0   |   40|   40|        10|          -|          -|     4|    no    |
        | + AddRoundKey_label1  |    8|    8|         2|          -|          -|     4|    no    |
        +-----------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    78|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      -|      -|     -|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    60|    -|
|Register         |        -|      -|     25|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      0|     25|   138|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       20|     20|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      0|   ~0  |     1|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln274_2_fu_165_p2  |     +    |      0|  0|  15|           6|           6|
    |add_ln274_fu_144_p2    |     +    |      0|  0|  13|           4|           4|
    |i_fu_98_p2             |     +    |      0|  0|  12|           3|           1|
    |j_fu_134_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln272_fu_92_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln273_fu_128_p2   |   icmp   |      0|  0|   9|           3|           4|
    |state_d0               |    xor   |      0|  0|   8|           8|           8|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  78|          30|          28|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_0_reg_70      |   9|          2|    3|          6|
    |j_0_reg_81      |   9|          2|    3|          6|
    |state_address0  |  15|          3|    4|         12|
    +----------------+----+-----------+-----+-----------+
    |Total           |  60|         12|   11|         29|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  4|   0|    4|          0|
    |i_0_reg_70          |  3|   0|    3|          0|
    |i_reg_190           |  3|   0|    3|          0|
    |j_0_reg_81          |  3|   0|    3|          0|
    |j_reg_208           |  3|   0|    3|          0|
    |shl_ln_reg_195      |  2|   0|    4|          2|
    |state_addr_reg_218  |  4|   0|    4|          0|
    |zext_ln273_reg_200  |  3|   0|    6|          3|
    +--------------------+---+----+-----+-----------+
    |Total               | 25|   0|   30|          5|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_done            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|round              |  in |    8|   ap_none  |     round    |    scalar    |
|state_address0     | out |    4|  ap_memory |     state    |     array    |
|state_ce0          | out |    1|  ap_memory |     state    |     array    |
|state_we0          | out |    1|  ap_memory |     state    |     array    |
|state_d0           | out |    8|  ap_memory |     state    |     array    |
|state_q0           |  in |    8|  ap_memory |     state    |     array    |
|RoundKey_address0  | out |    8|  ap_memory |   RoundKey   |     array    |
|RoundKey_ce0       | out |    1|  ap_memory |   RoundKey   |     array    |
|RoundKey_q0        |  in |    8|  ap_memory |   RoundKey   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

