<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pci_config.h source code [vpp_1804/src/vlib/pci/pci_config.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="pci_capability_type,pcie_capability_type "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'vpp_1804/src/vlib/pci/pci_config.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>vpp_1804</a>/<a href='../..'>src</a>/<a href='..'>vlib</a>/<a href='./'>pci</a>/<a href='pci_config.h.html'>pci_config.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 Cisco and/or its affiliates.</i></td></tr>
<tr><th id="3">3</th><td><i> * Licensed under the Apache License, Version 2.0 (the "License");</i></td></tr>
<tr><th id="4">4</th><td><i> * you may not use this file except in compliance with the License.</i></td></tr>
<tr><th id="5">5</th><td><i> * You may obtain a copy of the License at:</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> *     <a href="http://www.apache.org/licenses/LICENSE-2.0">http://www.apache.org/licenses/LICENSE-2.0</a></i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * Unless required by applicable law or agreed to in writing, software</i></td></tr>
<tr><th id="10">10</th><td><i> * distributed under the License is distributed on an "AS IS" BASIS,</i></td></tr>
<tr><th id="11">11</th><td><i> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</i></td></tr>
<tr><th id="12">12</th><td><i> * See the License for the specific language governing permissions and</i></td></tr>
<tr><th id="13">13</th><td><i> * limitations under the License.</i></td></tr>
<tr><th id="14">14</th><td><i> */</i></td></tr>
<tr><th id="15">15</th><td><i>/*</i></td></tr>
<tr><th id="16">16</th><td><i> * pci.h: PCI definitions.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * Copyright (c) 2008 Eliot Dresselhaus</i></td></tr>
<tr><th id="19">19</th><td><i> *</i></td></tr>
<tr><th id="20">20</th><td><i> * Permission is hereby granted, free of charge, to any person obtaining</i></td></tr>
<tr><th id="21">21</th><td><i> * a copy of this software and associated documentation files (the</i></td></tr>
<tr><th id="22">22</th><td><i> * "Software"), to deal in the Software without restriction, including</i></td></tr>
<tr><th id="23">23</th><td><i> * without limitation the rights to use, copy, modify, merge, publish,</i></td></tr>
<tr><th id="24">24</th><td><i> * distribute, sublicense, and/or sell copies of the Software, and to</i></td></tr>
<tr><th id="25">25</th><td><i> * permit persons to whom the Software is furnished to do so, subject to</i></td></tr>
<tr><th id="26">26</th><td><i> * the following conditions:</i></td></tr>
<tr><th id="27">27</th><td><i> *</i></td></tr>
<tr><th id="28">28</th><td><i> * The above copyright notice and this permission notice shall be</i></td></tr>
<tr><th id="29">29</th><td><i> * included in all copies or substantial portions of the Software.</i></td></tr>
<tr><th id="30">30</th><td><i> *</i></td></tr>
<tr><th id="31">31</th><td><i> *  THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,</i></td></tr>
<tr><th id="32">32</th><td><i> *  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</i></td></tr>
<tr><th id="33">33</th><td><i> *  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND</i></td></tr>
<tr><th id="34">34</th><td><i> *  NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE</i></td></tr>
<tr><th id="35">35</th><td><i> *  LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION</i></td></tr>
<tr><th id="36">36</th><td><i> *  OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION</i></td></tr>
<tr><th id="37">37</th><td><i> *  WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="40">ifndef</span> <span class="macro" data-ref="_M/included_vlib_pci_config_h">included_vlib_pci_config_h</span></u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/included_vlib_pci_config_h" data-ref="_M/included_vlib_pci_config_h">included_vlib_pci_config_h</dfn></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../vppinfra/byte_order.h.html">&lt;vppinfra/byte_order.h&gt;</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../vppinfra/error.h.html">&lt;vppinfra/error.h&gt;</a></u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><b>typedef</b> <b>enum</b></td></tr>
<tr><th id="47">47</th><td>{</td></tr>
<tr><th id="48">48</th><td>  <dfn class="enum" id="PCI_CLASS_NOT_DEFINED" title='PCI_CLASS_NOT_DEFINED' data-ref="PCI_CLASS_NOT_DEFINED">PCI_CLASS_NOT_DEFINED</dfn> = <var>0x0000</var>,</td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="PCI_CLASS_NOT_DEFINED_VGA" title='PCI_CLASS_NOT_DEFINED_VGA' data-ref="PCI_CLASS_NOT_DEFINED_VGA">PCI_CLASS_NOT_DEFINED_VGA</dfn> = <var>0x0001</var>,</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_SCSI" title='PCI_CLASS_STORAGE_SCSI' data-ref="PCI_CLASS_STORAGE_SCSI">PCI_CLASS_STORAGE_SCSI</dfn> = <var>0x0100</var>,</td></tr>
<tr><th id="52">52</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_IDE" title='PCI_CLASS_STORAGE_IDE' data-ref="PCI_CLASS_STORAGE_IDE">PCI_CLASS_STORAGE_IDE</dfn> = <var>0x0101</var>,</td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_FLOPPY" title='PCI_CLASS_STORAGE_FLOPPY' data-ref="PCI_CLASS_STORAGE_FLOPPY">PCI_CLASS_STORAGE_FLOPPY</dfn> = <var>0x0102</var>,</td></tr>
<tr><th id="54">54</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_IPI" title='PCI_CLASS_STORAGE_IPI' data-ref="PCI_CLASS_STORAGE_IPI">PCI_CLASS_STORAGE_IPI</dfn> = <var>0x0103</var>,</td></tr>
<tr><th id="55">55</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_RAID" title='PCI_CLASS_STORAGE_RAID' data-ref="PCI_CLASS_STORAGE_RAID">PCI_CLASS_STORAGE_RAID</dfn> = <var>0x0104</var>,</td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE_OTHER" title='PCI_CLASS_STORAGE_OTHER' data-ref="PCI_CLASS_STORAGE_OTHER">PCI_CLASS_STORAGE_OTHER</dfn> = <var>0x0180</var>,</td></tr>
<tr><th id="57">57</th><td>  <dfn class="enum" id="PCI_CLASS_STORAGE" title='PCI_CLASS_STORAGE' data-ref="PCI_CLASS_STORAGE">PCI_CLASS_STORAGE</dfn> = <var>0x0100</var>,</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK_ETHERNET" title='PCI_CLASS_NETWORK_ETHERNET' data-ref="PCI_CLASS_NETWORK_ETHERNET">PCI_CLASS_NETWORK_ETHERNET</dfn> = <var>0x0200</var>,</td></tr>
<tr><th id="60">60</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK_TOKEN_RING" title='PCI_CLASS_NETWORK_TOKEN_RING' data-ref="PCI_CLASS_NETWORK_TOKEN_RING">PCI_CLASS_NETWORK_TOKEN_RING</dfn> = <var>0x0201</var>,</td></tr>
<tr><th id="61">61</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK_FDDI" title='PCI_CLASS_NETWORK_FDDI' data-ref="PCI_CLASS_NETWORK_FDDI">PCI_CLASS_NETWORK_FDDI</dfn> = <var>0x0202</var>,</td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK_ATM" title='PCI_CLASS_NETWORK_ATM' data-ref="PCI_CLASS_NETWORK_ATM">PCI_CLASS_NETWORK_ATM</dfn> = <var>0x0203</var>,</td></tr>
<tr><th id="63">63</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK_OTHER" title='PCI_CLASS_NETWORK_OTHER' data-ref="PCI_CLASS_NETWORK_OTHER">PCI_CLASS_NETWORK_OTHER</dfn> = <var>0x0280</var>,</td></tr>
<tr><th id="64">64</th><td>  <dfn class="enum" id="PCI_CLASS_NETWORK" title='PCI_CLASS_NETWORK' data-ref="PCI_CLASS_NETWORK">PCI_CLASS_NETWORK</dfn> = <var>0x0200</var>,</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="PCI_CLASS_DISPLAY_VGA" title='PCI_CLASS_DISPLAY_VGA' data-ref="PCI_CLASS_DISPLAY_VGA">PCI_CLASS_DISPLAY_VGA</dfn> = <var>0x0300</var>,</td></tr>
<tr><th id="67">67</th><td>  <dfn class="enum" id="PCI_CLASS_DISPLAY_XGA" title='PCI_CLASS_DISPLAY_XGA' data-ref="PCI_CLASS_DISPLAY_XGA">PCI_CLASS_DISPLAY_XGA</dfn> = <var>0x0301</var>,</td></tr>
<tr><th id="68">68</th><td>  <dfn class="enum" id="PCI_CLASS_DISPLAY_3D" title='PCI_CLASS_DISPLAY_3D' data-ref="PCI_CLASS_DISPLAY_3D">PCI_CLASS_DISPLAY_3D</dfn> = <var>0x0302</var>,</td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="PCI_CLASS_DISPLAY_OTHER" title='PCI_CLASS_DISPLAY_OTHER' data-ref="PCI_CLASS_DISPLAY_OTHER">PCI_CLASS_DISPLAY_OTHER</dfn> = <var>0x0380</var>,</td></tr>
<tr><th id="70">70</th><td>  <dfn class="enum" id="PCI_CLASS_DISPLAY" title='PCI_CLASS_DISPLAY' data-ref="PCI_CLASS_DISPLAY">PCI_CLASS_DISPLAY</dfn> = <var>0x0300</var>,</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="PCI_CLASS_MULTIMEDIA_VIDEO" title='PCI_CLASS_MULTIMEDIA_VIDEO' data-ref="PCI_CLASS_MULTIMEDIA_VIDEO">PCI_CLASS_MULTIMEDIA_VIDEO</dfn> = <var>0x0400</var>,</td></tr>
<tr><th id="73">73</th><td>  <dfn class="enum" id="PCI_CLASS_MULTIMEDIA_AUDIO" title='PCI_CLASS_MULTIMEDIA_AUDIO' data-ref="PCI_CLASS_MULTIMEDIA_AUDIO">PCI_CLASS_MULTIMEDIA_AUDIO</dfn> = <var>0x0401</var>,</td></tr>
<tr><th id="74">74</th><td>  <dfn class="enum" id="PCI_CLASS_MULTIMEDIA_PHONE" title='PCI_CLASS_MULTIMEDIA_PHONE' data-ref="PCI_CLASS_MULTIMEDIA_PHONE">PCI_CLASS_MULTIMEDIA_PHONE</dfn> = <var>0x0402</var>,</td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="PCI_CLASS_MULTIMEDIA_OTHER" title='PCI_CLASS_MULTIMEDIA_OTHER' data-ref="PCI_CLASS_MULTIMEDIA_OTHER">PCI_CLASS_MULTIMEDIA_OTHER</dfn> = <var>0x0480</var>,</td></tr>
<tr><th id="76">76</th><td>  <dfn class="enum" id="PCI_CLASS_MULTIMEDIA" title='PCI_CLASS_MULTIMEDIA' data-ref="PCI_CLASS_MULTIMEDIA">PCI_CLASS_MULTIMEDIA</dfn> = <var>0x0400</var>,</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <dfn class="enum" id="PCI_CLASS_MEMORY_RAM" title='PCI_CLASS_MEMORY_RAM' data-ref="PCI_CLASS_MEMORY_RAM">PCI_CLASS_MEMORY_RAM</dfn> = <var>0x0500</var>,</td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="PCI_CLASS_MEMORY_FLASH" title='PCI_CLASS_MEMORY_FLASH' data-ref="PCI_CLASS_MEMORY_FLASH">PCI_CLASS_MEMORY_FLASH</dfn> = <var>0x0501</var>,</td></tr>
<tr><th id="80">80</th><td>  <dfn class="enum" id="PCI_CLASS_MEMORY_OTHER" title='PCI_CLASS_MEMORY_OTHER' data-ref="PCI_CLASS_MEMORY_OTHER">PCI_CLASS_MEMORY_OTHER</dfn> = <var>0x0580</var>,</td></tr>
<tr><th id="81">81</th><td>  <dfn class="enum" id="PCI_CLASS_MEMORY" title='PCI_CLASS_MEMORY' data-ref="PCI_CLASS_MEMORY">PCI_CLASS_MEMORY</dfn> = <var>0x0500</var>,</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_HOST" title='PCI_CLASS_BRIDGE_HOST' data-ref="PCI_CLASS_BRIDGE_HOST">PCI_CLASS_BRIDGE_HOST</dfn> = <var>0x0600</var>,</td></tr>
<tr><th id="84">84</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_ISA" title='PCI_CLASS_BRIDGE_ISA' data-ref="PCI_CLASS_BRIDGE_ISA">PCI_CLASS_BRIDGE_ISA</dfn> = <var>0x0601</var>,</td></tr>
<tr><th id="85">85</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_EISA" title='PCI_CLASS_BRIDGE_EISA' data-ref="PCI_CLASS_BRIDGE_EISA">PCI_CLASS_BRIDGE_EISA</dfn> = <var>0x0602</var>,</td></tr>
<tr><th id="86">86</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_MC" title='PCI_CLASS_BRIDGE_MC' data-ref="PCI_CLASS_BRIDGE_MC">PCI_CLASS_BRIDGE_MC</dfn> = <var>0x0603</var>,</td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_PCI" title='PCI_CLASS_BRIDGE_PCI' data-ref="PCI_CLASS_BRIDGE_PCI">PCI_CLASS_BRIDGE_PCI</dfn> = <var>0x0604</var>,</td></tr>
<tr><th id="88">88</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_PCMCIA" title='PCI_CLASS_BRIDGE_PCMCIA' data-ref="PCI_CLASS_BRIDGE_PCMCIA">PCI_CLASS_BRIDGE_PCMCIA</dfn> = <var>0x0605</var>,</td></tr>
<tr><th id="89">89</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_NUBUS" title='PCI_CLASS_BRIDGE_NUBUS' data-ref="PCI_CLASS_BRIDGE_NUBUS">PCI_CLASS_BRIDGE_NUBUS</dfn> = <var>0x0606</var>,</td></tr>
<tr><th id="90">90</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_CARDBUS" title='PCI_CLASS_BRIDGE_CARDBUS' data-ref="PCI_CLASS_BRIDGE_CARDBUS">PCI_CLASS_BRIDGE_CARDBUS</dfn> = <var>0x0607</var>,</td></tr>
<tr><th id="91">91</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_RACEWAY" title='PCI_CLASS_BRIDGE_RACEWAY' data-ref="PCI_CLASS_BRIDGE_RACEWAY">PCI_CLASS_BRIDGE_RACEWAY</dfn> = <var>0x0608</var>,</td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE_OTHER" title='PCI_CLASS_BRIDGE_OTHER' data-ref="PCI_CLASS_BRIDGE_OTHER">PCI_CLASS_BRIDGE_OTHER</dfn> = <var>0x0680</var>,</td></tr>
<tr><th id="93">93</th><td>  <dfn class="enum" id="PCI_CLASS_BRIDGE" title='PCI_CLASS_BRIDGE' data-ref="PCI_CLASS_BRIDGE">PCI_CLASS_BRIDGE</dfn> = <var>0x0600</var>,</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION_SERIAL" title='PCI_CLASS_COMMUNICATION_SERIAL' data-ref="PCI_CLASS_COMMUNICATION_SERIAL">PCI_CLASS_COMMUNICATION_SERIAL</dfn> = <var>0x0700</var>,</td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION_PARALLEL" title='PCI_CLASS_COMMUNICATION_PARALLEL' data-ref="PCI_CLASS_COMMUNICATION_PARALLEL">PCI_CLASS_COMMUNICATION_PARALLEL</dfn> = <var>0x0701</var>,</td></tr>
<tr><th id="97">97</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION_MULTISERIAL" title='PCI_CLASS_COMMUNICATION_MULTISERIAL' data-ref="PCI_CLASS_COMMUNICATION_MULTISERIAL">PCI_CLASS_COMMUNICATION_MULTISERIAL</dfn> = <var>0x0702</var>,</td></tr>
<tr><th id="98">98</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION_MODEM" title='PCI_CLASS_COMMUNICATION_MODEM' data-ref="PCI_CLASS_COMMUNICATION_MODEM">PCI_CLASS_COMMUNICATION_MODEM</dfn> = <var>0x0703</var>,</td></tr>
<tr><th id="99">99</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION_OTHER" title='PCI_CLASS_COMMUNICATION_OTHER' data-ref="PCI_CLASS_COMMUNICATION_OTHER">PCI_CLASS_COMMUNICATION_OTHER</dfn> = <var>0x0780</var>,</td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="PCI_CLASS_COMMUNICATION" title='PCI_CLASS_COMMUNICATION' data-ref="PCI_CLASS_COMMUNICATION">PCI_CLASS_COMMUNICATION</dfn> = <var>0x0700</var>,</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_PIC" title='PCI_CLASS_SYSTEM_PIC' data-ref="PCI_CLASS_SYSTEM_PIC">PCI_CLASS_SYSTEM_PIC</dfn> = <var>0x0800</var>,</td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_DMA" title='PCI_CLASS_SYSTEM_DMA' data-ref="PCI_CLASS_SYSTEM_DMA">PCI_CLASS_SYSTEM_DMA</dfn> = <var>0x0801</var>,</td></tr>
<tr><th id="104">104</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_TIMER" title='PCI_CLASS_SYSTEM_TIMER' data-ref="PCI_CLASS_SYSTEM_TIMER">PCI_CLASS_SYSTEM_TIMER</dfn> = <var>0x0802</var>,</td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_RTC" title='PCI_CLASS_SYSTEM_RTC' data-ref="PCI_CLASS_SYSTEM_RTC">PCI_CLASS_SYSTEM_RTC</dfn> = <var>0x0803</var>,</td></tr>
<tr><th id="106">106</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_PCI_HOTPLUG" title='PCI_CLASS_SYSTEM_PCI_HOTPLUG' data-ref="PCI_CLASS_SYSTEM_PCI_HOTPLUG">PCI_CLASS_SYSTEM_PCI_HOTPLUG</dfn> = <var>0x0804</var>,</td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM_OTHER" title='PCI_CLASS_SYSTEM_OTHER' data-ref="PCI_CLASS_SYSTEM_OTHER">PCI_CLASS_SYSTEM_OTHER</dfn> = <var>0x0880</var>,</td></tr>
<tr><th id="108">108</th><td>  <dfn class="enum" id="PCI_CLASS_SYSTEM" title='PCI_CLASS_SYSTEM' data-ref="PCI_CLASS_SYSTEM">PCI_CLASS_SYSTEM</dfn> = <var>0x0800</var>,</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_KEYBOARD" title='PCI_CLASS_INPUT_KEYBOARD' data-ref="PCI_CLASS_INPUT_KEYBOARD">PCI_CLASS_INPUT_KEYBOARD</dfn> = <var>0x0900</var>,</td></tr>
<tr><th id="111">111</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_PEN" title='PCI_CLASS_INPUT_PEN' data-ref="PCI_CLASS_INPUT_PEN">PCI_CLASS_INPUT_PEN</dfn> = <var>0x0901</var>,</td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_MOUSE" title='PCI_CLASS_INPUT_MOUSE' data-ref="PCI_CLASS_INPUT_MOUSE">PCI_CLASS_INPUT_MOUSE</dfn> = <var>0x0902</var>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_SCANNER" title='PCI_CLASS_INPUT_SCANNER' data-ref="PCI_CLASS_INPUT_SCANNER">PCI_CLASS_INPUT_SCANNER</dfn> = <var>0x0903</var>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_GAMEPORT" title='PCI_CLASS_INPUT_GAMEPORT' data-ref="PCI_CLASS_INPUT_GAMEPORT">PCI_CLASS_INPUT_GAMEPORT</dfn> = <var>0x0904</var>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT_OTHER" title='PCI_CLASS_INPUT_OTHER' data-ref="PCI_CLASS_INPUT_OTHER">PCI_CLASS_INPUT_OTHER</dfn> = <var>0x0980</var>,</td></tr>
<tr><th id="116">116</th><td>  <dfn class="enum" id="PCI_CLASS_INPUT" title='PCI_CLASS_INPUT' data-ref="PCI_CLASS_INPUT">PCI_CLASS_INPUT</dfn> = <var>0x0900</var>,</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="PCI_CLASS_DOCKING_GENERIC" title='PCI_CLASS_DOCKING_GENERIC' data-ref="PCI_CLASS_DOCKING_GENERIC">PCI_CLASS_DOCKING_GENERIC</dfn> = <var>0x0a00</var>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="PCI_CLASS_DOCKING_OTHER" title='PCI_CLASS_DOCKING_OTHER' data-ref="PCI_CLASS_DOCKING_OTHER">PCI_CLASS_DOCKING_OTHER</dfn> = <var>0x0a80</var>,</td></tr>
<tr><th id="120">120</th><td>  <dfn class="enum" id="PCI_CLASS_DOCKING" title='PCI_CLASS_DOCKING' data-ref="PCI_CLASS_DOCKING">PCI_CLASS_DOCKING</dfn> = <var>0x0a00</var>,</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_386" title='PCI_CLASS_PROCESSOR_386' data-ref="PCI_CLASS_PROCESSOR_386">PCI_CLASS_PROCESSOR_386</dfn> = <var>0x0b00</var>,</td></tr>
<tr><th id="123">123</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_486" title='PCI_CLASS_PROCESSOR_486' data-ref="PCI_CLASS_PROCESSOR_486">PCI_CLASS_PROCESSOR_486</dfn> = <var>0x0b01</var>,</td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_PENTIUM" title='PCI_CLASS_PROCESSOR_PENTIUM' data-ref="PCI_CLASS_PROCESSOR_PENTIUM">PCI_CLASS_PROCESSOR_PENTIUM</dfn> = <var>0x0b02</var>,</td></tr>
<tr><th id="125">125</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_ALPHA" title='PCI_CLASS_PROCESSOR_ALPHA' data-ref="PCI_CLASS_PROCESSOR_ALPHA">PCI_CLASS_PROCESSOR_ALPHA</dfn> = <var>0x0b10</var>,</td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_POWERPC" title='PCI_CLASS_PROCESSOR_POWERPC' data-ref="PCI_CLASS_PROCESSOR_POWERPC">PCI_CLASS_PROCESSOR_POWERPC</dfn> = <var>0x0b20</var>,</td></tr>
<tr><th id="127">127</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_MIPS" title='PCI_CLASS_PROCESSOR_MIPS' data-ref="PCI_CLASS_PROCESSOR_MIPS">PCI_CLASS_PROCESSOR_MIPS</dfn> = <var>0x0b30</var>,</td></tr>
<tr><th id="128">128</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR_CO" title='PCI_CLASS_PROCESSOR_CO' data-ref="PCI_CLASS_PROCESSOR_CO">PCI_CLASS_PROCESSOR_CO</dfn> = <var>0x0b40</var>,</td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="PCI_CLASS_PROCESSOR" title='PCI_CLASS_PROCESSOR' data-ref="PCI_CLASS_PROCESSOR">PCI_CLASS_PROCESSOR</dfn> = <var>0x0b00</var>,</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_FIREWIRE" title='PCI_CLASS_SERIAL_FIREWIRE' data-ref="PCI_CLASS_SERIAL_FIREWIRE">PCI_CLASS_SERIAL_FIREWIRE</dfn> = <var>0x0c00</var>,</td></tr>
<tr><th id="132">132</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_ACCESS" title='PCI_CLASS_SERIAL_ACCESS' data-ref="PCI_CLASS_SERIAL_ACCESS">PCI_CLASS_SERIAL_ACCESS</dfn> = <var>0x0c01</var>,</td></tr>
<tr><th id="133">133</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_SSA" title='PCI_CLASS_SERIAL_SSA' data-ref="PCI_CLASS_SERIAL_SSA">PCI_CLASS_SERIAL_SSA</dfn> = <var>0x0c02</var>,</td></tr>
<tr><th id="134">134</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_USB" title='PCI_CLASS_SERIAL_USB' data-ref="PCI_CLASS_SERIAL_USB">PCI_CLASS_SERIAL_USB</dfn> = <var>0x0c03</var>,</td></tr>
<tr><th id="135">135</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_FIBER" title='PCI_CLASS_SERIAL_FIBER' data-ref="PCI_CLASS_SERIAL_FIBER">PCI_CLASS_SERIAL_FIBER</dfn> = <var>0x0c04</var>,</td></tr>
<tr><th id="136">136</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL_SMBUS" title='PCI_CLASS_SERIAL_SMBUS' data-ref="PCI_CLASS_SERIAL_SMBUS">PCI_CLASS_SERIAL_SMBUS</dfn> = <var>0x0c05</var>,</td></tr>
<tr><th id="137">137</th><td>  <dfn class="enum" id="PCI_CLASS_SERIAL" title='PCI_CLASS_SERIAL' data-ref="PCI_CLASS_SERIAL">PCI_CLASS_SERIAL</dfn> = <var>0x0c00</var>,</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <dfn class="enum" id="PCI_CLASS_INTELLIGENT_I2O" title='PCI_CLASS_INTELLIGENT_I2O' data-ref="PCI_CLASS_INTELLIGENT_I2O">PCI_CLASS_INTELLIGENT_I2O</dfn> = <var>0x0e00</var>,</td></tr>
<tr><th id="140">140</th><td>  <dfn class="enum" id="PCI_CLASS_INTELLIGENT" title='PCI_CLASS_INTELLIGENT' data-ref="PCI_CLASS_INTELLIGENT">PCI_CLASS_INTELLIGENT</dfn> = <var>0x0e00</var>,</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <dfn class="enum" id="PCI_CLASS_SATELLITE_TV" title='PCI_CLASS_SATELLITE_TV' data-ref="PCI_CLASS_SATELLITE_TV">PCI_CLASS_SATELLITE_TV</dfn> = <var>0x0f00</var>,</td></tr>
<tr><th id="143">143</th><td>  <dfn class="enum" id="PCI_CLASS_SATELLITE_AUDIO" title='PCI_CLASS_SATELLITE_AUDIO' data-ref="PCI_CLASS_SATELLITE_AUDIO">PCI_CLASS_SATELLITE_AUDIO</dfn> = <var>0x0f01</var>,</td></tr>
<tr><th id="144">144</th><td>  <dfn class="enum" id="PCI_CLASS_SATELLITE_VOICE" title='PCI_CLASS_SATELLITE_VOICE' data-ref="PCI_CLASS_SATELLITE_VOICE">PCI_CLASS_SATELLITE_VOICE</dfn> = <var>0x0f03</var>,</td></tr>
<tr><th id="145">145</th><td>  <dfn class="enum" id="PCI_CLASS_SATELLITE_DATA" title='PCI_CLASS_SATELLITE_DATA' data-ref="PCI_CLASS_SATELLITE_DATA">PCI_CLASS_SATELLITE_DATA</dfn> = <var>0x0f04</var>,</td></tr>
<tr><th id="146">146</th><td>  <dfn class="enum" id="PCI_CLASS_SATELLITE" title='PCI_CLASS_SATELLITE' data-ref="PCI_CLASS_SATELLITE">PCI_CLASS_SATELLITE</dfn> = <var>0x0f00</var>,</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <dfn class="enum" id="PCI_CLASS_CRYPT_NETWORK" title='PCI_CLASS_CRYPT_NETWORK' data-ref="PCI_CLASS_CRYPT_NETWORK">PCI_CLASS_CRYPT_NETWORK</dfn> = <var>0x1000</var>,</td></tr>
<tr><th id="149">149</th><td>  <dfn class="enum" id="PCI_CLASS_CRYPT_ENTERTAINMENT" title='PCI_CLASS_CRYPT_ENTERTAINMENT' data-ref="PCI_CLASS_CRYPT_ENTERTAINMENT">PCI_CLASS_CRYPT_ENTERTAINMENT</dfn> = <var>0x1001</var>,</td></tr>
<tr><th id="150">150</th><td>  <dfn class="enum" id="PCI_CLASS_CRYPT_OTHER" title='PCI_CLASS_CRYPT_OTHER' data-ref="PCI_CLASS_CRYPT_OTHER">PCI_CLASS_CRYPT_OTHER</dfn> = <var>0x1080</var>,</td></tr>
<tr><th id="151">151</th><td>  <dfn class="enum" id="PCI_CLASS_CRYPT" title='PCI_CLASS_CRYPT' data-ref="PCI_CLASS_CRYPT">PCI_CLASS_CRYPT</dfn> = <var>0x1000</var>,</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <dfn class="enum" id="PCI_CLASS_SP_DPIO" title='PCI_CLASS_SP_DPIO' data-ref="PCI_CLASS_SP_DPIO">PCI_CLASS_SP_DPIO</dfn> = <var>0x1100</var>,</td></tr>
<tr><th id="154">154</th><td>  <dfn class="enum" id="PCI_CLASS_SP_OTHER" title='PCI_CLASS_SP_OTHER' data-ref="PCI_CLASS_SP_OTHER">PCI_CLASS_SP_OTHER</dfn> = <var>0x1180</var>,</td></tr>
<tr><th id="155">155</th><td>  <dfn class="enum" id="PCI_CLASS_SP" title='PCI_CLASS_SP' data-ref="PCI_CLASS_SP">PCI_CLASS_SP</dfn> = <var>0x1100</var>,</td></tr>
<tr><th id="156">156</th><td>} <dfn class="typedef" id="pci_device_class_t" title='pci_device_class_t' data-type='enum pci_device_class_t' data-ref="pci_device_class_t">pci_device_class_t</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><em>static</em> <b>inline</b> <a class="typedef" href="#pci_device_class_t" title='pci_device_class_t' data-type='enum pci_device_class_t' data-ref="pci_device_class_t">pci_device_class_t</a></td></tr>
<tr><th id="159">159</th><td><dfn class="decl def fn" id="pci_device_class_base" title='pci_device_class_base' data-ref="pci_device_class_base">pci_device_class_base</dfn> (<a class="typedef" href="#pci_device_class_t" title='pci_device_class_t' data-type='enum pci_device_class_t' data-ref="pci_device_class_t">pci_device_class_t</a> <dfn class="local col1 decl" id="21c" title='c' data-type='pci_device_class_t' data-ref="21c">c</dfn>)</td></tr>
<tr><th id="160">160</th><td>{</td></tr>
<tr><th id="161">161</th><td>  <b>return</b> <a class="local col1 ref" href="#21c" title='c' data-ref="21c">c</a> &amp; ~<var>0xff</var>;</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><i>/*</i></td></tr>
<tr><th id="165">165</th><td><i> * 0x1000 is the legacy device-id value</i></td></tr>
<tr><th id="166">166</th><td><i> * 0x1041 is (0x1040 + 1), 1 being the Virtio Device ID</i></td></tr>
<tr><th id="167">167</th><td><i> */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_LEGACY_DEVICEID_NET" data-ref="_M/VIRTIO_PCI_LEGACY_DEVICEID_NET">VIRTIO_PCI_LEGACY_DEVICEID_NET</dfn> 0x1000</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/VIRTIO_PCI_MODERN_DEVICEID_NET" data-ref="_M/VIRTIO_PCI_MODERN_DEVICEID_NET">VIRTIO_PCI_MODERN_DEVICEID_NET</dfn> 0x1041</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/*</i></td></tr>
<tr><th id="172">172</th><td><i> * Under PCI, each device has 256 bytes of configuration address space,</i></td></tr>
<tr><th id="173">173</th><td><i> * of which the first 64 bytes are standardized as follows:</i></td></tr>
<tr><th id="174">174</th><td><i> */</i></td></tr>
<tr><th id="175">175</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="176">176</th><td>{</td></tr>
<tr><th id="177">177</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::vendor_id" title='(anonymous struct)::vendor_id' data-ref="(anonymous)::vendor_id">vendor_id</dfn>;</td></tr>
<tr><th id="178">178</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::device_id" title='(anonymous struct)::device_id' data-ref="(anonymous)::device_id">device_id</dfn>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::command" title='(anonymous struct)::command' data-ref="(anonymous)::command">command</dfn>;</td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_IO" data-ref="_M/PCI_COMMAND_IO">PCI_COMMAND_IO</dfn>		(1 &lt;&lt; 0)	/* Enable response in I/O space */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_MEMORY" data-ref="_M/PCI_COMMAND_MEMORY">PCI_COMMAND_MEMORY</dfn>	(1 &lt;&lt; 1)	/* Enable response in Memory space */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_BUS_MASTER" data-ref="_M/PCI_COMMAND_BUS_MASTER">PCI_COMMAND_BUS_MASTER</dfn>	(1 &lt;&lt; 2)	/* Enable bus mastering */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_SPECIAL" data-ref="_M/PCI_COMMAND_SPECIAL">PCI_COMMAND_SPECIAL</dfn>	(1 &lt;&lt; 3)	/* Enable response to special cycles */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_WRITE_INVALIDATE" data-ref="_M/PCI_COMMAND_WRITE_INVALIDATE">PCI_COMMAND_WRITE_INVALIDATE</dfn> (1 &lt;&lt; 4)	/* Use memory write and invalidate */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_VGA_PALETTE_SNOOP" data-ref="_M/PCI_COMMAND_VGA_PALETTE_SNOOP">PCI_COMMAND_VGA_PALETTE_SNOOP</dfn> (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_PARITY" data-ref="_M/PCI_COMMAND_PARITY">PCI_COMMAND_PARITY</dfn>	(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_WAIT" data-ref="_M/PCI_COMMAND_WAIT">PCI_COMMAND_WAIT</dfn> 	(1 &lt;&lt; 7)	/* Enable address/data stepping */</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_SERR" data-ref="_M/PCI_COMMAND_SERR">PCI_COMMAND_SERR</dfn>	(1 &lt;&lt; 8)	/* Enable SERR */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_BACK_TO_BACK_WRITE" data-ref="_M/PCI_COMMAND_BACK_TO_BACK_WRITE">PCI_COMMAND_BACK_TO_BACK_WRITE</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/PCI_COMMAND_INTX_DISABLE" data-ref="_M/PCI_COMMAND_INTX_DISABLE">PCI_COMMAND_INTX_DISABLE</dfn> (1 &lt;&lt; 10)	/* INTx Emulation Disable */</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_INTX_PENDING" data-ref="_M/PCI_STATUS_INTX_PENDING">PCI_STATUS_INTX_PENDING</dfn> (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_CAPABILITY_LIST" data-ref="_M/PCI_STATUS_CAPABILITY_LIST">PCI_STATUS_CAPABILITY_LIST</dfn> (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_66MHZ" data-ref="_M/PCI_STATUS_66MHZ">PCI_STATUS_66MHZ</dfn>	(1 &lt;&lt; 5)	/* Support 66 Mhz PCI 2.1 bus */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_UDF" data-ref="_M/PCI_STATUS_UDF">PCI_STATUS_UDF</dfn>		(1 &lt;&lt; 6)	/* Support User Definable Features (obsolete) */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_BACK_TO_BACK_WRITE" data-ref="_M/PCI_STATUS_BACK_TO_BACK_WRITE">PCI_STATUS_BACK_TO_BACK_WRITE</dfn> (1 &lt;&lt; 7)	/* Accept fast-back to back */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_PARITY_ERROR" data-ref="_M/PCI_STATUS_PARITY_ERROR">PCI_STATUS_PARITY_ERROR</dfn>	(1 &lt;&lt; 8)	/* Detected parity error */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_GET" data-ref="_M/PCI_STATUS_DEVSEL_GET">PCI_STATUS_DEVSEL_GET</dfn>(x) ((x &gt;&gt; 9) &amp; 3)	/* DEVSEL timing */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_FAST" data-ref="_M/PCI_STATUS_DEVSEL_FAST">PCI_STATUS_DEVSEL_FAST</dfn> (0 &lt;&lt; 9)</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_MEDIUM" data-ref="_M/PCI_STATUS_DEVSEL_MEDIUM">PCI_STATUS_DEVSEL_MEDIUM</dfn> (1 &lt;&lt; 9)</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_DEVSEL_SLOW" data-ref="_M/PCI_STATUS_DEVSEL_SLOW">PCI_STATUS_DEVSEL_SLOW</dfn> (2 &lt;&lt; 9)</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_SIG_TARGET_ABORT" data-ref="_M/PCI_STATUS_SIG_TARGET_ABORT">PCI_STATUS_SIG_TARGET_ABORT</dfn> (1 &lt;&lt; 11)	/* Set on target abort */</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_REC_TARGET_ABORT" data-ref="_M/PCI_STATUS_REC_TARGET_ABORT">PCI_STATUS_REC_TARGET_ABORT</dfn> (1 &lt;&lt; 12)	/* Master ack of " */</u></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_REC_MASTER_ABORT" data-ref="_M/PCI_STATUS_REC_MASTER_ABORT">PCI_STATUS_REC_MASTER_ABORT</dfn> (1 &lt;&lt; 13)	/* Set on master abort */</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_SIG_SYSTEM_ERROR" data-ref="_M/PCI_STATUS_SIG_SYSTEM_ERROR">PCI_STATUS_SIG_SYSTEM_ERROR</dfn> (1 &lt;&lt; 14)	/* Set when we drive SERR */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/PCI_STATUS_DETECTED_PARITY_ERROR" data-ref="_M/PCI_STATUS_DETECTED_PARITY_ERROR">PCI_STATUS_DETECTED_PARITY_ERROR</dfn> (1 &lt;&lt; 15)</u></td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::revision_id" title='(anonymous struct)::revision_id' data-ref="(anonymous)::revision_id">revision_id</dfn>;</td></tr>
<tr><th id="211">211</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::programming_interface_class" title='(anonymous struct)::programming_interface_class' data-ref="(anonymous)::programming_interface_class">programming_interface_class</dfn>;	<i>/* Reg. Level Programming Interface */</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <a class="typedef" href="#pci_device_class_t" title='pci_device_class_t' data-type='enum pci_device_class_t' data-ref="pci_device_class_t">pci_device_class_t</a> <dfn class="decl field" id="(anonymous)::device_class" title='(anonymous struct)::device_class' data-ref="(anonymous)::device_class">device_class</dfn>:<var>16</var>;</td></tr>
<tr><th id="214">214</th><td></td></tr>
<tr><th id="215">215</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::cache_size" title='(anonymous struct)::cache_size' data-ref="(anonymous)::cache_size">cache_size</dfn>;</td></tr>
<tr><th id="216">216</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::latency_timer" title='(anonymous struct)::latency_timer' data-ref="(anonymous)::latency_timer">latency_timer</dfn>;</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::header_type" title='(anonymous struct)::header_type' data-ref="(anonymous)::header_type">header_type</dfn>;</td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_NORMAL" data-ref="_M/PCI_HEADER_TYPE_NORMAL">PCI_HEADER_TYPE_NORMAL</dfn>	0</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_BRIDGE" data-ref="_M/PCI_HEADER_TYPE_BRIDGE">PCI_HEADER_TYPE_BRIDGE</dfn> 1</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/PCI_HEADER_TYPE_CARDBUS" data-ref="_M/PCI_HEADER_TYPE_CARDBUS">PCI_HEADER_TYPE_CARDBUS</dfn> 2</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::bist" title='(anonymous struct)::bist' data-ref="(anonymous)::bist">bist</dfn>;</td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/PCI_BIST_CODE_MASK" data-ref="_M/PCI_BIST_CODE_MASK">PCI_BIST_CODE_MASK</dfn>	0x0f	/* Return result */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/PCI_BIST_START" data-ref="_M/PCI_BIST_START">PCI_BIST_START</dfn>		0x40	/* 1 to start BIST, 2 secs or less */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/PCI_BIST_CAPABLE" data-ref="_M/PCI_BIST_CAPABLE">PCI_BIST_CAPABLE</dfn>	0x80	/* 1 if BIST capable */</u></td></tr>
<tr><th id="227">227</th><td>} <dfn class="typedef" id="pci_config_header_t" title='pci_config_header_t' data-type='struct pci_config_header_t' data-ref="pci_config_header_t">pci_config_header_t</dfn>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* Byte swap config header. */</i></td></tr>
<tr><th id="230">230</th><td><a class="macro" href="../../vppinfra/clib.h.html#92" title="static inline" data-ref="_M/always_inline">always_inline</a> <em>void</em></td></tr>
<tr><th id="231">231</th><td><dfn class="decl def fn" id="pci_config_header_little_to_host" title='pci_config_header_little_to_host' data-ref="pci_config_header_little_to_host">pci_config_header_little_to_host</dfn> (<a class="typedef" href="#pci_config_header_t" title='pci_config_header_t' data-type='struct pci_config_header_t' data-ref="pci_config_header_t">pci_config_header_t</a> * <dfn class="local col2 decl" id="22r" title='r' data-type='pci_config_header_t *' data-ref="22r">r</dfn>)</td></tr>
<tr><th id="232">232</th><td>{</td></tr>
<tr><th id="233">233</th><td>  <b>if</b> (!<a class="macro" href="../../vppinfra/byte_order.h.html#44" title="(0)" data-ref="_M/CLIB_ARCH_IS_BIG_ENDIAN">CLIB_ARCH_IS_BIG_ENDIAN</a>)</td></tr>
<tr><th id="234">234</th><td>    <b>return</b>;</td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/_" data-ref="_M/_">_</dfn>(f,t) <a class="local col2 ref" href="#22r" title='r' data-ref="22r">r</a>-&gt;f = clib_byte_swap_##t (<a class="local col2 ref" href="#22r" title='r' data-ref="22r">r</a>-&gt;f)</u></td></tr>
<tr><th id="236">236</th><td>  <a class="macro" href="#235" title="r-&gt;vendor_id = clib_byte_swap_u16 (r-&gt;vendor_id)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::vendor_id" title='(anonymous struct)::vendor_id' data-ref="(anonymous)::vendor_id">vendor_id</a>, u16);</td></tr>
<tr><th id="237">237</th><td>  <a class="macro" href="#235" title="r-&gt;device_id = clib_byte_swap_u16 (r-&gt;device_id)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::device_id" title='(anonymous struct)::device_id' data-ref="(anonymous)::device_id">device_id</a>, u16);</td></tr>
<tr><th id="238">238</th><td>  <a class="macro" href="#235" title="r-&gt;command = clib_byte_swap_u16 (r-&gt;command)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::command" title='(anonymous struct)::command' data-ref="(anonymous)::command">command</a>, u16);</td></tr>
<tr><th id="239">239</th><td>  <a class="macro" href="#235" title="r-&gt;status = clib_byte_swap_u16 (r-&gt;status)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</a>, u16);</td></tr>
<tr><th id="240">240</th><td>  <a class="macro" href="#235" title="r-&gt;device_class = clib_byte_swap_u16 (r-&gt;device_class)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::device_class" title='(anonymous struct)::device_class' data-ref="(anonymous)::device_class">device_class</a>, u16);</td></tr>
<tr><th id="241">241</th><td><u>#undef <a class="macro" href="#235" data-ref="_M/_">_</a></u></td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><i>/* Header type 0 (normal devices) */</i></td></tr>
<tr><th id="245">245</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="246">246</th><td>{</td></tr>
<tr><th id="247">247</th><td>  <a class="typedef" href="#pci_config_header_t" title='pci_config_header_t' data-type='struct pci_config_header_t' data-ref="pci_config_header_t">pci_config_header_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>  <i>/*</i></td></tr>
<tr><th id="250">250</th><td><i>   * Base addresses specify locations in memory or I/O space.</i></td></tr>
<tr><th id="251">251</th><td><i>   * Decoded size can be determined by writing a value of</i></td></tr>
<tr><th id="252">252</th><td><i>   * 0xffffffff to the register, and reading it back. Only</i></td></tr>
<tr><th id="253">253</th><td><i>   * 1 bits are decoded.</i></td></tr>
<tr><th id="254">254</th><td><i>   */</i></td></tr>
<tr><th id="255">255</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</dfn>[<var>6</var>];</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::cardbus_cis" title='(anonymous struct)::cardbus_cis' data-ref="(anonymous)::cardbus_cis">cardbus_cis</dfn>;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::subsystem_vendor_id" title='(anonymous struct)::subsystem_vendor_id' data-ref="(anonymous)::subsystem_vendor_id">subsystem_vendor_id</dfn>;</td></tr>
<tr><th id="260">260</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::subsystem_id" title='(anonymous struct)::subsystem_id' data-ref="(anonymous)::subsystem_id">subsystem_id</dfn>;</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::rom_address" title='(anonymous struct)::rom_address' data-ref="(anonymous)::rom_address">rom_address</dfn>;</td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS" data-ref="_M/PCI_ROM_ADDRESS">PCI_ROM_ADDRESS</dfn>		0x30	/* Bits 31..11 are address, 10..1 reserved */</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS_ENABLE" data-ref="_M/PCI_ROM_ADDRESS_ENABLE">PCI_ROM_ADDRESS_ENABLE</dfn>	0x01</u></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/PCI_ROM_ADDRESS_MASK" data-ref="_M/PCI_ROM_ADDRESS_MASK">PCI_ROM_ADDRESS_MASK</dfn>	(~0x7ffUL)</u></td></tr>
<tr><th id="266">266</th><td></td></tr>
<tr><th id="267">267</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::first_capability_offset" title='(anonymous struct)::first_capability_offset' data-ref="(anonymous)::first_capability_offset">first_capability_offset</dfn>;</td></tr>
<tr><th id="268">268</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x35[(0x3c) - (0x35)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x35</var>, <var>0x3c</var>);</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::interrupt_line" title='(anonymous struct)::interrupt_line' data-ref="(anonymous)::interrupt_line">interrupt_line</dfn>;</td></tr>
<tr><th id="271">271</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::interrupt_pin" title='(anonymous struct)::interrupt_pin' data-ref="(anonymous)::interrupt_pin">interrupt_pin</dfn>;</td></tr>
<tr><th id="272">272</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::min_grant" title='(anonymous struct)::min_grant' data-ref="(anonymous)::min_grant">min_grant</dfn>;</td></tr>
<tr><th id="273">273</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::max_latency" title='(anonymous struct)::max_latency' data-ref="(anonymous)::max_latency">max_latency</dfn>;</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::capability_data" title='(anonymous struct)::capability_data' data-ref="(anonymous)::capability_data">capability_data</dfn>[<var>0</var>];</td></tr>
<tr><th id="276">276</th><td>} <dfn class="typedef" id="pci_config_type0_regs_t" title='pci_config_type0_regs_t' data-type='struct pci_config_type0_regs_t' data-ref="pci_config_type0_regs_t">pci_config_type0_regs_t</dfn>;</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><a class="macro" href="../../vppinfra/clib.h.html#92" title="static inline" data-ref="_M/always_inline">always_inline</a> <em>void</em></td></tr>
<tr><th id="279">279</th><td><dfn class="decl def fn" id="pci_config_type0_little_to_host" title='pci_config_type0_little_to_host' data-ref="pci_config_type0_little_to_host">pci_config_type0_little_to_host</dfn> (<a class="typedef" href="#pci_config_type0_regs_t" title='pci_config_type0_regs_t' data-type='struct pci_config_type0_regs_t' data-ref="pci_config_type0_regs_t">pci_config_type0_regs_t</a> * <dfn class="local col3 decl" id="23r" title='r' data-type='pci_config_type0_regs_t *' data-ref="23r">r</dfn>)</td></tr>
<tr><th id="280">280</th><td>{</td></tr>
<tr><th id="281">281</th><td>  <em>int</em> <dfn class="local col4 decl" id="24i" title='i' data-type='int' data-ref="24i">i</dfn>;</td></tr>
<tr><th id="282">282</th><td>  <b>if</b> (!<a class="macro" href="../../vppinfra/byte_order.h.html#44" title="(0)" data-ref="_M/CLIB_ARCH_IS_BIG_ENDIAN">CLIB_ARCH_IS_BIG_ENDIAN</a>)</td></tr>
<tr><th id="283">283</th><td>    <b>return</b>;</td></tr>
<tr><th id="284">284</th><td>  <a class="ref fn" href="#pci_config_header_little_to_host" title='pci_config_header_little_to_host' data-ref="pci_config_header_little_to_host">pci_config_header_little_to_host</a> (&amp;<a class="local col3 ref" href="#23r" title='r' data-ref="23r">r</a>-&gt;<a class="ref field" href="#(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</a>);</td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/_" data-ref="_M/_">_</dfn>(f,t) <a class="local col3 ref" href="#23r" title='r' data-ref="23r">r</a>-&gt;f = clib_byte_swap_##t (<a class="local col3 ref" href="#23r" title='r' data-ref="23r">r</a>-&gt;f)</u></td></tr>
<tr><th id="286">286</th><td>  <b>for</b> (<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> &lt; <a class="macro" href="../../vppinfra/clib.h.html#59" title="(sizeof (r-&gt;base_address)/sizeof (r-&gt;base_address[0]))" data-ref="_M/ARRAY_LEN">ARRAY_LEN</a> (<a class="local col3 ref" href="#23r" title='r' data-ref="23r">r</a>-&gt;<a class="ref field" href="#(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</a>); <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>++)</td></tr>
<tr><th id="287">287</th><td>    <a class="macro" href="#285" title="r-&gt;base_address[i] = clib_byte_swap_u32 (r-&gt;base_address[i])" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</a>[<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>], u32);</td></tr>
<tr><th id="288">288</th><td>  <a class="macro" href="#285" title="r-&gt;cardbus_cis = clib_byte_swap_u16 (r-&gt;cardbus_cis)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::cardbus_cis" title='(anonymous struct)::cardbus_cis' data-ref="(anonymous)::cardbus_cis">cardbus_cis</a>, u16);</td></tr>
<tr><th id="289">289</th><td>  <a class="macro" href="#285" title="r-&gt;subsystem_vendor_id = clib_byte_swap_u16 (r-&gt;subsystem_vendor_id)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::subsystem_vendor_id" title='(anonymous struct)::subsystem_vendor_id' data-ref="(anonymous)::subsystem_vendor_id">subsystem_vendor_id</a>, u16);</td></tr>
<tr><th id="290">290</th><td>  <a class="macro" href="#285" title="r-&gt;subsystem_id = clib_byte_swap_u16 (r-&gt;subsystem_id)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::subsystem_id" title='(anonymous struct)::subsystem_id' data-ref="(anonymous)::subsystem_id">subsystem_id</a>, u16);</td></tr>
<tr><th id="291">291</th><td>  <a class="macro" href="#285" title="r-&gt;rom_address = clib_byte_swap_u32 (r-&gt;rom_address)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::rom_address" title='(anonymous struct)::rom_address' data-ref="(anonymous)::rom_address">rom_address</a>, u32);</td></tr>
<tr><th id="292">292</th><td><u>#undef <a class="macro" href="#285" data-ref="_M/_">_</a></u></td></tr>
<tr><th id="293">293</th><td>}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><i>/* Header type 1 (PCI-to-PCI bridges) */</i></td></tr>
<tr><th id="296">296</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="297">297</th><td>{</td></tr>
<tr><th id="298">298</th><td>  <a class="typedef" href="#pci_config_header_t" title='pci_config_header_t' data-type='struct pci_config_header_t' data-ref="pci_config_header_t">pci_config_header_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</dfn>[<var>2</var>];</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <i>/* Primary/secondary bus number. */</i></td></tr>
<tr><th id="303">303</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::primary_bus" title='(anonymous struct)::primary_bus' data-ref="(anonymous)::primary_bus">primary_bus</dfn>;</td></tr>
<tr><th id="304">304</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::secondary_bus" title='(anonymous struct)::secondary_bus' data-ref="(anonymous)::secondary_bus">secondary_bus</dfn>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <i>/* Highest bus number behind the bridge */</i></td></tr>
<tr><th id="307">307</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::subordinate_bus" title='(anonymous struct)::subordinate_bus' data-ref="(anonymous)::subordinate_bus">subordinate_bus</dfn>;</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::secondary_bus_latency_timer" title='(anonymous struct)::secondary_bus_latency_timer' data-ref="(anonymous)::secondary_bus_latency_timer">secondary_bus_latency_timer</dfn>;</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <i>/* I/O range behind bridge. */</i></td></tr>
<tr><th id="312">312</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::io_base" title='(anonymous struct)::io_base' data-ref="(anonymous)::io_base">io_base</dfn>, <dfn class="decl field" id="(anonymous)::io_limit" title='(anonymous struct)::io_limit' data-ref="(anonymous)::io_limit">io_limit</dfn>;</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>  <i>/* Secondary status register, only bit 14 used */</i></td></tr>
<tr><th id="315">315</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::secondary_status" title='(anonymous struct)::secondary_status' data-ref="(anonymous)::secondary_status">secondary_status</dfn>;</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>/* Memory range behind bridge in units of 64k bytes. */</i></td></tr>
<tr><th id="318">318</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::memory_base" title='(anonymous struct)::memory_base' data-ref="(anonymous)::memory_base">memory_base</dfn>, <dfn class="decl field" id="(anonymous)::memory_limit" title='(anonymous struct)::memory_limit' data-ref="(anonymous)::memory_limit">memory_limit</dfn>;</td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/PCI_MEMORY_RANGE_TYPE_MASK" data-ref="_M/PCI_MEMORY_RANGE_TYPE_MASK">PCI_MEMORY_RANGE_TYPE_MASK</dfn> 0x0fUL</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/PCI_MEMORY_RANGE_MASK" data-ref="_M/PCI_MEMORY_RANGE_MASK">PCI_MEMORY_RANGE_MASK</dfn>	(~0x0fUL)</u></td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::prefetchable_memory_base" title='(anonymous struct)::prefetchable_memory_base' data-ref="(anonymous)::prefetchable_memory_base">prefetchable_memory_base</dfn>, <dfn class="decl field" id="(anonymous)::prefetchable_memory_limit" title='(anonymous struct)::prefetchable_memory_limit' data-ref="(anonymous)::prefetchable_memory_limit">prefetchable_memory_limit</dfn>;</td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_MASK" data-ref="_M/PCI_PREF_RANGE_TYPE_MASK">PCI_PREF_RANGE_TYPE_MASK</dfn> 0x0fUL</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_32" data-ref="_M/PCI_PREF_RANGE_TYPE_32">PCI_PREF_RANGE_TYPE_32</dfn>	0x00</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_RANGE_TYPE_64" data-ref="_M/PCI_PREF_RANGE_TYPE_64">PCI_PREF_RANGE_TYPE_64</dfn>	0x01</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/PCI_PREF_RANGE_MASK" data-ref="_M/PCI_PREF_RANGE_MASK">PCI_PREF_RANGE_MASK</dfn>	(~0x0fUL)</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::prefetchable_memory_base_upper_32bits" title='(anonymous struct)::prefetchable_memory_base_upper_32bits' data-ref="(anonymous)::prefetchable_memory_base_upper_32bits">prefetchable_memory_base_upper_32bits</dfn>;</td></tr>
<tr><th id="329">329</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::prefetchable_memory_limit_upper_32bits" title='(anonymous struct)::prefetchable_memory_limit_upper_32bits' data-ref="(anonymous)::prefetchable_memory_limit_upper_32bits">prefetchable_memory_limit_upper_32bits</dfn>;</td></tr>
<tr><th id="330">330</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::io_base_upper_16bits" title='(anonymous struct)::io_base_upper_16bits' data-ref="(anonymous)::io_base_upper_16bits">io_base_upper_16bits</dfn>;</td></tr>
<tr><th id="331">331</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::io_limit_upper_16bits" title='(anonymous struct)::io_limit_upper_16bits' data-ref="(anonymous)::io_limit_upper_16bits">io_limit_upper_16bits</dfn>;</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>/* Same as for type 0. */</i></td></tr>
<tr><th id="334">334</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::capability_list_offset" title='(anonymous struct)::capability_list_offset' data-ref="(anonymous)::capability_list_offset">capability_list_offset</dfn>;</td></tr>
<tr><th id="335">335</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x35[(0x37) - (0x35)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x35</var>, <var>0x37</var>);</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::rom_address" title='(anonymous struct)::rom_address' data-ref="(anonymous)::rom_address">rom_address</dfn>;</td></tr>
<tr><th id="338">338</th><td>    <a class="macro" href="../../vppinfra/clib.h.html#102" title="u8 pad_0x3c[(0x3e) - (0x3c)]" data-ref="_M/CLIB_PAD_FROM_TO">CLIB_PAD_FROM_TO</a> (<var>0x3c</var>, <var>0x3e</var>);</td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::bridge_control" title='(anonymous struct)::bridge_control' data-ref="(anonymous)::bridge_control">bridge_control</dfn>;</td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_PARITY" data-ref="_M/PCI_BRIDGE_CTL_PARITY">PCI_BRIDGE_CTL_PARITY</dfn>	0x01	/* Enable parity detection on secondary interface */</u></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_SERR" data-ref="_M/PCI_BRIDGE_CTL_SERR">PCI_BRIDGE_CTL_SERR</dfn>	0x02	/* The same for SERR forwarding */</u></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_NO_ISA" data-ref="_M/PCI_BRIDGE_CTL_NO_ISA">PCI_BRIDGE_CTL_NO_ISA</dfn>	0x04	/* Disable bridging of ISA ports */</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_VGA" data-ref="_M/PCI_BRIDGE_CTL_VGA">PCI_BRIDGE_CTL_VGA</dfn>	0x08	/* Forward VGA addresses */</u></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_MASTER_ABORT" data-ref="_M/PCI_BRIDGE_CTL_MASTER_ABORT">PCI_BRIDGE_CTL_MASTER_ABORT</dfn> 0x20	/* Report master aborts */</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_BUS_RESET" data-ref="_M/PCI_BRIDGE_CTL_BUS_RESET">PCI_BRIDGE_CTL_BUS_RESET</dfn> 0x40	/* Secondary bus reset */</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/PCI_BRIDGE_CTL_FAST_BACK" data-ref="_M/PCI_BRIDGE_CTL_FAST_BACK">PCI_BRIDGE_CTL_FAST_BACK</dfn> 0x80	/* Fast Back2Back enabled on secondary interface */</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::capability_data" title='(anonymous struct)::capability_data' data-ref="(anonymous)::capability_data">capability_data</dfn>[<var>0</var>];</td></tr>
<tr><th id="350">350</th><td>} <dfn class="typedef" id="pci_config_type1_regs_t" title='pci_config_type1_regs_t' data-type='struct pci_config_type1_regs_t' data-ref="pci_config_type1_regs_t">pci_config_type1_regs_t</dfn>;</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><a class="macro" href="../../vppinfra/clib.h.html#92" title="static inline" data-ref="_M/always_inline">always_inline</a> <em>void</em></td></tr>
<tr><th id="353">353</th><td><dfn class="decl def fn" id="pci_config_type1_little_to_host" title='pci_config_type1_little_to_host' data-ref="pci_config_type1_little_to_host">pci_config_type1_little_to_host</dfn> (<a class="typedef" href="#pci_config_type1_regs_t" title='pci_config_type1_regs_t' data-type='struct pci_config_type1_regs_t' data-ref="pci_config_type1_regs_t">pci_config_type1_regs_t</a> * <dfn class="local col5 decl" id="25r" title='r' data-type='pci_config_type1_regs_t *' data-ref="25r">r</dfn>)</td></tr>
<tr><th id="354">354</th><td>{</td></tr>
<tr><th id="355">355</th><td>  <em>int</em> <dfn class="local col6 decl" id="26i" title='i' data-type='int' data-ref="26i">i</dfn>;</td></tr>
<tr><th id="356">356</th><td>  <b>if</b> (!<a class="macro" href="../../vppinfra/byte_order.h.html#44" title="(0)" data-ref="_M/CLIB_ARCH_IS_BIG_ENDIAN">CLIB_ARCH_IS_BIG_ENDIAN</a>)</td></tr>
<tr><th id="357">357</th><td>    <b>return</b>;</td></tr>
<tr><th id="358">358</th><td>  <a class="ref fn" href="#pci_config_header_little_to_host" title='pci_config_header_little_to_host' data-ref="pci_config_header_little_to_host">pci_config_header_little_to_host</a> (&amp;<a class="local col5 ref" href="#25r" title='r' data-ref="25r">r</a>-&gt;<a class="ref field" href="#(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</a>);</td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/_" data-ref="_M/_">_</dfn>(f,t) <a class="local col5 ref" href="#25r" title='r' data-ref="25r">r</a>-&gt;f = clib_byte_swap_##t (<a class="local col5 ref" href="#25r" title='r' data-ref="25r">r</a>-&gt;f)</u></td></tr>
<tr><th id="360">360</th><td>  <b>for</b> (<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> = <var>0</var>; <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a> &lt; <a class="macro" href="../../vppinfra/clib.h.html#59" title="(sizeof (r-&gt;base_address)/sizeof (r-&gt;base_address[0]))" data-ref="_M/ARRAY_LEN">ARRAY_LEN</a> (<a class="local col5 ref" href="#25r" title='r' data-ref="25r">r</a>-&gt;<a class="ref field" href="#(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</a>); <a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>++)</td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="#359" title="r-&gt;base_address[i] = clib_byte_swap_u32 (r-&gt;base_address[i])" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::base_address" title='(anonymous struct)::base_address' data-ref="(anonymous)::base_address">base_address</a>[<a class="local col6 ref" href="#26i" title='i' data-ref="26i">i</a>], u32);</td></tr>
<tr><th id="362">362</th><td>  <a class="macro" href="#359" title="r-&gt;secondary_status = clib_byte_swap_u16 (r-&gt;secondary_status)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::secondary_status" title='(anonymous struct)::secondary_status' data-ref="(anonymous)::secondary_status">secondary_status</a>, u16);</td></tr>
<tr><th id="363">363</th><td>  <a class="macro" href="#359" title="r-&gt;memory_base = clib_byte_swap_u16 (r-&gt;memory_base)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::memory_base" title='(anonymous struct)::memory_base' data-ref="(anonymous)::memory_base">memory_base</a>, u16);</td></tr>
<tr><th id="364">364</th><td>  <a class="macro" href="#359" title="r-&gt;memory_limit = clib_byte_swap_u16 (r-&gt;memory_limit)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::memory_limit" title='(anonymous struct)::memory_limit' data-ref="(anonymous)::memory_limit">memory_limit</a>, u16);</td></tr>
<tr><th id="365">365</th><td>  <a class="macro" href="#359" title="r-&gt;prefetchable_memory_base = clib_byte_swap_u16 (r-&gt;prefetchable_memory_base)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::prefetchable_memory_base" title='(anonymous struct)::prefetchable_memory_base' data-ref="(anonymous)::prefetchable_memory_base">prefetchable_memory_base</a>, u16);</td></tr>
<tr><th id="366">366</th><td>  <a class="macro" href="#359" title="r-&gt;prefetchable_memory_limit = clib_byte_swap_u16 (r-&gt;prefetchable_memory_limit)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::prefetchable_memory_limit" title='(anonymous struct)::prefetchable_memory_limit' data-ref="(anonymous)::prefetchable_memory_limit">prefetchable_memory_limit</a>, u16);</td></tr>
<tr><th id="367">367</th><td>  <a class="macro" href="#359" title="r-&gt;prefetchable_memory_base_upper_32bits = clib_byte_swap_u32 (r-&gt;prefetchable_memory_base_upper_32bits)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::prefetchable_memory_base_upper_32bits" title='(anonymous struct)::prefetchable_memory_base_upper_32bits' data-ref="(anonymous)::prefetchable_memory_base_upper_32bits">prefetchable_memory_base_upper_32bits</a>, u32);</td></tr>
<tr><th id="368">368</th><td>  <a class="macro" href="#359" title="r-&gt;prefetchable_memory_limit_upper_32bits = clib_byte_swap_u32 (r-&gt;prefetchable_memory_limit_upper_32bits)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::prefetchable_memory_limit_upper_32bits" title='(anonymous struct)::prefetchable_memory_limit_upper_32bits' data-ref="(anonymous)::prefetchable_memory_limit_upper_32bits">prefetchable_memory_limit_upper_32bits</a>, u32);</td></tr>
<tr><th id="369">369</th><td>  <a class="macro" href="#359" title="r-&gt;io_base_upper_16bits = clib_byte_swap_u16 (r-&gt;io_base_upper_16bits)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::io_base_upper_16bits" title='(anonymous struct)::io_base_upper_16bits' data-ref="(anonymous)::io_base_upper_16bits">io_base_upper_16bits</a>, u16);</td></tr>
<tr><th id="370">370</th><td>  <a class="macro" href="#359" title="r-&gt;io_limit_upper_16bits = clib_byte_swap_u16 (r-&gt;io_limit_upper_16bits)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::io_limit_upper_16bits" title='(anonymous struct)::io_limit_upper_16bits' data-ref="(anonymous)::io_limit_upper_16bits">io_limit_upper_16bits</a>, u16);</td></tr>
<tr><th id="371">371</th><td>  <a class="macro" href="#359" title="r-&gt;rom_address = clib_byte_swap_u32 (r-&gt;rom_address)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::rom_address" title='(anonymous struct)::rom_address' data-ref="(anonymous)::rom_address">rom_address</a>, u32);</td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="#359" title="r-&gt;bridge_control = clib_byte_swap_u16 (r-&gt;bridge_control)" data-ref="_M/_">_</a>(<a class="ref field" href="#(anonymous)::bridge_control" title='(anonymous struct)::bridge_control' data-ref="(anonymous)::bridge_control">bridge_control</a>, u16);</td></tr>
<tr><th id="373">373</th><td><u>#undef <a class="macro" href="#359" data-ref="_M/_">_</a></u></td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><i>/* Capabilities. */</i></td></tr>
<tr><th id="377">377</th><td><b>typedef</b> <b>enum</b> <dfn class="type def" id="pci_capability_type" title='pci_capability_type' data-ref="pci_capability_type"><a class="type" href="#pci_capability_type" title='pci_capability_type' data-ref="pci_capability_type">pci_capability_type</a></dfn></td></tr>
<tr><th id="378">378</th><td>{</td></tr>
<tr><th id="379">379</th><td>  <i>/* Power Management */</i></td></tr>
<tr><th id="380">380</th><td>  <dfn class="enum" id="PCI_CAP_ID_PM" title='PCI_CAP_ID_PM' data-ref="PCI_CAP_ID_PM">PCI_CAP_ID_PM</dfn> = <var>1</var>,</td></tr>
<tr><th id="381">381</th><td></td></tr>
<tr><th id="382">382</th><td>  <i>/* Accelerated Graphics Port */</i></td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="PCI_CAP_ID_AGP" title='PCI_CAP_ID_AGP' data-ref="PCI_CAP_ID_AGP">PCI_CAP_ID_AGP</dfn> = <var>2</var>,</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i>/* Vital Product Data */</i></td></tr>
<tr><th id="386">386</th><td>  <dfn class="enum" id="PCI_CAP_ID_VPD" title='PCI_CAP_ID_VPD' data-ref="PCI_CAP_ID_VPD">PCI_CAP_ID_VPD</dfn> = <var>3</var>,</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>  <i>/* Slot Identification */</i></td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="PCI_CAP_ID_SLOTID" title='PCI_CAP_ID_SLOTID' data-ref="PCI_CAP_ID_SLOTID">PCI_CAP_ID_SLOTID</dfn> = <var>4</var>,</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <i>/* Message Signalled Interrupts */</i></td></tr>
<tr><th id="392">392</th><td>  <dfn class="enum" id="PCI_CAP_ID_MSI" title='PCI_CAP_ID_MSI' data-ref="PCI_CAP_ID_MSI">PCI_CAP_ID_MSI</dfn> = <var>5</var>,</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td>  <i>/* CompactPCI HotSwap */</i></td></tr>
<tr><th id="395">395</th><td>  <dfn class="enum" id="PCI_CAP_ID_CHSWP" title='PCI_CAP_ID_CHSWP' data-ref="PCI_CAP_ID_CHSWP">PCI_CAP_ID_CHSWP</dfn> = <var>6</var>,</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>  <i>/* PCI-X */</i></td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="PCI_CAP_ID_PCIX" title='PCI_CAP_ID_PCIX' data-ref="PCI_CAP_ID_PCIX">PCI_CAP_ID_PCIX</dfn> = <var>7</var>,</td></tr>
<tr><th id="399">399</th><td></td></tr>
<tr><th id="400">400</th><td>  <i>/* Hypertransport. */</i></td></tr>
<tr><th id="401">401</th><td>  <dfn class="enum" id="PCI_CAP_ID_HYPERTRANSPORT" title='PCI_CAP_ID_HYPERTRANSPORT' data-ref="PCI_CAP_ID_HYPERTRANSPORT">PCI_CAP_ID_HYPERTRANSPORT</dfn> = <var>8</var>,</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>  <i>/* PCI Standard Hot-Plug Controller */</i></td></tr>
<tr><th id="404">404</th><td>  <dfn class="enum" id="PCI_CAP_ID_SHPC" title='PCI_CAP_ID_SHPC' data-ref="PCI_CAP_ID_SHPC">PCI_CAP_ID_SHPC</dfn> = <var>0xc</var>,</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>/* PCI Express */</i></td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="PCI_CAP_ID_PCIE" title='PCI_CAP_ID_PCIE' data-ref="PCI_CAP_ID_PCIE">PCI_CAP_ID_PCIE</dfn> = <var>0x10</var>,</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i>/* MSI-X */</i></td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="PCI_CAP_ID_MSIX" title='PCI_CAP_ID_MSIX' data-ref="PCI_CAP_ID_MSIX">PCI_CAP_ID_MSIX</dfn> = <var>0x11</var>,</td></tr>
<tr><th id="411">411</th><td>} <dfn class="typedef" id="pci_capability_type_t" title='pci_capability_type_t' data-type='enum pci_capability_type' data-ref="pci_capability_type_t">pci_capability_type_t</dfn>;</td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><i>/* Common header for capabilities. */</i></td></tr>
<tr><th id="414">414</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="415">415</th><td>{</td></tr>
<tr><th id="416">416</th><td>  <b>enum</b> <a class="type" href="#pci_capability_type" title='pci_capability_type' data-ref="pci_capability_type">pci_capability_type</a> <dfn class="decl field" id="(anonymous)::type" title='(anonymous struct)::type' data-ref="(anonymous)::type">type</dfn>:<var>8</var>;</td></tr>
<tr><th id="417">417</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::next_offset" title='(anonymous struct)::next_offset' data-ref="(anonymous)::next_offset">next_offset</dfn>;</td></tr>
<tr><th id="418">418</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</dfn>;</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><a class="macro" href="../../vppinfra/clib.h.html#92" title="static inline" data-ref="_M/always_inline">always_inline</a> <em>void</em> *</td></tr>
<tr><th id="421">421</th><td><dfn class="decl def fn" id="pci_config_find_capability" title='pci_config_find_capability' data-ref="pci_config_find_capability">pci_config_find_capability</dfn> (<a class="typedef" href="#pci_config_type0_regs_t" title='pci_config_type0_regs_t' data-type='struct pci_config_type0_regs_t' data-ref="pci_config_type0_regs_t">pci_config_type0_regs_t</a> * <dfn class="local col7 decl" id="27t" title='t' data-type='pci_config_type0_regs_t *' data-ref="27t">t</dfn>, <em>int</em> <dfn class="local col8 decl" id="28cap_type" title='cap_type' data-type='int' data-ref="28cap_type">cap_type</dfn>)</td></tr>
<tr><th id="422">422</th><td>{</td></tr>
<tr><th id="423">423</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> *<dfn class="local col9 decl" id="29c" title='c' data-type='pci_capability_regs_t *' data-ref="29c">c</dfn>;</td></tr>
<tr><th id="424">424</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col0 decl" id="30next_offset" title='next_offset' data-type='u32' data-ref="30next_offset">next_offset</dfn>;</td></tr>
<tr><th id="425">425</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="31ttl" title='ttl' data-type='u32' data-ref="31ttl">ttl</dfn> = <var>48</var>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>  <b>if</b> (!(<a class="local col7 ref" href="#27t" title='t' data-ref="27t">t</a>-&gt;<a class="ref field" href="#(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</a>.<a class="ref field" href="#(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</a> &amp; <a class="macro" href="#195" title="(1 &lt;&lt; 4)" data-ref="_M/PCI_STATUS_CAPABILITY_LIST">PCI_STATUS_CAPABILITY_LIST</a>))</td></tr>
<tr><th id="428">428</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <a class="local col0 ref" href="#30next_offset" title='next_offset' data-ref="30next_offset">next_offset</a> = <a class="local col7 ref" href="#27t" title='t' data-ref="27t">t</a>-&gt;<a class="ref field" href="#(anonymous)::first_capability_offset" title='(anonymous struct)::first_capability_offset' data-ref="(anonymous)::first_capability_offset">first_capability_offset</a>;</td></tr>
<tr><th id="431">431</th><td>  <b>while</b> (<a class="local col1 ref" href="#31ttl" title='ttl' data-ref="31ttl">ttl</a>-- &amp;&amp; <a class="local col0 ref" href="#30next_offset" title='next_offset' data-ref="30next_offset">next_offset</a> &gt;= <var>0x40</var>)</td></tr>
<tr><th id="432">432</th><td>    {</td></tr>
<tr><th id="433">433</th><td>      <a class="local col9 ref" href="#29c" title='c' data-ref="29c">c</a> = (<em>void</em> *) <a class="local col7 ref" href="#27t" title='t' data-ref="27t">t</a> + (<a class="local col0 ref" href="#30next_offset" title='next_offset' data-ref="30next_offset">next_offset</a> &amp; ~<var>3</var>);</td></tr>
<tr><th id="434">434</th><td>      <b>if</b> ((<a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a>) <a class="local col9 ref" href="#29c" title='c' data-ref="29c">c</a>-&gt;<a class="ref field" href="#(anonymous)::type" title='(anonymous struct)::type' data-ref="(anonymous)::type">type</a> == <var>0xff</var>)</td></tr>
<tr><th id="435">435</th><td>	<b>break</b>;</td></tr>
<tr><th id="436">436</th><td>      <b>if</b> (<a class="local col9 ref" href="#29c" title='c' data-ref="29c">c</a>-&gt;<a class="ref field" href="#(anonymous)::type" title='(anonymous struct)::type' data-ref="(anonymous)::type">type</a> == <a class="local col8 ref" href="#28cap_type" title='cap_type' data-ref="28cap_type">cap_type</a>)</td></tr>
<tr><th id="437">437</th><td>	<b>return</b> <a class="local col9 ref" href="#29c" title='c' data-ref="29c">c</a>;</td></tr>
<tr><th id="438">438</th><td>      <a class="local col0 ref" href="#30next_offset" title='next_offset' data-ref="30next_offset">next_offset</a> = <a class="local col9 ref" href="#29c" title='c' data-ref="29c">c</a>-&gt;<a class="ref field" href="#(anonymous)::next_offset" title='(anonymous struct)::next_offset' data-ref="(anonymous)::next_offset">next_offset</a>;</td></tr>
<tr><th id="439">439</th><td>    }</td></tr>
<tr><th id="440">440</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="441">441</th><td>}</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td><i>/* Power Management Registers */</i></td></tr>
<tr><th id="444">444</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="445">445</th><td>{</td></tr>
<tr><th id="446">446</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="447">447</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::capabilities" title='(anonymous struct)::capabilities' data-ref="(anonymous)::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_VER_MASK" data-ref="_M/PCI_PM_CAP_VER_MASK">PCI_PM_CAP_VER_MASK</dfn>	0x0007	/* Version */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_CLOCK" data-ref="_M/PCI_PM_CAP_PME_CLOCK">PCI_PM_CAP_PME_CLOCK</dfn>	0x0008	/* PME clock required */</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_RESERVED" data-ref="_M/PCI_PM_CAP_RESERVED">PCI_PM_CAP_RESERVED</dfn>  0x0010	/* Reserved field */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_DSI" data-ref="_M/PCI_PM_CAP_DSI">PCI_PM_CAP_DSI</dfn>		0x0020	/* Device specific initialization */</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_AUX_POWER" data-ref="_M/PCI_PM_CAP_AUX_POWER">PCI_PM_CAP_AUX_POWER</dfn>	0x01C0	/* Auxilliary power support mask */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_D1" data-ref="_M/PCI_PM_CAP_D1">PCI_PM_CAP_D1</dfn>		0x0200	/* D1 power state support */</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_D2" data-ref="_M/PCI_PM_CAP_D2">PCI_PM_CAP_D2</dfn>		0x0400	/* D2 power state support */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME" data-ref="_M/PCI_PM_CAP_PME">PCI_PM_CAP_PME</dfn>		0x0800	/* PME pin supported */</u></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_MASK" data-ref="_M/PCI_PM_CAP_PME_MASK">PCI_PM_CAP_PME_MASK</dfn>  0xF800	/* PME Mask of all supported states */</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_D0" data-ref="_M/PCI_PM_CAP_PME_D0">PCI_PM_CAP_PME_D0</dfn>   0x0800	/* PME# from D0 */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_D1" data-ref="_M/PCI_PM_CAP_PME_D1">PCI_PM_CAP_PME_D1</dfn>   0x1000	/* PME# from D1 */</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_D2" data-ref="_M/PCI_PM_CAP_PME_D2">PCI_PM_CAP_PME_D2</dfn>   0x2000	/* PME# from D2 */</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_D3" data-ref="_M/PCI_PM_CAP_PME_D3">PCI_PM_CAP_PME_D3</dfn>   0x4000	/* PME# from D3 (hot) */</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CAP_PME_D3cold" data-ref="_M/PCI_PM_CAP_PME_D3cold">PCI_PM_CAP_PME_D3cold</dfn> 0x8000	/* PME# from D3 (cold) */</u></td></tr>
<tr><th id="462">462</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::control" title='(anonymous struct)::control' data-ref="(anonymous)::control">control</dfn>;</td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL_STATE_MASK" data-ref="_M/PCI_PM_CTRL_STATE_MASK">PCI_PM_CTRL_STATE_MASK</dfn>	0x0003	/* Current power state (D0 to D3) */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL_PME_ENABLE" data-ref="_M/PCI_PM_CTRL_PME_ENABLE">PCI_PM_CTRL_PME_ENABLE</dfn>	0x0100	/* PME pin enable */</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL_DATA_SEL_MASK" data-ref="_M/PCI_PM_CTRL_DATA_SEL_MASK">PCI_PM_CTRL_DATA_SEL_MASK</dfn>	0x1e00	/* Data select (??) */</u></td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL_DATA_SCALE_MASK" data-ref="_M/PCI_PM_CTRL_DATA_SCALE_MASK">PCI_PM_CTRL_DATA_SCALE_MASK</dfn>	0x6000	/* Data scale (??) */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_CTRL_PME_STATUS" data-ref="_M/PCI_PM_CTRL_PME_STATUS">PCI_PM_CTRL_PME_STATUS</dfn>	0x8000	/* PME pin status */</u></td></tr>
<tr><th id="468">468</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::extensions" title='(anonymous struct)::extensions' data-ref="(anonymous)::extensions">extensions</dfn>;</td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_PPB_B2_B3" data-ref="_M/PCI_PM_PPB_B2_B3">PCI_PM_PPB_B2_B3</dfn>	0x40	/* Stop clock when in D3hot (??) */</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/PCI_PM_BPCC_ENABLE" data-ref="_M/PCI_PM_BPCC_ENABLE">PCI_PM_BPCC_ENABLE</dfn>	0x80	/* Bus power/clock control enable (??) */</u></td></tr>
<tr><th id="471">471</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::data" title='(anonymous struct)::data' data-ref="(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="472">472</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_power_management_regs_t" title='pci_power_management_regs_t' data-type='struct pci_power_management_regs_t' data-ref="pci_power_management_regs_t">pci_power_management_regs_t</dfn>;</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><i>/* AGP registers */</i></td></tr>
<tr><th id="475">475</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="476">476</th><td>{</td></tr>
<tr><th id="477">477</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="478">478</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::version" title='(anonymous struct)::version' data-ref="(anonymous)::version">version</dfn>;</td></tr>
<tr><th id="479">479</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::rest_of_capability_flags" title='(anonymous struct)::rest_of_capability_flags' data-ref="(anonymous)::rest_of_capability_flags">rest_of_capability_flags</dfn>;</td></tr>
<tr><th id="480">480</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="481">481</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::command" title='(anonymous struct)::command' data-ref="(anonymous)::command">command</dfn>;</td></tr>
<tr><th id="482">482</th><td>  <i>/* Command &amp; status common bits. */</i></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_RQ_MASK" data-ref="_M/PCI_AGP_RQ_MASK">PCI_AGP_RQ_MASK</dfn>	0xff000000	/* Maximum number of requests - 1 */</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_SBA" data-ref="_M/PCI_AGP_SBA">PCI_AGP_SBA</dfn>	0x0200	/* Sideband addressing supported */</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_64BIT" data-ref="_M/PCI_AGP_64BIT">PCI_AGP_64BIT</dfn>	0x0020	/* 64-bit addressing supported */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_ALLOW_TRANSACTIONS" data-ref="_M/PCI_AGP_ALLOW_TRANSACTIONS">PCI_AGP_ALLOW_TRANSACTIONS</dfn> 0x0100	/* Allow processing of AGP transactions */</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_FW" data-ref="_M/PCI_AGP_FW">PCI_AGP_FW</dfn>	0x0010	/* FW transfers supported/forced */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_RATE4" data-ref="_M/PCI_AGP_RATE4">PCI_AGP_RATE4</dfn>	0x0004	/* 4x transfer rate supported */</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_RATE2" data-ref="_M/PCI_AGP_RATE2">PCI_AGP_RATE2</dfn>	0x0002	/* 2x transfer rate supported */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/PCI_AGP_RATE1" data-ref="_M/PCI_AGP_RATE1">PCI_AGP_RATE1</dfn>	0x0001	/* 1x transfer rate supported */</u></td></tr>
<tr><th id="491">491</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_agp_regs_t" title='pci_agp_regs_t' data-type='struct pci_agp_regs_t' data-ref="pci_agp_regs_t">pci_agp_regs_t</dfn>;</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><i>/* Vital Product Data */</i></td></tr>
<tr><th id="494">494</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="495">495</th><td>{</td></tr>
<tr><th id="496">496</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="497">497</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::address" title='(anonymous struct)::address' data-ref="(anonymous)::address">address</dfn>;</td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_ADDR_MASK" data-ref="_M/PCI_VPD_ADDR_MASK">PCI_VPD_ADDR_MASK</dfn>	0x7fff	/* Address mask */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/PCI_VPD_ADDR_F" data-ref="_M/PCI_VPD_ADDR_F">PCI_VPD_ADDR_F</dfn>		0x8000	/* Write 0, 1 indicates completion */</u></td></tr>
<tr><th id="500">500</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::data" title='(anonymous struct)::data' data-ref="(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="501">501</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_vpd_regs_t" title='pci_vpd_regs_t' data-type='struct pci_vpd_regs_t' data-ref="pci_vpd_regs_t">pci_vpd_regs_t</dfn>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td><i>/* Slot Identification */</i></td></tr>
<tr><th id="504">504</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="505">505</th><td>{</td></tr>
<tr><th id="506">506</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="507">507</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::esr" title='(anonymous struct)::esr' data-ref="(anonymous)::esr">esr</dfn>;</td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/PCI_SID_ESR_NSLOTS" data-ref="_M/PCI_SID_ESR_NSLOTS">PCI_SID_ESR_NSLOTS</dfn>	0x1f	/* Number of expansion slots available */</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/PCI_SID_ESR_FIC" data-ref="_M/PCI_SID_ESR_FIC">PCI_SID_ESR_FIC</dfn>	0x20	/* First In Chassis Flag */</u></td></tr>
<tr><th id="510">510</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="(anonymous)::chassis" title='(anonymous struct)::chassis' data-ref="(anonymous)::chassis">chassis</dfn>;</td></tr>
<tr><th id="511">511</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_sid_regs_t" title='pci_sid_regs_t' data-type='struct pci_sid_regs_t' data-ref="pci_sid_regs_t">pci_sid_regs_t</dfn>;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><i>/* Message Signalled Interrupts registers */</i></td></tr>
<tr><th id="514">514</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="515">515</th><td>{</td></tr>
<tr><th id="516">516</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="517">517</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::flags" title='(anonymous struct)::flags' data-ref="(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="518">518</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_ENABLE" data-ref="_M/PCI_MSI_FLAGS_ENABLE">PCI_MSI_FLAGS_ENABLE</dfn>	(1 &lt;&lt; 0)	/* MSI feature enabled */</u></td></tr>
<tr><th id="519">519</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_GET_MAX_QUEUE_SIZE" data-ref="_M/PCI_MSI_FLAGS_GET_MAX_QUEUE_SIZE">PCI_MSI_FLAGS_GET_MAX_QUEUE_SIZE</dfn>(x) ((x &gt;&gt; 1) &amp; 0x7)</u></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_MAX_QUEUE_SIZE" data-ref="_M/PCI_MSI_FLAGS_MAX_QUEUE_SIZE">PCI_MSI_FLAGS_MAX_QUEUE_SIZE</dfn>(x)     (((x) &amp; 0x7) &lt;&lt; 1)</u></td></tr>
<tr><th id="521">521</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_GET_QUEUE_SIZE" data-ref="_M/PCI_MSI_FLAGS_GET_QUEUE_SIZE">PCI_MSI_FLAGS_GET_QUEUE_SIZE</dfn>(x) ((x &gt;&gt; 4) &amp; 0x7)</u></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_QUEUE_SIZE" data-ref="_M/PCI_MSI_FLAGS_QUEUE_SIZE">PCI_MSI_FLAGS_QUEUE_SIZE</dfn>(x)     (((x) &amp; 0x7) &lt;&lt; 4)</u></td></tr>
<tr><th id="523">523</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_64BIT" data-ref="_M/PCI_MSI_FLAGS_64BIT">PCI_MSI_FLAGS_64BIT</dfn>	(1 &lt;&lt; 7)	/* 64-bit addresses allowed */</u></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/PCI_MSI_FLAGS_MASKBIT" data-ref="_M/PCI_MSI_FLAGS_MASKBIT">PCI_MSI_FLAGS_MASKBIT</dfn>	(1 &lt;&lt; 8)	/* 64-bit mask bits allowed */</u></td></tr>
<tr><th id="525">525</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::address" title='(anonymous struct)::address' data-ref="(anonymous)::address">address</dfn>;</td></tr>
<tr><th id="526">526</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::data" title='(anonymous struct)::data' data-ref="(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="527">527</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::mask_bits" title='(anonymous struct)::mask_bits' data-ref="(anonymous)::mask_bits">mask_bits</dfn>;</td></tr>
<tr><th id="528">528</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_msi32_regs_t" title='pci_msi32_regs_t' data-type='struct pci_msi32_regs_t' data-ref="pci_msi32_regs_t">pci_msi32_regs_t</dfn>;</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="531">531</th><td>{</td></tr>
<tr><th id="532">532</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="533">533</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::flags" title='(anonymous struct)::flags' data-ref="(anonymous)::flags">flags</dfn>;</td></tr>
<tr><th id="534">534</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::address" title='(anonymous struct)::address' data-ref="(anonymous)::address">address</dfn>[<var>2</var>];</td></tr>
<tr><th id="535">535</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::data" title='(anonymous struct)::data' data-ref="(anonymous)::data">data</dfn>;</td></tr>
<tr><th id="536">536</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::mask_bits" title='(anonymous struct)::mask_bits' data-ref="(anonymous)::mask_bits">mask_bits</dfn>;</td></tr>
<tr><th id="537">537</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_msi64_regs_t" title='pci_msi64_regs_t' data-type='struct pci_msi64_regs_t' data-ref="pci_msi64_regs_t">pci_msi64_regs_t</dfn>;</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td><i>/* CompactPCI Hotswap Register */</i></td></tr>
<tr><th id="540">540</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="541">541</th><td>{</td></tr>
<tr><th id="542">542</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="543">543</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::control_status" title='(anonymous struct)::control_status' data-ref="(anonymous)::control_status">control_status</dfn>;</td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_DHA" data-ref="_M/PCI_CHSWP_DHA">PCI_CHSWP_DHA</dfn>		0x01	/* Device Hiding Arm */</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_EIM" data-ref="_M/PCI_CHSWP_EIM">PCI_CHSWP_EIM</dfn>		0x02	/* ENUM# Signal Mask */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_PIE" data-ref="_M/PCI_CHSWP_PIE">PCI_CHSWP_PIE</dfn>		0x04	/* Pending Insert or Extract */</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_LOO" data-ref="_M/PCI_CHSWP_LOO">PCI_CHSWP_LOO</dfn>		0x08	/* LED On / Off */</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_PI" data-ref="_M/PCI_CHSWP_PI">PCI_CHSWP_PI</dfn>		0x30	/* Programming Interface */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_EXT" data-ref="_M/PCI_CHSWP_EXT">PCI_CHSWP_EXT</dfn>		0x40	/* ENUM# status - extraction */</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/PCI_CHSWP_INS" data-ref="_M/PCI_CHSWP_INS">PCI_CHSWP_INS</dfn>		0x80	/* ENUM# status - insertion */</u></td></tr>
<tr><th id="551">551</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pci_chswp_regs_t" title='pci_chswp_regs_t' data-type='struct pci_chswp_regs_t' data-ref="pci_chswp_regs_t">pci_chswp_regs_t</dfn>;</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td><i>/* PCIX registers */</i></td></tr>
<tr><th id="554">554</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="555">555</th><td>{</td></tr>
<tr><th id="556">556</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="557">557</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::command" title='(anonymous struct)::command' data-ref="(anonymous)::command">command</dfn>;</td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_DPERR_E" data-ref="_M/PCIX_CMD_DPERR_E">PCIX_CMD_DPERR_E</dfn>	0x0001	/* Data Parity Error Recovery Enable */</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_ERO" data-ref="_M/PCIX_CMD_ERO">PCIX_CMD_ERO</dfn>		0x0002	/* Enable Relaxed Ordering */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_MAX_READ" data-ref="_M/PCIX_CMD_MAX_READ">PCIX_CMD_MAX_READ</dfn>	0x000c	/* Max Memory Read Byte Count */</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_MAX_SPLIT" data-ref="_M/PCIX_CMD_MAX_SPLIT">PCIX_CMD_MAX_SPLIT</dfn>	0x0070	/* Max Outstanding Split Transactions */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/PCIX_CMD_VERSION" data-ref="_M/PCIX_CMD_VERSION">PCIX_CMD_VERSION</dfn>(x) 	(((x) &gt;&gt; 12) &amp; 3)	/* Version */</u></td></tr>
<tr><th id="563">563</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::status" title='(anonymous struct)::status' data-ref="(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_DEVFN" data-ref="_M/PCIX_STATUS_DEVFN">PCIX_STATUS_DEVFN</dfn>	0x000000ff	/* A copy of devfn */</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_BUS" data-ref="_M/PCIX_STATUS_BUS">PCIX_STATUS_BUS</dfn>	0x0000ff00	/* A copy of bus nr */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_64BIT" data-ref="_M/PCIX_STATUS_64BIT">PCIX_STATUS_64BIT</dfn>	0x00010000	/* 64-bit device */</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_133MHZ" data-ref="_M/PCIX_STATUS_133MHZ">PCIX_STATUS_133MHZ</dfn>	0x00020000	/* 133 MHz capable */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_SPL_DISC" data-ref="_M/PCIX_STATUS_SPL_DISC">PCIX_STATUS_SPL_DISC</dfn>	0x00040000	/* Split Completion Discarded */</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_UNX_SPL" data-ref="_M/PCIX_STATUS_UNX_SPL">PCIX_STATUS_UNX_SPL</dfn>	0x00080000	/* Unexpected Split Completion */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_COMPLEX" data-ref="_M/PCIX_STATUS_COMPLEX">PCIX_STATUS_COMPLEX</dfn>	0x00100000	/* Device Complexity */</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAX_READ" data-ref="_M/PCIX_STATUS_MAX_READ">PCIX_STATUS_MAX_READ</dfn>	0x00600000	/* Designed Max Memory Read Count */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAX_SPLIT" data-ref="_M/PCIX_STATUS_MAX_SPLIT">PCIX_STATUS_MAX_SPLIT</dfn>	0x03800000	/* Designed Max Outstanding Split Transactions */</u></td></tr>
<tr><th id="573">573</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_MAX_CUM" data-ref="_M/PCIX_STATUS_MAX_CUM">PCIX_STATUS_MAX_CUM</dfn>	0x1c000000	/* Designed Max Cumulative Read Size */</u></td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_SPL_ERR" data-ref="_M/PCIX_STATUS_SPL_ERR">PCIX_STATUS_SPL_ERR</dfn>	0x20000000	/* Rcvd Split Completion Error Msg */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_266MHZ" data-ref="_M/PCIX_STATUS_266MHZ">PCIX_STATUS_266MHZ</dfn>	0x40000000	/* 266 MHz capable */</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/PCIX_STATUS_533MHZ" data-ref="_M/PCIX_STATUS_533MHZ">PCIX_STATUS_533MHZ</dfn>	0x80000000	/* 533 MHz capable */</u></td></tr>
<tr><th id="577">577</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pcix_config_regs_t" title='pcix_config_regs_t' data-type='struct pcix_config_regs_t' data-ref="pcix_config_regs_t">pcix_config_regs_t</dfn>;</td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><em>static</em> <b>inline</b> <em>int</em></td></tr>
<tr><th id="580">580</th><td><dfn class="decl def fn" id="pcie_size_to_code" title='pcie_size_to_code' data-ref="pcie_size_to_code">pcie_size_to_code</dfn> (<em>int</em> <dfn class="local col2 decl" id="32bytes" title='bytes' data-type='int' data-ref="32bytes">bytes</dfn>)</td></tr>
<tr><th id="581">581</th><td>{</td></tr>
<tr><th id="582">582</th><td>  <a class="macro" href="../../vppinfra/error_bootstrap.h.html#69" title="do { if ((1 &gt; 0) &amp;&amp; ! (is_pow2 (bytes))) { _clib_error (CLIB_ERROR_ABORT, 0, 0, &quot;%s:%d (%s) assertion `%s&apos; fails&quot;, &quot;/home/tempdban/vpp/build-data/../src/vlib/pci/pci_config.h&quot;, (uword) 582, ((char *) __FUNCTION__), &quot;is_pow2 (bytes)&quot;); } } while (0)" data-ref="_M/ASSERT">ASSERT</a> (<a class="ref fn" href="../../vppinfra/clib.h.html#is_pow2" title='is_pow2' data-ref="is_pow2">is_pow2</a> (<a class="local col2 ref" href="#32bytes" title='bytes' data-ref="32bytes">bytes</a>));</td></tr>
<tr><th id="583">583</th><td>  <a class="macro" href="../../vppinfra/error_bootstrap.h.html#69" title="do { if ((1 &gt; 0) &amp;&amp; ! (bytes &lt;= 4096)) { _clib_error (CLIB_ERROR_ABORT, 0, 0, &quot;%s:%d (%s) assertion `%s&apos; fails&quot;, &quot;/home/tempdban/vpp/build-data/../src/vlib/pci/pci_config.h&quot;, (uword) 583, ((char *) __FUNCTION__), &quot;bytes &lt;= 4096&quot;); } } while (0)" data-ref="_M/ASSERT">ASSERT</a> (<a class="local col2 ref" href="#32bytes" title='bytes' data-ref="32bytes">bytes</a> &lt;= <var>4096</var>);</td></tr>
<tr><th id="584">584</th><td>  <b>return</b> <a class="ref fn" href="../../vppinfra/clib.h.html#min_log2" title='min_log2' data-ref="min_log2">min_log2</a> (<a class="local col2 ref" href="#32bytes" title='bytes' data-ref="32bytes">bytes</a>) - <var>7</var>;</td></tr>
<tr><th id="585">585</th><td>}</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td><em>static</em> <b>inline</b> <em>int</em></td></tr>
<tr><th id="588">588</th><td><dfn class="decl def fn" id="pcie_code_to_size" title='pcie_code_to_size' data-ref="pcie_code_to_size">pcie_code_to_size</dfn> (<em>int</em> <dfn class="local col3 decl" id="33code" title='code' data-type='int' data-ref="33code">code</dfn>)</td></tr>
<tr><th id="589">589</th><td>{</td></tr>
<tr><th id="590">590</th><td>  <em>int</em> <dfn class="local col4 decl" id="34size" title='size' data-type='int' data-ref="34size">size</dfn> = <var>1</var> &lt;&lt; (<a class="local col3 ref" href="#33code" title='code' data-ref="33code">code</a> + <var>7</var>);</td></tr>
<tr><th id="591">591</th><td>  <a class="macro" href="../../vppinfra/error_bootstrap.h.html#69" title="do { if ((1 &gt; 0) &amp;&amp; ! (size &lt;= 4096)) { _clib_error (CLIB_ERROR_ABORT, 0, 0, &quot;%s:%d (%s) assertion `%s&apos; fails&quot;, &quot;/home/tempdban/vpp/build-data/../src/vlib/pci/pci_config.h&quot;, (uword) 591, ((char *) __FUNCTION__), &quot;size &lt;= 4096&quot;); } } while (0)" data-ref="_M/ASSERT">ASSERT</a> (<a class="local col4 ref" href="#34size" title='size' data-ref="34size">size</a> &lt;= <var>4096</var>);</td></tr>
<tr><th id="592">592</th><td>  <b>return</b> <a class="local col4 ref" href="#34size" title='size' data-ref="34size">size</a>;</td></tr>
<tr><th id="593">593</th><td>}</td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td><i>/* PCI Express capability registers */</i></td></tr>
<tr><th id="596">596</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="597">597</th><td>{</td></tr>
<tr><th id="598">598</th><td>  <a class="typedef" href="#pci_capability_regs_t" title='pci_capability_regs_t' data-type='struct pci_capability_regs_t' data-ref="pci_capability_regs_t">pci_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="599">599</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::pcie_capabilities" title='(anonymous struct)::pcie_capabilities' data-ref="(anonymous)::pcie_capabilities">pcie_capabilities</dfn>;</td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/PCIE_CAP_VERSION" data-ref="_M/PCIE_CAP_VERSION">PCIE_CAP_VERSION</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0xf)</u></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/PCIE_CAP_DEVICE_TYPE" data-ref="_M/PCIE_CAP_DEVICE_TYPE">PCIE_CAP_DEVICE_TYPE</dfn>(x)	(((x) &gt;&gt; 4) &amp; 0xf)</u></td></tr>
<tr><th id="602">602</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_ENDPOINT" data-ref="_M/PCIE_DEVICE_TYPE_ENDPOINT">PCIE_DEVICE_TYPE_ENDPOINT</dfn> 0</u></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_LEGACY_ENDPOINT" data-ref="_M/PCIE_DEVICE_TYPE_LEGACY_ENDPOINT">PCIE_DEVICE_TYPE_LEGACY_ENDPOINT</dfn> 1</u></td></tr>
<tr><th id="604">604</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_ROOT_PORT" data-ref="_M/PCIE_DEVICE_TYPE_ROOT_PORT">PCIE_DEVICE_TYPE_ROOT_PORT</dfn> 4</u></td></tr>
<tr><th id="605">605</th><td>  <i>/* Upstream/downstream port of PCI Express switch. */</i></td></tr>
<tr><th id="606">606</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_SWITCH_UPSTREAM" data-ref="_M/PCIE_DEVICE_TYPE_SWITCH_UPSTREAM">PCIE_DEVICE_TYPE_SWITCH_UPSTREAM</dfn> 5</u></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_SWITCH_DOWNSTREAM" data-ref="_M/PCIE_DEVICE_TYPE_SWITCH_DOWNSTREAM">PCIE_DEVICE_TYPE_SWITCH_DOWNSTREAM</dfn> 6</u></td></tr>
<tr><th id="608">608</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_PCIE_TO_PCI_BRIDGE" data-ref="_M/PCIE_DEVICE_TYPE_PCIE_TO_PCI_BRIDGE">PCIE_DEVICE_TYPE_PCIE_TO_PCI_BRIDGE</dfn> 7</u></td></tr>
<tr><th id="609">609</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_PCI_TO_PCIE_BRIDGE" data-ref="_M/PCIE_DEVICE_TYPE_PCI_TO_PCIE_BRIDGE">PCIE_DEVICE_TYPE_PCI_TO_PCIE_BRIDGE</dfn> 8</u></td></tr>
<tr><th id="610">610</th><td>  <i>/* Root complex integrated endpoint. */</i></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_ROOT_COMPLEX_ENDPOINT" data-ref="_M/PCIE_DEVICE_TYPE_ROOT_COMPLEX_ENDPOINT">PCIE_DEVICE_TYPE_ROOT_COMPLEX_ENDPOINT</dfn> 9</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVICE_TYPE_ROOT_COMPLEX_EVENT_COLLECTOR" data-ref="_M/PCIE_DEVICE_TYPE_ROOT_COMPLEX_EVENT_COLLECTOR">PCIE_DEVICE_TYPE_ROOT_COMPLEX_EVENT_COLLECTOR</dfn> 10</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/PCIE_CAP_SLOW_IMPLEMENTED" data-ref="_M/PCIE_CAP_SLOW_IMPLEMENTED">PCIE_CAP_SLOW_IMPLEMENTED</dfn> (1 &lt;&lt; 8)</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/PCIE_CAP_MSI_IRQ" data-ref="_M/PCIE_CAP_MSI_IRQ">PCIE_CAP_MSI_IRQ</dfn>(x) (((x) &gt;&gt; 9) &amp; 0x1f)</u></td></tr>
<tr><th id="615">615</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::dev_capabilities" title='(anonymous struct)::dev_capabilities' data-ref="(anonymous)::dev_capabilities">dev_capabilities</dfn>;</td></tr>
<tr><th id="616">616</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_MAX_PAYLOAD" data-ref="_M/PCIE_DEVCAP_MAX_PAYLOAD">PCIE_DEVCAP_MAX_PAYLOAD</dfn>(x) (128 &lt;&lt; (((x) &gt;&gt; 0) &amp; 0x7))</u></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_PHANTOM_BITS" data-ref="_M/PCIE_DEVCAP_PHANTOM_BITS">PCIE_DEVCAP_PHANTOM_BITS</dfn>(x) (((x) &gt;&gt; 3) &amp; 0x3)</u></td></tr>
<tr><th id="618">618</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_EXTENTED_TAG" data-ref="_M/PCIE_DEVCAP_EXTENTED_TAG">PCIE_DEVCAP_EXTENTED_TAG</dfn> (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="619">619</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_L0S" data-ref="_M/PCIE_DEVCAP_L0S">PCIE_DEVCAP_L0S</dfn>	0x1c0	/* L0s Acceptable Latency */</u></td></tr>
<tr><th id="620">620</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_L1" data-ref="_M/PCIE_DEVCAP_L1">PCIE_DEVCAP_L1</dfn>	0xe00	/* L1 Acceptable Latency */</u></td></tr>
<tr><th id="621">621</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_ATN_BUT" data-ref="_M/PCIE_DEVCAP_ATN_BUT">PCIE_DEVCAP_ATN_BUT</dfn>	0x1000	/* Attention Button Present */</u></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_ATN_IND" data-ref="_M/PCIE_DEVCAP_ATN_IND">PCIE_DEVCAP_ATN_IND</dfn>	0x2000	/* Attention Indicator Present */</u></td></tr>
<tr><th id="623">623</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_PWR_IND" data-ref="_M/PCIE_DEVCAP_PWR_IND">PCIE_DEVCAP_PWR_IND</dfn>	0x4000	/* Power Indicator Present */</u></td></tr>
<tr><th id="624">624</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_PWR_VAL" data-ref="_M/PCIE_DEVCAP_PWR_VAL">PCIE_DEVCAP_PWR_VAL</dfn>	0x3fc0000	/* Slot Power Limit Value */</u></td></tr>
<tr><th id="625">625</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVCAP_PWR_SCL" data-ref="_M/PCIE_DEVCAP_PWR_SCL">PCIE_DEVCAP_PWR_SCL</dfn>	0xc000000	/* Slot Power Limit Scale */</u></td></tr>
<tr><th id="626">626</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::dev_control" title='(anonymous struct)::dev_control' data-ref="(anonymous)::dev_control">dev_control</dfn>;</td></tr>
<tr><th id="627">627</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_CERE" data-ref="_M/PCIE_CTRL_CERE">PCIE_CTRL_CERE</dfn>	0x0001	/* Correctable Error Reporting En. */</u></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_NFERE" data-ref="_M/PCIE_CTRL_NFERE">PCIE_CTRL_NFERE</dfn>	0x0002	/* Non-Fatal Error Reporting Enable */</u></td></tr>
<tr><th id="629">629</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_FERE" data-ref="_M/PCIE_CTRL_FERE">PCIE_CTRL_FERE</dfn>	0x0004	/* Fatal Error Reporting Enable */</u></td></tr>
<tr><th id="630">630</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_URRE" data-ref="_M/PCIE_CTRL_URRE">PCIE_CTRL_URRE</dfn>	0x0008	/* Unsupported Request Reporting En. */</u></td></tr>
<tr><th id="631">631</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_RELAX_EN" data-ref="_M/PCIE_CTRL_RELAX_EN">PCIE_CTRL_RELAX_EN</dfn> 0x0010	/* Enable relaxed ordering */</u></td></tr>
<tr><th id="632">632</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_MAX_PAYLOAD" data-ref="_M/PCIE_CTRL_MAX_PAYLOAD">PCIE_CTRL_MAX_PAYLOAD</dfn>(n) (((n) &amp; 7) &lt;&lt; 5)</u></td></tr>
<tr><th id="633">633</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_EXT_TAG" data-ref="_M/PCIE_CTRL_EXT_TAG">PCIE_CTRL_EXT_TAG</dfn>	0x0100	/* Extended Tag Field Enable */</u></td></tr>
<tr><th id="634">634</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_PHANTOM" data-ref="_M/PCIE_CTRL_PHANTOM">PCIE_CTRL_PHANTOM</dfn>	0x0200	/* Phantom Functions Enable */</u></td></tr>
<tr><th id="635">635</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_AUX_PME" data-ref="_M/PCIE_CTRL_AUX_PME">PCIE_CTRL_AUX_PME</dfn>	0x0400	/* Auxiliary Power PM Enable */</u></td></tr>
<tr><th id="636">636</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_NOSNOOP_EN" data-ref="_M/PCIE_CTRL_NOSNOOP_EN">PCIE_CTRL_NOSNOOP_EN</dfn>	0x0800	/* Enable No Snoop */</u></td></tr>
<tr><th id="637">637</th><td><u>#define <dfn class="macro" id="_M/PCIE_CTRL_MAX_READ_REQUEST" data-ref="_M/PCIE_CTRL_MAX_READ_REQUEST">PCIE_CTRL_MAX_READ_REQUEST</dfn>(n) (((n) &amp; 7) &lt;&lt; 12)</u></td></tr>
<tr><th id="638">638</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::dev_status" title='(anonymous struct)::dev_status' data-ref="(anonymous)::dev_status">dev_status</dfn>;</td></tr>
<tr><th id="639">639</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVSTA_AUXPD" data-ref="_M/PCIE_DEVSTA_AUXPD">PCIE_DEVSTA_AUXPD</dfn>	0x10	/* AUX Power Detected */</u></td></tr>
<tr><th id="640">640</th><td><u>#define <dfn class="macro" id="_M/PCIE_DEVSTA_TRPND" data-ref="_M/PCIE_DEVSTA_TRPND">PCIE_DEVSTA_TRPND</dfn>	0x20	/* Transactions Pending */</u></td></tr>
<tr><th id="641">641</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::link_capabilities" title='(anonymous struct)::link_capabilities' data-ref="(anonymous)::link_capabilities">link_capabilities</dfn>;</td></tr>
<tr><th id="642">642</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::link_control" title='(anonymous struct)::link_control' data-ref="(anonymous)::link_control">link_control</dfn>;</td></tr>
<tr><th id="643">643</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::link_status" title='(anonymous struct)::link_status' data-ref="(anonymous)::link_status">link_status</dfn>;</td></tr>
<tr><th id="644">644</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::slot_capabilities" title='(anonymous struct)::slot_capabilities' data-ref="(anonymous)::slot_capabilities">slot_capabilities</dfn>;</td></tr>
<tr><th id="645">645</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::slot_control" title='(anonymous struct)::slot_control' data-ref="(anonymous)::slot_control">slot_control</dfn>;</td></tr>
<tr><th id="646">646</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::slot_status" title='(anonymous struct)::slot_status' data-ref="(anonymous)::slot_status">slot_status</dfn>;</td></tr>
<tr><th id="647">647</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::root_control" title='(anonymous struct)::root_control' data-ref="(anonymous)::root_control">root_control</dfn>;</td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/PCIE_RTCTL_SECEE" data-ref="_M/PCIE_RTCTL_SECEE">PCIE_RTCTL_SECEE</dfn>	0x01	/* System Error on Correctable Error */</u></td></tr>
<tr><th id="649">649</th><td><u>#define <dfn class="macro" id="_M/PCIE_RTCTL_SENFEE" data-ref="_M/PCIE_RTCTL_SENFEE">PCIE_RTCTL_SENFEE</dfn>	0x02	/* System Error on Non-Fatal Error */</u></td></tr>
<tr><th id="650">650</th><td><u>#define <dfn class="macro" id="_M/PCIE_RTCTL_SEFEE" data-ref="_M/PCIE_RTCTL_SEFEE">PCIE_RTCTL_SEFEE</dfn>	0x04	/* System Error on Fatal Error */</u></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/PCIE_RTCTL_PMEIE" data-ref="_M/PCIE_RTCTL_PMEIE">PCIE_RTCTL_PMEIE</dfn>	0x08	/* PME Interrupt Enable */</u></td></tr>
<tr><th id="652">652</th><td><u>#define <dfn class="macro" id="_M/PCIE_RTCTL_CRSSVE" data-ref="_M/PCIE_RTCTL_CRSSVE">PCIE_RTCTL_CRSSVE</dfn>	0x10	/* CRS Software Visibility Enable */</u></td></tr>
<tr><th id="653">653</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::root_capabilities" title='(anonymous struct)::root_capabilities' data-ref="(anonymous)::root_capabilities">root_capabilities</dfn>;</td></tr>
<tr><th id="654">654</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::root_status" title='(anonymous struct)::root_status' data-ref="(anonymous)::root_status">root_status</dfn>;</td></tr>
<tr><th id="655">655</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::dev_capabilities2" title='(anonymous struct)::dev_capabilities2' data-ref="(anonymous)::dev_capabilities2">dev_capabilities2</dfn>;</td></tr>
<tr><th id="656">656</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::dev_control2" title='(anonymous struct)::dev_control2' data-ref="(anonymous)::dev_control2">dev_control2</dfn>;</td></tr>
<tr><th id="657">657</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::dev_status2" title='(anonymous struct)::dev_status2' data-ref="(anonymous)::dev_status2">dev_status2</dfn>;</td></tr>
<tr><th id="658">658</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::link_capabilities2" title='(anonymous struct)::link_capabilities2' data-ref="(anonymous)::link_capabilities2">link_capabilities2</dfn>;</td></tr>
<tr><th id="659">659</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::link_control2" title='(anonymous struct)::link_control2' data-ref="(anonymous)::link_control2">link_control2</dfn>;</td></tr>
<tr><th id="660">660</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::link_status2" title='(anonymous struct)::link_status2' data-ref="(anonymous)::link_status2">link_status2</dfn>;</td></tr>
<tr><th id="661">661</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::slot_capabilities2" title='(anonymous struct)::slot_capabilities2' data-ref="(anonymous)::slot_capabilities2">slot_capabilities2</dfn>;</td></tr>
<tr><th id="662">662</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::slot_control2" title='(anonymous struct)::slot_control2' data-ref="(anonymous)::slot_control2">slot_control2</dfn>;</td></tr>
<tr><th id="663">663</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::slot_status2" title='(anonymous struct)::slot_status2' data-ref="(anonymous)::slot_status2">slot_status2</dfn>;</td></tr>
<tr><th id="664">664</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pcie_config_regs_t" title='pcie_config_regs_t' data-type='struct pcie_config_regs_t' data-ref="pcie_config_regs_t">pcie_config_regs_t</dfn>;</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><i>/* PCI express extended capabilities. */</i></td></tr>
<tr><th id="667">667</th><td><b>typedef</b> <b>enum</b> <dfn class="type def" id="pcie_capability_type" title='pcie_capability_type' data-ref="pcie_capability_type"><a class="type" href="#pcie_capability_type" title='pcie_capability_type' data-ref="pcie_capability_type">pcie_capability_type</a></dfn></td></tr>
<tr><th id="668">668</th><td>{</td></tr>
<tr><th id="669">669</th><td>  <dfn class="enum" id="PCIE_CAP_ADVANCED_ERROR" title='PCIE_CAP_ADVANCED_ERROR' data-ref="PCIE_CAP_ADVANCED_ERROR">PCIE_CAP_ADVANCED_ERROR</dfn> = <var>1</var>,</td></tr>
<tr><th id="670">670</th><td>  <dfn class="enum" id="PCIE_CAP_VC" title='PCIE_CAP_VC' data-ref="PCIE_CAP_VC">PCIE_CAP_VC</dfn> = <var>2</var>,</td></tr>
<tr><th id="671">671</th><td>  <dfn class="enum" id="PCIE_CAP_DSN" title='PCIE_CAP_DSN' data-ref="PCIE_CAP_DSN">PCIE_CAP_DSN</dfn> = <var>3</var>,</td></tr>
<tr><th id="672">672</th><td>  <dfn class="enum" id="PCIE_CAP_PWR" title='PCIE_CAP_PWR' data-ref="PCIE_CAP_PWR">PCIE_CAP_PWR</dfn> = <var>4</var>,</td></tr>
<tr><th id="673">673</th><td>} <dfn class="typedef" id="pcie_capability_type_t" title='pcie_capability_type_t' data-type='enum pcie_capability_type' data-ref="pcie_capability_type_t">pcie_capability_type_t</dfn>;</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><i>/* Common header for capabilities. */</i></td></tr>
<tr><th id="676">676</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="677">677</th><td>{</td></tr>
<tr><th id="678">678</th><td>  <b>enum</b> <a class="type" href="#pcie_capability_type" title='pcie_capability_type' data-ref="pcie_capability_type">pcie_capability_type</a> <dfn class="decl field" id="(anonymous)::type" title='(anonymous struct)::type' data-ref="(anonymous)::type">type</dfn>:<var>16</var>;</td></tr>
<tr><th id="679">679</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::version" title='(anonymous struct)::version' data-ref="(anonymous)::version">version</dfn>:<var>4</var>;</td></tr>
<tr><th id="680">680</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::next_capability" title='(anonymous struct)::next_capability' data-ref="(anonymous)::next_capability">next_capability</dfn>:<var>12</var>;</td></tr>
<tr><th id="681">681</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pcie_capability_regs_t" title='pcie_capability_regs_t' data-type='struct pcie_capability_regs_t' data-ref="pcie_capability_regs_t">pcie_capability_regs_t</dfn>;</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td><b>typedef</b> <b>struct</b></td></tr>
<tr><th id="684">684</th><td>{</td></tr>
<tr><th id="685">685</th><td>  <a class="typedef" href="#pcie_capability_regs_t" title='pcie_capability_regs_t' data-type='struct pcie_capability_regs_t' data-ref="pcie_capability_regs_t">pcie_capability_regs_t</a> <dfn class="decl field" id="(anonymous)::header" title='(anonymous struct)::header' data-ref="(anonymous)::header">header</dfn>;</td></tr>
<tr><th id="686">686</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::uncorrectable_status" title='(anonymous struct)::uncorrectable_status' data-ref="(anonymous)::uncorrectable_status">uncorrectable_status</dfn>;</td></tr>
<tr><th id="687">687</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_LINK_TRAINING" data-ref="_M/PCIE_ERROR_UNC_LINK_TRAINING">PCIE_ERROR_UNC_LINK_TRAINING</dfn> 		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="688">688</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_DATA_LINK_PROTOCOL" data-ref="_M/PCIE_ERROR_UNC_DATA_LINK_PROTOCOL">PCIE_ERROR_UNC_DATA_LINK_PROTOCOL</dfn> 	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_SURPRISE_DOWN" data-ref="_M/PCIE_ERROR_UNC_SURPRISE_DOWN">PCIE_ERROR_UNC_SURPRISE_DOWN</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_POISONED_TLP" data-ref="_M/PCIE_ERROR_UNC_POISONED_TLP">PCIE_ERROR_UNC_POISONED_TLP</dfn>		(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_FLOW_CONTROL" data-ref="_M/PCIE_ERROR_UNC_FLOW_CONTROL">PCIE_ERROR_UNC_FLOW_CONTROL</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="692">692</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_COMPLETION_TIMEOUT" data-ref="_M/PCIE_ERROR_UNC_COMPLETION_TIMEOUT">PCIE_ERROR_UNC_COMPLETION_TIMEOUT</dfn>	(1 &lt;&lt; 14)</u></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_COMPLETER_ABORT" data-ref="_M/PCIE_ERROR_UNC_COMPLETER_ABORT">PCIE_ERROR_UNC_COMPLETER_ABORT</dfn>		(1 &lt;&lt; 15)</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_UNEXPECTED_COMPLETION" data-ref="_M/PCIE_ERROR_UNC_UNEXPECTED_COMPLETION">PCIE_ERROR_UNC_UNEXPECTED_COMPLETION</dfn>	(1 &lt;&lt; 16)</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_RX_OVERFLOW" data-ref="_M/PCIE_ERROR_UNC_RX_OVERFLOW">PCIE_ERROR_UNC_RX_OVERFLOW</dfn>		(1 &lt;&lt; 17)</u></td></tr>
<tr><th id="696">696</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_MALFORMED_TLP" data-ref="_M/PCIE_ERROR_UNC_MALFORMED_TLP">PCIE_ERROR_UNC_MALFORMED_TLP</dfn>		(1 &lt;&lt; 18)</u></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_CRC_ERROR" data-ref="_M/PCIE_ERROR_UNC_CRC_ERROR">PCIE_ERROR_UNC_CRC_ERROR</dfn>		(1 &lt;&lt; 19)</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_UNC_UNSUPPORTED_REQUEST" data-ref="_M/PCIE_ERROR_UNC_UNSUPPORTED_REQUEST">PCIE_ERROR_UNC_UNSUPPORTED_REQUEST</dfn>	(1 &lt;&lt; 20)</u></td></tr>
<tr><th id="699">699</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::uncorrectable_mask" title='(anonymous struct)::uncorrectable_mask' data-ref="(anonymous)::uncorrectable_mask">uncorrectable_mask</dfn>;</td></tr>
<tr><th id="700">700</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::uncorrectable_severity" title='(anonymous struct)::uncorrectable_severity' data-ref="(anonymous)::uncorrectable_severity">uncorrectable_severity</dfn>;</td></tr>
<tr><th id="701">701</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::correctable_status" title='(anonymous struct)::correctable_status' data-ref="(anonymous)::correctable_status">correctable_status</dfn>;</td></tr>
<tr><th id="702">702</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_RX_ERROR" data-ref="_M/PCIE_ERROR_COR_RX_ERROR">PCIE_ERROR_COR_RX_ERROR</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_BAD_TLP" data-ref="_M/PCIE_ERROR_COR_BAD_TLP">PCIE_ERROR_COR_BAD_TLP</dfn>		(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_BAD_DLLP" data-ref="_M/PCIE_ERROR_COR_BAD_DLLP">PCIE_ERROR_COR_BAD_DLLP</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_REPLAY_ROLLOVER" data-ref="_M/PCIE_ERROR_COR_REPLAY_ROLLOVER">PCIE_ERROR_COR_REPLAY_ROLLOVER</dfn>	(1 &lt;&lt; 8)</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_REPLAY_TIMER" data-ref="_M/PCIE_ERROR_COR_REPLAY_TIMER">PCIE_ERROR_COR_REPLAY_TIMER</dfn>	(1 &lt;&lt; 12)</u></td></tr>
<tr><th id="707">707</th><td><u>#define <dfn class="macro" id="_M/PCIE_ERROR_COR_ADVISORY" data-ref="_M/PCIE_ERROR_COR_ADVISORY">PCIE_ERROR_COR_ADVISORY</dfn>		(1 &lt;&lt; 13)</u></td></tr>
<tr><th id="708">708</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::correctable_mask" title='(anonymous struct)::correctable_mask' data-ref="(anonymous)::correctable_mask">correctable_mask</dfn>;</td></tr>
<tr><th id="709">709</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::control" title='(anonymous struct)::control' data-ref="(anonymous)::control">control</dfn>;</td></tr>
<tr><th id="710">710</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::log" title='(anonymous struct)::log' data-ref="(anonymous)::log">log</dfn>[<var>4</var>];</td></tr>
<tr><th id="711">711</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::root_command" title='(anonymous struct)::root_command' data-ref="(anonymous)::root_command">root_command</dfn>;</td></tr>
<tr><th id="712">712</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="(anonymous)::root_status" title='(anonymous struct)::root_status' data-ref="(anonymous)::root_status">root_status</dfn>;</td></tr>
<tr><th id="713">713</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::correctable_error_source" title='(anonymous struct)::correctable_error_source' data-ref="(anonymous)::correctable_error_source">correctable_error_source</dfn>;</td></tr>
<tr><th id="714">714</th><td>  <a class="typedef" href="../../vppinfra/types.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="decl field" id="(anonymous)::error_source" title='(anonymous struct)::error_source' data-ref="(anonymous)::error_source">error_source</dfn>;</td></tr>
<tr><th id="715">715</th><td>} <a class="macro" href="../../vppinfra/clib.h.html#86" title="__attribute__ ((packed))" data-ref="_M/__clib_packed">__clib_packed</a> <dfn class="typedef" id="pcie_advanced_error_regs_t" title='pcie_advanced_error_regs_t' data-type='struct pcie_advanced_error_regs_t' data-ref="pcie_advanced_error_regs_t">pcie_advanced_error_regs_t</dfn>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td><i>/* Virtual Channel */</i></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_REG1" data-ref="_M/PCI_VC_PORT_REG1">PCI_VC_PORT_REG1</dfn>	4</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_REG2" data-ref="_M/PCI_VC_PORT_REG2">PCI_VC_PORT_REG2</dfn>	8</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_CTRL" data-ref="_M/PCI_VC_PORT_CTRL">PCI_VC_PORT_CTRL</dfn>	12</u></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_PORT_STATUS" data-ref="_M/PCI_VC_PORT_STATUS">PCI_VC_PORT_STATUS</dfn>	14</u></td></tr>
<tr><th id="722">722</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_CAP" data-ref="_M/PCI_VC_RES_CAP">PCI_VC_RES_CAP</dfn>		16</u></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_CTRL" data-ref="_M/PCI_VC_RES_CTRL">PCI_VC_RES_CTRL</dfn>		20</u></td></tr>
<tr><th id="724">724</th><td><u>#define <dfn class="macro" id="_M/PCI_VC_RES_STATUS" data-ref="_M/PCI_VC_RES_STATUS">PCI_VC_RES_STATUS</dfn>	26</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><i>/* Power Budgeting */</i></td></tr>
<tr><th id="727">727</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DSR" data-ref="_M/PCI_PWR_DSR">PCI_PWR_DSR</dfn>		4	/* Data Select Register */</u></td></tr>
<tr><th id="728">728</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA" data-ref="_M/PCI_PWR_DATA">PCI_PWR_DATA</dfn>		8	/* Data Register */</u></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_BASE" data-ref="_M/PCI_PWR_DATA_BASE">PCI_PWR_DATA_BASE</dfn>(x)	((x) &amp; 0xff)	/* Base Power */</u></td></tr>
<tr><th id="730">730</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_SCALE" data-ref="_M/PCI_PWR_DATA_SCALE">PCI_PWR_DATA_SCALE</dfn>(x)	(((x) &gt;&gt; 8) &amp; 3)	/* Data Scale */</u></td></tr>
<tr><th id="731">731</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_PM_SUB" data-ref="_M/PCI_PWR_DATA_PM_SUB">PCI_PWR_DATA_PM_SUB</dfn>(x)	(((x) &gt;&gt; 10) &amp; 7)	/* PM Sub State */</u></td></tr>
<tr><th id="732">732</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_PM_STATE" data-ref="_M/PCI_PWR_DATA_PM_STATE">PCI_PWR_DATA_PM_STATE</dfn>(x) (((x) &gt;&gt; 13) &amp; 3)	/* PM State */</u></td></tr>
<tr><th id="733">733</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_TYPE" data-ref="_M/PCI_PWR_DATA_TYPE">PCI_PWR_DATA_TYPE</dfn>(x)	(((x) &gt;&gt; 15) &amp; 7)	/* Type */</u></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_DATA_RAIL" data-ref="_M/PCI_PWR_DATA_RAIL">PCI_PWR_DATA_RAIL</dfn>(x)	(((x) &gt;&gt; 18) &amp; 7)	/* Power Rail */</u></td></tr>
<tr><th id="735">735</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_CAP" data-ref="_M/PCI_PWR_CAP">PCI_PWR_CAP</dfn>		12	/* Capability */</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/PCI_PWR_CAP_BUDGET" data-ref="_M/PCI_PWR_CAP_BUDGET">PCI_PWR_CAP_BUDGET</dfn>(x)	((x) &amp; 1)	/* Included in system budget */</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><u>#<span data-ppcond="40">endif</span> /* included_vlib_pci_config_h */</u></td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td><i>/*</i></td></tr>
<tr><th id="741">741</th><td><i> * fd.io coding-style-patch-verification: ON</i></td></tr>
<tr><th id="742">742</th><td><i> *</i></td></tr>
<tr><th id="743">743</th><td><i> * Local Variables:</i></td></tr>
<tr><th id="744">744</th><td><i> * eval: (c-set-style "gnu")</i></td></tr>
<tr><th id="745">745</th><td><i> * End:</i></td></tr>
<tr><th id="746">746</th><td><i> */</i></td></tr>
<tr><th id="747">747</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../linux/pci.c.html'>vpp_1804/src/vlib/linux/pci.c</a><br/>Generated on <em>2018-Jul-29</em> from project vpp_1804 revision <em>18.04</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
