#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  1 22:51:35 2024
# Process ID: 15568
# Current directory: E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/top.vds
# Journal file: E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19172 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 405.414 ; gain = 101.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'clock_div' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/clock_div.v:1]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (2#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/clock_div.v:1]
WARNING: [Synth 8-350] instance 'slowclk' of module 'clock_div' requires 3 connections, but only 2 given [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'IFetch' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'inst_memory' [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/inst_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'inst_memory' (3#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/inst_memory_stub.v:6]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (14) of module 'inst_memory' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/IFetch.v:27]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/IFetch.v:1]
INFO: [Synth 8-638] synthesizing module 'Controller' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-256] done synthesizing module 'Controller' (5#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/control.v:1]
INFO: [Synth 8-638] synthesizing module 'Decoder' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/Decoder.v:1]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (6#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/Decoder.v:1]
INFO: [Synth 8-638] synthesizing module 'ALU' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-638] synthesizing module 'm_data' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/m_data.v:1]
INFO: [Synth 8-638] synthesizing module 'data_memory' [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/data_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (8#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.runs/synth_1/.Xil/Vivado-15568-LAPTOP-END1HUJS/realtime/data_memory_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'm_data' (9#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/m_data.v:1]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/MemOrIO.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/MemOrIO.v:48]
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (10#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/MemOrIO.v:1]
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (11#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/debouncer.v:1]
INFO: [Synth 8-638] synthesizing module 'switch' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-256] done synthesizing module 'switch' (12#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/switch.v:1]
INFO: [Synth 8-638] synthesizing module 'seg' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:1]
INFO: [Synth 8-226] default block is never used [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:19]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:76]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:76]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:96]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:96]
WARNING: [Synth 8-567] referenced signal 'curdata' should be on the sensitivity list [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:74]
INFO: [Synth 8-256] done synthesizing module 'seg' (13#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/seg.v:1]
INFO: [Synth 8-638] synthesizing module 'led' [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/led.v:1]
INFO: [Synth 8-256] done synthesizing module 'led' (14#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/led.v:1]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [E:/Computer_Organization_Project/project_cpu/project_cpu.srcs/sources_1/new/top.v:1]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[31]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[30]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[29]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[28]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[27]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[26]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[25]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[24]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[23]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[22]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[21]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[20]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[19]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[18]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[17]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[16]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[15]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[14]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[13]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[12]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[11]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[10]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[9]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[8]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[7]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[6]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[5]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port alu_data[4]
WARNING: [Synth 8-3331] design m_data has unconnected port rst
WARNING: [Synth 8-3331] design m_data has unconnected port addr[31]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[30]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[29]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[28]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[27]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[26]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[25]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[24]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[23]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[22]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[21]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[20]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[19]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[18]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[17]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[16]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[1]
WARNING: [Synth 8-3331] design m_data has unconnected port addr[0]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port Funct7[0]
WARNING: [Synth 8-3331] design Controller has unconnected port button[4]
WARNING: [Synth 8-3331] design Controller has unconnected port button[3]
WARNING: [Synth 8-3331] design Controller has unconnected port button[2]
WARNING: [Synth 8-3331] design Controller has unconnected port button[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 458.031 ; gain = 154.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 458.031 ; gain = 154.156
---------------------------------------------------------------------------------
