#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002722e520770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002722e520900 .scope module, "riscv_cpu_tb" "riscv_cpu_tb" 3 3;
 .timescale -9 -12;
P_000002722e517ef0 .param/l "CLK_PERIOD" 0 3 6, +C4<00000000000000000000000000001010>;
P_000002722e517f28 .param/l "DATA_MEM_ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000001010>;
P_000002722e517f60 .param/l "DATA_MEM_SIZE" 0 3 8, +C4<00000000000000000000010000000000>;
P_000002722e517f98 .param/l "INSTR_MEM_ADDR_WIDTH" 0 3 10, +C4<00000000000000000000000000001010>;
P_000002722e517fd0 .param/l "INSTR_MEM_SIZE" 0 3 7, +C4<00000000000000000000010000000000>;
L_000002722e47c3b0 .functor BUFZ 32, L_000002722e5df010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e5e4700 .functor BUFZ 32, L_000002722e5e0970, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002722e585620_0 .net *"_ivl_0", 31 0, L_000002722e5df010;  1 drivers
v000002722e584540_0 .net *"_ivl_10", 31 0, L_000002722e5e0970;  1 drivers
v000002722e5847c0_0 .net *"_ivl_12", 31 0, L_000002722e5e1050;  1 drivers
v000002722e584ea0_0 .net *"_ivl_14", 29 0, L_000002722e5e0fb0;  1 drivers
L_000002722e5865c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002722e5859e0_0 .net *"_ivl_16", 1 0, L_000002722e5865c8;  1 drivers
v000002722e585800_0 .net *"_ivl_2", 31 0, L_000002722e5df1f0;  1 drivers
v000002722e585300_0 .net *"_ivl_4", 29 0, L_000002722e5df150;  1 drivers
L_000002722e586580 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002722e5844a0_0 .net *"_ivl_6", 1 0, L_000002722e586580;  1 drivers
v000002722e5858a0_0 .var "clk", 0 0;
v000002722e584680_0 .net "data_addr", 31 0, L_000002722e51e370;  1 drivers
v000002722e585580 .array "data_mem", 1023 0, 31 0;
v000002722e585a80_0 .net "data_rdata", 31 0, L_000002722e5e4700;  1 drivers
v000002722e584720_0 .net "data_wdata", 31 0, L_000002722e51e610;  1 drivers
v000002722e5856c0_0 .net "data_we", 3 0, L_000002722e5df0b0;  1 drivers
v000002722e584860_0 .net "instr_addr", 31 0, L_000002722e51d7a0;  1 drivers
v000002722e585da0_0 .net "instr_data", 31 0, L_000002722e47c3b0;  1 drivers
v000002722e585ee0 .array "instr_mem", 1023 0, 31 0;
v000002722e585940_0 .var "rst", 0 0;
L_000002722e5df010 .array/port v000002722e585ee0, L_000002722e5df1f0;
L_000002722e5df150 .part L_000002722e51d7a0, 2, 30;
L_000002722e5df1f0 .concat [ 30 2 0 0], L_000002722e5df150, L_000002722e586580;
L_000002722e5e0970 .array/port v000002722e585580, L_000002722e5e1050;
L_000002722e5e0fb0 .part L_000002722e51e370, 2, 30;
L_000002722e5e1050 .concat [ 30 2 0 0], L_000002722e5e0fb0, L_000002722e5865c8;
S_000002722e4ccf00 .scope begin, "$unm_blk_33" "$unm_blk_33" 3 84, 3 84 0, S_000002722e520900;
 .timescale -9 -12;
E_000002722e502380 .event anyedge, v000002722e57f370_0;
S_000002722e4cd090 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 91, 3 91 0, S_000002722e4ccf00;
 .timescale -9 -12;
v000002722e50f630_0 .var/2s "i", 31 0;
S_000002722e4b9580 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 94, 3 94 0, S_000002722e4ccf00;
 .timescale -9 -12;
v000002722e510cb0_0 .var/2s "i", 31 0;
S_000002722e4b9710 .scope begin, "run_block" "run_block" 3 119, 3 119 0, S_000002722e4ccf00;
 .timescale -9 -12;
E_000002722e501940 .event anyedge, v000002722e584360_0;
S_000002722e4b20d0 .scope begin, "timeout_block" "timeout_block" 3 113, 3 113 0, S_000002722e4ccf00;
 .timescale -9 -12;
S_000002722e4b2260 .scope task, "dump_data_memory" "dump_data_memory" 3 142, 3 142 0, S_000002722e520900;
 .timescale -9 -12;
v000002722e510d50_0 .var "num_words", 31 0;
v000002722e510df0_0 .var "start_word_addr", 31 0;
TD_riscv_cpu_tb.dump_data_memory ;
    %load/vec4 v000002722e510df0_0;
    %load/vec4 v000002722e510d50_0;
    %add;
    %subi 1, 0, 32;
    %vpi_call/w 3 143 "$display", "--- Data Memory Dump (Word Addr: %0d to %0d) ---", v000002722e510df0_0, S<0,vec4,u32> {1 0 0};
    %fork t_1, S_000002722e4a92f0;
    %jmp t_0;
    .scope S_000002722e4a92f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e510850_0, 0, 32;
T_0.0 ;
    %load/vec4 v000002722e510850_0;
    %load/vec4 v000002722e510d50_0;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000002722e510df0_0;
    %load/vec4 v000002722e510850_0;
    %add;
    %muli 4, 0, 32;
    %load/vec4 v000002722e510df0_0;
    %load/vec4 v000002722e510850_0;
    %add;
    %load/vec4 v000002722e510df0_0;
    %load/vec4 v000002722e510850_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002722e585580, 4;
    %load/vec4 v000002722e510df0_0;
    %load/vec4 v000002722e510850_0;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002722e585580, 4;
    %vpi_call/w 3 145 "$display", "Mem[0x%h (Word %0d)]: 0x%h (%0d)", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002722e510850_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000002722e510850_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000002722e4b2260;
t_0 %join;
    %vpi_call/w 3 151 "$display", "--------------------------------------------------" {0 0 0};
    %end;
S_000002722e4a92f0 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 144, 3 144 0, S_000002722e4b2260;
 .timescale -9 -12;
v000002722e510850_0 .var/i "i", 31 0;
S_000002722e4a9480 .scope module, "dut" "riscv_cpu" 3 27, 4 2 0, S_000002722e520900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "instr_addr_o";
    .port_info 3 /INPUT 32 "instr_data_i";
    .port_info 4 /OUTPUT 32 "data_addr_o";
    .port_info 5 /OUTPUT 32 "data_wdata_o";
    .port_info 6 /OUTPUT 4 "data_we_o";
    .port_info 7 /INPUT 32 "data_rdata_i";
L_000002722e51dea0 .functor BUFZ 1, v000002722e511070_0, C4<0>, C4<0>, C4<0>;
L_000002722e51e140 .functor BUFZ 1, v000002722e50fbd0_0, C4<0>, C4<0>, C4<0>;
L_000002722e51e450 .functor BUFZ 1, v000002722e5103f0_0, C4<0>, C4<0>, C4<0>;
L_000002722e51d960 .functor BUFZ 2, v000002722e50f950_0, C4<00>, C4<00>, C4<00>;
L_000002722e51e3e0 .functor BUFZ 1, L_000002722e51e450, C4<0>, C4<0>, C4<0>;
L_000002722e51e4c0 .functor BUFZ 2, L_000002722e51d960, C4<00>, C4<00>, C4<00>;
L_000002722e51d7a0 .functor BUFZ 32, L_000002722e51dab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e586418 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000002722e5828f0_0 .net/2u *"_ivl_4", 6 0, L_000002722e586418;  1 drivers
v000002722e582350_0 .net "clk", 0 0, v000002722e5858a0_0;  1 drivers
v000002722e583d90_0 .net "ctrl_alu_op", 3 0, v000002722e50f270_0;  1 drivers
v000002722e584010_0 .net "ctrl_alu_src_a_sel", 0 0, v000002722e50f6d0_0;  1 drivers
v000002722e582e90_0 .net "ctrl_alu_src_b_sel", 1 0, v000002722e510e90_0;  1 drivers
v000002722e583f70_0 .net "ctrl_branch", 0 0, v000002722e50f8b0_0;  1 drivers
v000002722e582990_0 .net "ctrl_jump", 0 0, v000002722e50fef0_0;  1 drivers
v000002722e582f30_0 .net "ctrl_mem_read", 0 0, v000002722e511070_0;  1 drivers
v000002722e582fd0_0 .net "ctrl_mem_write", 0 0, v000002722e50fbd0_0;  1 drivers
v000002722e582b70_0 .net "ctrl_reg_we", 0 0, v000002722e5103f0_0;  1 drivers
v000002722e5831b0_0 .net "ctrl_wb_mux_sel", 1 0, v000002722e50f950_0;  1 drivers
v000002722e583e30_0 .net "data_addr_o", 31 0, L_000002722e51e370;  alias, 1 drivers
v000002722e583390_0 .net "data_rdata_i", 31 0, L_000002722e5e4700;  alias, 1 drivers
v000002722e583430_0 .net "data_wdata_o", 31 0, L_000002722e51e610;  alias, 1 drivers
v000002722e583570_0 .net "data_we_o", 3 0, L_000002722e5df0b0;  alias, 1 drivers
v000002722e583a70_0 .net "ex_alu_result", 31 0, L_000002722e51df80;  1 drivers
v000002722e582670_0 .net "ex_alu_zero", 0 0, L_000002722e51df10;  1 drivers
v000002722e583610_0 .net "ex_branch_condition_met", 0 0, v000002722e57f730_0;  1 drivers
v000002722e5836b0_0 .net "ex_branch_target_addr", 31 0, L_000002722e5ded90;  1 drivers
v000002722e583750_0 .net "ex_jalr_target_addr", 31 0, L_000002722e5def70;  1 drivers
v000002722e583bb0_0 .net "ex_mem_read", 0 0, L_000002722e51dea0;  1 drivers
v000002722e582170_0 .net "ex_mem_write", 0 0, L_000002722e51e140;  1 drivers
v000002722e585120_0 .net "ex_pc_plus4", 31 0, L_000002722e51d8f0;  1 drivers
v000002722e5849a0_0 .net "ex_rd_addr", 4 0, L_000002722e51d810;  1 drivers
v000002722e5851c0_0 .net "ex_reg_we", 0 0, L_000002722e51e450;  1 drivers
v000002722e584a40_0 .net "ex_rs2_data", 31 0, L_000002722e51e290;  1 drivers
v000002722e585260_0 .net "ex_wb_mux_sel", 1 0, L_000002722e51d960;  1 drivers
v000002722e584180_0 .net "id_funct3", 2 0, L_000002722e5df790;  1 drivers
v000002722e5853a0_0 .net "id_funct7", 6 0, L_000002722e5dfb50;  1 drivers
v000002722e586020_0 .net "id_imm", 31 0, v000002722e5811a0_0;  1 drivers
v000002722e585440_0 .net "id_opcode", 6 0, L_000002722e585d00;  1 drivers
v000002722e584220_0 .net "id_pc", 31 0, L_000002722e51ddc0;  1 drivers
v000002722e584ae0_0 .net "id_pc_plus4", 31 0, L_000002722e51db90;  1 drivers
v000002722e584f40_0 .net "id_rd_addr", 4 0, L_000002722e5df830;  1 drivers
v000002722e584d60_0 .net "id_rs1_data", 31 0, L_000002722e5dfab0;  1 drivers
v000002722e5842c0_0 .net "id_rs2_data", 31 0, L_000002722e5dff10;  1 drivers
v000002722e584b80_0 .net "if_pc", 31 0, L_000002722e51dab0;  1 drivers
v000002722e585bc0_0 .net "if_pc_plus4", 31 0, L_000002722e51de30;  1 drivers
v000002722e584360_0 .net "instr_addr_o", 31 0, L_000002722e51d7a0;  alias, 1 drivers
v000002722e585c60_0 .net "instr_data_i", 31 0, L_000002722e47c3b0;  alias, 1 drivers
v000002722e584c20_0 .net "is_jalr", 0 0, L_000002722e5de4d0;  1 drivers
v000002722e584400_0 .net "jal_target_addr", 31 0, L_000002722e5df5b0;  1 drivers
v000002722e584900_0 .net "mem_alu_result", 31 0, L_000002722e51db20;  1 drivers
v000002722e584fe0_0 .net "mem_pc_plus4", 31 0, L_000002722e51e1b0;  1 drivers
v000002722e585e40_0 .net "mem_rd_addr", 4 0, L_000002722e51e220;  1 drivers
v000002722e585080_0 .net "mem_rdata", 31 0, L_000002722e51da40;  1 drivers
v000002722e584cc0_0 .net "mem_reg_we", 0 0, L_000002722e51e3e0;  1 drivers
v000002722e584e00_0 .net "mem_wb_mux_sel", 1 0, L_000002722e51e4c0;  1 drivers
v000002722e585760_0 .net "rst", 0 0, v000002722e585940_0;  1 drivers
v000002722e5854e0_0 .net "wb_rd_addr", 4 0, L_000002722e51e5a0;  1 drivers
v000002722e585f80_0 .net "wb_rd_data", 31 0, L_000002722e51e680;  1 drivers
v000002722e5845e0_0 .net "wb_reg_we", 0 0, L_000002722e51e530;  1 drivers
L_000002722e5df510 .part L_000002722e5dfb50, 5, 1;
L_000002722e5df5b0 .arith/sum 32, L_000002722e51dab0, v000002722e5811a0_0;
L_000002722e5de4d0 .cmp/eq 7, L_000002722e585d00, L_000002722e586418;
S_000002722e497d00 .scope module, "control_unit_inst" "control_unit" 4 125, 5 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode_i";
    .port_info 1 /INPUT 3 "funct3_i";
    .port_info 2 /INPUT 1 "funct7_b5_i";
    .port_info 3 /OUTPUT 1 "alu_src_a_sel_o";
    .port_info 4 /OUTPUT 2 "alu_src_b_sel_o";
    .port_info 5 /OUTPUT 4 "alu_op_o";
    .port_info 6 /OUTPUT 1 "mem_read_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /OUTPUT 1 "reg_we_o";
    .port_info 9 /OUTPUT 2 "wb_mux_sel_o";
    .port_info 10 /OUTPUT 1 "branch_o";
    .port_info 11 /OUTPUT 1 "jump_o";
P_000002722e522100 .param/l "ALU_OP_ADD" 1 5 37, C4<0000>;
P_000002722e522138 .param/l "ALU_OP_AND" 1 5 46, C4<1001>;
P_000002722e522170 .param/l "ALU_OP_OR" 1 5 45, C4<1000>;
P_000002722e5221a8 .param/l "ALU_OP_PASS_B" 1 5 47, C4<1010>;
P_000002722e5221e0 .param/l "ALU_OP_SLL" 1 5 39, C4<0010>;
P_000002722e522218 .param/l "ALU_OP_SLT" 1 5 40, C4<0011>;
P_000002722e522250 .param/l "ALU_OP_SLTU" 1 5 41, C4<0100>;
P_000002722e522288 .param/l "ALU_OP_SRA" 1 5 44, C4<0111>;
P_000002722e5222c0 .param/l "ALU_OP_SRL" 1 5 43, C4<0110>;
P_000002722e5222f8 .param/l "ALU_OP_SUB" 1 5 38, C4<0001>;
P_000002722e522330 .param/l "ALU_OP_XOR" 1 5 42, C4<0101>;
P_000002722e522368 .param/l "DEFAULT_ALU_OP" 1 5 53, C4<0000>;
P_000002722e5223a0 .param/l "DEFAULT_ALU_SRC_A" 1 5 51, C4<1>;
P_000002722e5223d8 .param/l "DEFAULT_ALU_SRC_B" 1 5 52, C4<00>;
P_000002722e522410 .param/l "DEFAULT_BRANCH" 1 5 58, C4<0>;
P_000002722e522448 .param/l "DEFAULT_JUMP" 1 5 59, C4<0>;
P_000002722e522480 .param/l "DEFAULT_MEM_READ" 1 5 54, C4<0>;
P_000002722e5224b8 .param/l "DEFAULT_MEM_WRITE" 1 5 55, C4<0>;
P_000002722e5224f0 .param/l "DEFAULT_REG_WE" 1 5 56, C4<0>;
P_000002722e522528 .param/l "DEFAULT_WB_MUX" 1 5 57, C4<00>;
P_000002722e522560 .param/l "OPCODE_AUIPC" 1 5 31, C4<0010111>;
P_000002722e522598 .param/l "OPCODE_BRANCH" 1 5 29, C4<1100011>;
P_000002722e5225d0 .param/l "OPCODE_I_TYPE" 1 5 26, C4<0010011>;
P_000002722e522608 .param/l "OPCODE_JAL" 1 5 32, C4<1101111>;
P_000002722e522640 .param/l "OPCODE_JALR" 1 5 33, C4<1100111>;
P_000002722e522678 .param/l "OPCODE_LOAD" 1 5 27, C4<0000011>;
P_000002722e5226b0 .param/l "OPCODE_LUI" 1 5 30, C4<0110111>;
P_000002722e5226e8 .param/l "OPCODE_R_TYPE" 1 5 25, C4<0110011>;
P_000002722e522720 .param/l "OPCODE_STORE" 1 5 28, C4<0100011>;
v000002722e50f270_0 .var "alu_op_o", 3 0;
v000002722e50f6d0_0 .var "alu_src_a_sel_o", 0 0;
v000002722e510e90_0 .var "alu_src_b_sel_o", 1 0;
v000002722e50f8b0_0 .var "branch_o", 0 0;
v000002722e510f30_0 .net "funct3_i", 2 0, L_000002722e5df790;  alias, 1 drivers
v000002722e510fd0_0 .net "funct7_b5_i", 0 0, L_000002722e5df510;  1 drivers
v000002722e50fef0_0 .var "jump_o", 0 0;
v000002722e511070_0 .var "mem_read_o", 0 0;
v000002722e50fbd0_0 .var "mem_write_o", 0 0;
v000002722e50fd10_0 .net "opcode_i", 6 0, L_000002722e585d00;  alias, 1 drivers
v000002722e5103f0_0 .var "reg_we_o", 0 0;
v000002722e50f950_0 .var "wb_mux_sel_o", 1 0;
E_000002722e503500 .event anyedge, v000002722e50fd10_0, v000002722e510f30_0, v000002722e510fd0_0;
S_000002722e497e90 .scope module, "ex_stage_inst" "ex_stage" 4 147, 6 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "rs1_data_i";
    .port_info 4 /INPUT 32 "rs2_data_i";
    .port_info 5 /INPUT 32 "imm_i";
    .port_info 6 /INPUT 5 "rd_addr_i";
    .port_info 7 /INPUT 32 "pc_plus4_i";
    .port_info 8 /INPUT 1 "alu_src_a_sel_i";
    .port_info 9 /INPUT 2 "alu_src_b_sel_i";
    .port_info 10 /INPUT 4 "alu_op_i";
    .port_info 11 /INPUT 3 "funct3_i";
    .port_info 12 /INPUT 1 "branch_i";
    .port_info 13 /OUTPUT 32 "alu_result_o";
    .port_info 14 /OUTPUT 1 "alu_zero_o";
    .port_info 15 /OUTPUT 32 "rs2_data_o";
    .port_info 16 /OUTPUT 5 "rd_addr_o";
    .port_info 17 /OUTPUT 32 "pc_plus4_o";
    .port_info 18 /OUTPUT 32 "branch_target_addr_o";
    .port_info 19 /OUTPUT 32 "jalr_target_addr_o";
    .port_info 20 /OUTPUT 1 "branch_condition_met_o";
L_000002722e51df80 .functor BUFZ 32, L_000002722e51e0d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51df10 .functor BUFZ 1, L_000002722e5decf0, C4<0>, C4<0>, C4<0>;
L_000002722e51e290 .functor BUFZ 32, L_000002722e5dff10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51d810 .functor BUFZ 5, L_000002722e5df830, C4<00000>, C4<00000>, C4<00000>;
L_000002722e51d8f0 .functor BUFZ 32, L_000002722e51db90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e586460 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002722e510670_0 .net/2u *"_ivl_2", 1 0, L_000002722e586460;  1 drivers
v000002722e50fb30_0 .net *"_ivl_4", 0 0, L_000002722e5de570;  1 drivers
v000002722e50ff90_0 .net "alu_op_i", 3 0, v000002722e50f270_0;  alias, 1 drivers
v000002722e50fdb0_0 .net "alu_operand_a", 31 0, L_000002722e5df650;  1 drivers
v000002722e5100d0_0 .net "alu_operand_b", 31 0, L_000002722e5de610;  1 drivers
v000002722e57ed30_0 .net "alu_result", 31 0, L_000002722e51e0d0;  1 drivers
v000002722e57edd0_0 .net "alu_result_o", 31 0, L_000002722e51df80;  alias, 1 drivers
v000002722e57e790_0 .net "alu_sign", 0 0, L_000002722e5dee30;  1 drivers
v000002722e57ea10_0 .net "alu_src_a_sel_i", 0 0, v000002722e50f6d0_0;  alias, 1 drivers
v000002722e57f4b0_0 .net "alu_src_b_sel_i", 1 0, v000002722e510e90_0;  alias, 1 drivers
v000002722e57e970_0 .net "alu_zero", 0 0, L_000002722e5decf0;  1 drivers
v000002722e57e470_0 .net "alu_zero_o", 0 0, L_000002722e51df10;  alias, 1 drivers
v000002722e57f730_0 .var "branch_condition_met_o", 0 0;
v000002722e57e150_0 .net "branch_i", 0 0, v000002722e50f8b0_0;  alias, 1 drivers
v000002722e57fff0_0 .net "branch_target_addr_o", 31 0, L_000002722e5ded90;  alias, 1 drivers
v000002722e57eab0_0 .net "clk", 0 0, v000002722e5858a0_0;  alias, 1 drivers
v000002722e57f7d0_0 .net "funct3_i", 2 0, L_000002722e5df790;  alias, 1 drivers
v000002722e57faf0_0 .net "imm_i", 31 0, v000002722e5811a0_0;  alias, 1 drivers
v000002722e57f550_0 .net "jalr_target_addr_o", 31 0, L_000002722e5def70;  alias, 1 drivers
v000002722e57f230_0 .net "pc_i", 31 0, L_000002722e51ddc0;  alias, 1 drivers
v000002722e57e830_0 .net "pc_plus4_i", 31 0, L_000002722e51db90;  alias, 1 drivers
v000002722e57fcd0_0 .net "pc_plus4_o", 31 0, L_000002722e51d8f0;  alias, 1 drivers
v000002722e57eb50_0 .net "rd_addr_i", 4 0, L_000002722e5df830;  alias, 1 drivers
v000002722e57f9b0_0 .net "rd_addr_o", 4 0, L_000002722e51d810;  alias, 1 drivers
v000002722e57fd70_0 .net "rs1_data_i", 31 0, L_000002722e5dfab0;  alias, 1 drivers
v000002722e57f2d0_0 .net "rs2_data_i", 31 0, L_000002722e5dff10;  alias, 1 drivers
v000002722e57ebf0_0 .net "rs2_data_o", 31 0, L_000002722e51e290;  alias, 1 drivers
v000002722e57f370_0 .net "rst", 0 0, v000002722e585940_0;  alias, 1 drivers
E_000002722e503280/0 .event anyedge, v000002722e50f8b0_0, v000002722e510f30_0, v000002722e50f9f0_0, v000002722e57e790_0;
E_000002722e503280/1 .event anyedge, v000002722e57fd70_0, v000002722e57f2d0_0;
E_000002722e503280 .event/or E_000002722e503280/0, E_000002722e503280/1;
L_000002722e5df650 .functor MUXZ 32, L_000002722e51ddc0, L_000002722e5dfab0, v000002722e50f6d0_0, C4<>;
L_000002722e5de570 .cmp/eq 2, v000002722e510e90_0, L_000002722e586460;
L_000002722e5de610 .functor MUXZ 32, L_000002722e5dff10, v000002722e5811a0_0, L_000002722e5de570, C4<>;
L_000002722e5ded90 .arith/sum 32, L_000002722e51ddc0, v000002722e5811a0_0;
L_000002722e5def70 .arith/sum 32, L_000002722e5dfab0, v000002722e5811a0_0;
L_000002722e5dee30 .part L_000002722e51e0d0, 31, 1;
S_000002722e48ccc0 .scope module, "alu_inst" "alu" 6 49, 7 2 0, S_000002722e497e90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand_a_i";
    .port_info 1 /INPUT 32 "operand_b_i";
    .port_info 2 /INPUT 4 "alu_op_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_000002722e48ce50 .param/l "ALU_OP_ADD" 1 7 11, C4<0000>;
P_000002722e48ce88 .param/l "ALU_OP_AND" 1 7 20, C4<1001>;
P_000002722e48cec0 .param/l "ALU_OP_OR" 1 7 19, C4<1000>;
P_000002722e48cef8 .param/l "ALU_OP_SLL" 1 7 13, C4<0010>;
P_000002722e48cf30 .param/l "ALU_OP_SLT" 1 7 14, C4<0011>;
P_000002722e48cf68 .param/l "ALU_OP_SLTU" 1 7 15, C4<0100>;
P_000002722e48cfa0 .param/l "ALU_OP_SRA" 1 7 18, C4<0111>;
P_000002722e48cfd8 .param/l "ALU_OP_SRL" 1 7 17, C4<0110>;
P_000002722e48d010 .param/l "ALU_OP_SUB" 1 7 12, C4<0001>;
P_000002722e48d048 .param/l "ALU_OP_XOR" 1 7 16, C4<0101>;
L_000002722e51e0d0 .functor BUFZ 32, v000002722e50f4f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e5864a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002722e511110_0 .net/2u *"_ivl_2", 31 0, L_000002722e5864a8;  1 drivers
v000002722e50f3b0_0 .net "alu_op_i", 3 0, v000002722e50f270_0;  alias, 1 drivers
v000002722e50f450_0 .net "operand_a_i", 31 0, L_000002722e5df650;  alias, 1 drivers
v000002722e50fa90_0 .net "operand_b_i", 31 0, L_000002722e5de610;  alias, 1 drivers
v000002722e50f4f0_0 .var "result_comb", 31 0;
v000002722e510030_0 .net "result_o", 31 0, L_000002722e51e0d0;  alias, 1 drivers
v000002722e50f9f0_0 .net "zero_o", 0 0, L_000002722e5decf0;  alias, 1 drivers
E_000002722e502ac0 .event anyedge, v000002722e50f270_0, v000002722e50f450_0, v000002722e50fa90_0;
L_000002722e5decf0 .cmp/eq 32, v000002722e50f4f0_0, L_000002722e5864a8;
S_000002722e479fe0 .scope module, "id_stage_inst" "id_stage" 4 102, 8 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_i";
    .port_info 3 /INPUT 32 "instr_i";
    .port_info 4 /INPUT 32 "pc_plus4_i";
    .port_info 5 /INPUT 1 "wb_reg_we_i";
    .port_info 6 /INPUT 5 "wb_rd_addr_i";
    .port_info 7 /INPUT 32 "wb_rd_data_i";
    .port_info 8 /OUTPUT 32 "rs1_data_o";
    .port_info 9 /OUTPUT 32 "rs2_data_o";
    .port_info 10 /OUTPUT 32 "imm_o";
    .port_info 11 /OUTPUT 5 "rd_addr_o";
    .port_info 12 /OUTPUT 7 "opcode_o";
    .port_info 13 /OUTPUT 3 "funct3_o";
    .port_info 14 /OUTPUT 7 "funct7_o";
    .port_info 15 /OUTPUT 32 "pc_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_000002722e51ddc0 .functor BUFZ 32, L_000002722e51dab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51db90 .functor BUFZ 32, L_000002722e51de30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e586190 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002722e57ff50_0 .net/2u *"_ivl_12", 4 0, L_000002722e586190;  1 drivers
v000002722e57f410_0 .net *"_ivl_14", 0 0, L_000002722e5df8d0;  1 drivers
L_000002722e5861d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002722e57ef10_0 .net/2u *"_ivl_16", 31 0, L_000002722e5861d8;  1 drivers
v000002722e57f5f0_0 .net *"_ivl_18", 31 0, L_000002722e5de9d0;  1 drivers
v000002722e57e1f0_0 .net *"_ivl_20", 6 0, L_000002722e5df3d0;  1 drivers
L_000002722e586220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002722e57e290_0 .net *"_ivl_23", 1 0, L_000002722e586220;  1 drivers
L_000002722e586268 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002722e57f690_0 .net/2u *"_ivl_26", 4 0, L_000002722e586268;  1 drivers
v000002722e57e5b0_0 .net *"_ivl_28", 0 0, L_000002722e5dfc90;  1 drivers
L_000002722e5862b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002722e57feb0_0 .net/2u *"_ivl_30", 31 0, L_000002722e5862b0;  1 drivers
v000002722e57f870_0 .net *"_ivl_32", 31 0, L_000002722e5df970;  1 drivers
v000002722e57fc30_0 .net *"_ivl_34", 6 0, L_000002722e5de430;  1 drivers
L_000002722e5862f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002722e57e510_0 .net *"_ivl_37", 1 0, L_000002722e5862f8;  1 drivers
v000002722e57e330_0 .net *"_ivl_41", 0 0, L_000002722e5df290;  1 drivers
v000002722e57f910_0 .net *"_ivl_42", 19 0, L_000002722e5de250;  1 drivers
v000002722e57e650_0 .net *"_ivl_45", 11 0, L_000002722e5deed0;  1 drivers
v000002722e57fe10_0 .net *"_ivl_49", 0 0, L_000002722e5de890;  1 drivers
v000002722e57fa50_0 .net *"_ivl_50", 19 0, L_000002722e5de930;  1 drivers
v000002722e57efb0_0 .net *"_ivl_53", 6 0, L_000002722e5dfbf0;  1 drivers
v000002722e57e3d0_0 .net *"_ivl_55", 4 0, L_000002722e5de2f0;  1 drivers
v000002722e57fb90_0 .net *"_ivl_59", 0 0, L_000002722e5dea70;  1 drivers
v000002722e57f050_0 .net *"_ivl_60", 19 0, L_000002722e5deb10;  1 drivers
v000002722e57f0f0_0 .net *"_ivl_63", 0 0, L_000002722e5dfdd0;  1 drivers
v000002722e57e6f0_0 .net *"_ivl_65", 5 0, L_000002722e5dfe70;  1 drivers
v000002722e57e8d0_0 .net *"_ivl_67", 3 0, L_000002722e5dffb0;  1 drivers
L_000002722e586340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002722e57ee70_0 .net/2u *"_ivl_68", 0 0, L_000002722e586340;  1 drivers
v000002722e57ec90_0 .net *"_ivl_73", 19 0, L_000002722e5debb0;  1 drivers
L_000002722e586388 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002722e57f190_0 .net/2u *"_ivl_74", 11 0, L_000002722e586388;  1 drivers
v000002722e581560_0 .net *"_ivl_79", 0 0, L_000002722e5df470;  1 drivers
v000002722e580b60_0 .net *"_ivl_80", 11 0, L_000002722e5de6b0;  1 drivers
v000002722e581880_0 .net *"_ivl_83", 7 0, L_000002722e5e0050;  1 drivers
v000002722e580480_0 .net *"_ivl_85", 0 0, L_000002722e5dec50;  1 drivers
v000002722e581240_0 .net *"_ivl_87", 9 0, L_000002722e5de1b0;  1 drivers
L_000002722e5863d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002722e5802a0_0 .net/2u *"_ivl_88", 0 0, L_000002722e5863d0;  1 drivers
v000002722e581420_0 .net "clk", 0 0, v000002722e5858a0_0;  alias, 1 drivers
v000002722e5814c0_0 .net "funct3_o", 2 0, L_000002722e5df790;  alias, 1 drivers
v000002722e580a20_0 .net "funct7_o", 6 0, L_000002722e5dfb50;  alias, 1 drivers
v000002722e581ce0_0 .var/i "i", 31 0;
v000002722e581380_0 .net "imm_b_type", 31 0, L_000002722e5df6f0;  1 drivers
v000002722e580160_0 .net "imm_i_type", 31 0, L_000002722e5dfd30;  1 drivers
v000002722e580520_0 .net "imm_j_type", 31 0, L_000002722e5de390;  1 drivers
v000002722e5811a0_0 .var "imm_o", 31 0;
v000002722e581920_0 .net "imm_s_type", 31 0, L_000002722e5de750;  1 drivers
v000002722e5819c0_0 .net "imm_u_type", 31 0, L_000002722e5df330;  1 drivers
v000002722e580c00_0 .net "instr_i", 31 0, L_000002722e47c3b0;  alias, 1 drivers
v000002722e580340_0 .net "opcode_o", 6 0, L_000002722e585d00;  alias, 1 drivers
v000002722e581ba0_0 .net "pc_i", 31 0, L_000002722e51dab0;  alias, 1 drivers
v000002722e581600_0 .net "pc_o", 31 0, L_000002722e51ddc0;  alias, 1 drivers
v000002722e580ca0_0 .net "pc_plus4_i", 31 0, L_000002722e51de30;  alias, 1 drivers
v000002722e582000_0 .net "pc_plus4_o", 31 0, L_000002722e51db90;  alias, 1 drivers
v000002722e580d40_0 .net "rd_addr_o", 4 0, L_000002722e5df830;  alias, 1 drivers
v000002722e580f20 .array "rf", 0 31, 31 0;
v000002722e581a60_0 .net "rs1_addr", 4 0, L_000002722e5de7f0;  1 drivers
v000002722e5807a0_0 .net "rs1_data_o", 31 0, L_000002722e5dfab0;  alias, 1 drivers
v000002722e5816a0_0 .net "rs2_addr", 4 0, L_000002722e5dfa10;  1 drivers
v000002722e581b00_0 .net "rs2_data_o", 31 0, L_000002722e5dff10;  alias, 1 drivers
v000002722e581c40_0 .net "rst", 0 0, v000002722e585940_0;  alias, 1 drivers
v000002722e580ac0_0 .net "wb_rd_addr_i", 4 0, L_000002722e51e5a0;  alias, 1 drivers
v000002722e580840_0 .net "wb_rd_data_i", 31 0, L_000002722e51e680;  alias, 1 drivers
v000002722e580200_0 .net "wb_reg_we_i", 0 0, L_000002722e51e530;  alias, 1 drivers
E_000002722e503700/0 .event anyedge, v000002722e50fd10_0, v000002722e580160_0, v000002722e581920_0, v000002722e581380_0;
E_000002722e503700/1 .event anyedge, v000002722e5819c0_0, v000002722e580520_0;
E_000002722e503700 .event/or E_000002722e503700/0, E_000002722e503700/1;
E_000002722e502940 .event posedge, v000002722e57eab0_0;
L_000002722e585d00 .part L_000002722e47c3b0, 0, 7;
L_000002722e5df830 .part L_000002722e47c3b0, 7, 5;
L_000002722e5df790 .part L_000002722e47c3b0, 12, 3;
L_000002722e5de7f0 .part L_000002722e47c3b0, 15, 5;
L_000002722e5dfa10 .part L_000002722e47c3b0, 20, 5;
L_000002722e5dfb50 .part L_000002722e47c3b0, 25, 7;
L_000002722e5df8d0 .cmp/eq 5, L_000002722e5de7f0, L_000002722e586190;
L_000002722e5de9d0 .array/port v000002722e580f20, L_000002722e5df3d0;
L_000002722e5df3d0 .concat [ 5 2 0 0], L_000002722e5de7f0, L_000002722e586220;
L_000002722e5dfab0 .functor MUXZ 32, L_000002722e5de9d0, L_000002722e5861d8, L_000002722e5df8d0, C4<>;
L_000002722e5dfc90 .cmp/eq 5, L_000002722e5dfa10, L_000002722e586268;
L_000002722e5df970 .array/port v000002722e580f20, L_000002722e5de430;
L_000002722e5de430 .concat [ 5 2 0 0], L_000002722e5dfa10, L_000002722e5862f8;
L_000002722e5dff10 .functor MUXZ 32, L_000002722e5df970, L_000002722e5862b0, L_000002722e5dfc90, C4<>;
L_000002722e5df290 .part L_000002722e47c3b0, 31, 1;
LS_000002722e5de250_0_0 .concat [ 1 1 1 1], L_000002722e5df290, L_000002722e5df290, L_000002722e5df290, L_000002722e5df290;
LS_000002722e5de250_0_4 .concat [ 1 1 1 1], L_000002722e5df290, L_000002722e5df290, L_000002722e5df290, L_000002722e5df290;
LS_000002722e5de250_0_8 .concat [ 1 1 1 1], L_000002722e5df290, L_000002722e5df290, L_000002722e5df290, L_000002722e5df290;
LS_000002722e5de250_0_12 .concat [ 1 1 1 1], L_000002722e5df290, L_000002722e5df290, L_000002722e5df290, L_000002722e5df290;
LS_000002722e5de250_0_16 .concat [ 1 1 1 1], L_000002722e5df290, L_000002722e5df290, L_000002722e5df290, L_000002722e5df290;
LS_000002722e5de250_1_0 .concat [ 4 4 4 4], LS_000002722e5de250_0_0, LS_000002722e5de250_0_4, LS_000002722e5de250_0_8, LS_000002722e5de250_0_12;
LS_000002722e5de250_1_4 .concat [ 4 0 0 0], LS_000002722e5de250_0_16;
L_000002722e5de250 .concat [ 16 4 0 0], LS_000002722e5de250_1_0, LS_000002722e5de250_1_4;
L_000002722e5deed0 .part L_000002722e47c3b0, 20, 12;
L_000002722e5dfd30 .concat [ 12 20 0 0], L_000002722e5deed0, L_000002722e5de250;
L_000002722e5de890 .part L_000002722e47c3b0, 31, 1;
LS_000002722e5de930_0_0 .concat [ 1 1 1 1], L_000002722e5de890, L_000002722e5de890, L_000002722e5de890, L_000002722e5de890;
LS_000002722e5de930_0_4 .concat [ 1 1 1 1], L_000002722e5de890, L_000002722e5de890, L_000002722e5de890, L_000002722e5de890;
LS_000002722e5de930_0_8 .concat [ 1 1 1 1], L_000002722e5de890, L_000002722e5de890, L_000002722e5de890, L_000002722e5de890;
LS_000002722e5de930_0_12 .concat [ 1 1 1 1], L_000002722e5de890, L_000002722e5de890, L_000002722e5de890, L_000002722e5de890;
LS_000002722e5de930_0_16 .concat [ 1 1 1 1], L_000002722e5de890, L_000002722e5de890, L_000002722e5de890, L_000002722e5de890;
LS_000002722e5de930_1_0 .concat [ 4 4 4 4], LS_000002722e5de930_0_0, LS_000002722e5de930_0_4, LS_000002722e5de930_0_8, LS_000002722e5de930_0_12;
LS_000002722e5de930_1_4 .concat [ 4 0 0 0], LS_000002722e5de930_0_16;
L_000002722e5de930 .concat [ 16 4 0 0], LS_000002722e5de930_1_0, LS_000002722e5de930_1_4;
L_000002722e5dfbf0 .part L_000002722e47c3b0, 25, 7;
L_000002722e5de2f0 .part L_000002722e47c3b0, 7, 5;
L_000002722e5de750 .concat [ 5 7 20 0], L_000002722e5de2f0, L_000002722e5dfbf0, L_000002722e5de930;
L_000002722e5dea70 .part L_000002722e47c3b0, 31, 1;
LS_000002722e5deb10_0_0 .concat [ 1 1 1 1], L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70;
LS_000002722e5deb10_0_4 .concat [ 1 1 1 1], L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70;
LS_000002722e5deb10_0_8 .concat [ 1 1 1 1], L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70;
LS_000002722e5deb10_0_12 .concat [ 1 1 1 1], L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70;
LS_000002722e5deb10_0_16 .concat [ 1 1 1 1], L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70, L_000002722e5dea70;
LS_000002722e5deb10_1_0 .concat [ 4 4 4 4], LS_000002722e5deb10_0_0, LS_000002722e5deb10_0_4, LS_000002722e5deb10_0_8, LS_000002722e5deb10_0_12;
LS_000002722e5deb10_1_4 .concat [ 4 0 0 0], LS_000002722e5deb10_0_16;
L_000002722e5deb10 .concat [ 16 4 0 0], LS_000002722e5deb10_1_0, LS_000002722e5deb10_1_4;
L_000002722e5dfdd0 .part L_000002722e47c3b0, 7, 1;
L_000002722e5dfe70 .part L_000002722e47c3b0, 25, 6;
L_000002722e5dffb0 .part L_000002722e47c3b0, 8, 4;
LS_000002722e5df6f0_0_0 .concat [ 1 4 6 1], L_000002722e586340, L_000002722e5dffb0, L_000002722e5dfe70, L_000002722e5dfdd0;
LS_000002722e5df6f0_0_4 .concat [ 20 0 0 0], L_000002722e5deb10;
L_000002722e5df6f0 .concat [ 12 20 0 0], LS_000002722e5df6f0_0_0, LS_000002722e5df6f0_0_4;
L_000002722e5debb0 .part L_000002722e47c3b0, 12, 20;
L_000002722e5df330 .concat [ 12 20 0 0], L_000002722e586388, L_000002722e5debb0;
L_000002722e5df470 .part L_000002722e47c3b0, 31, 1;
LS_000002722e5de6b0_0_0 .concat [ 1 1 1 1], L_000002722e5df470, L_000002722e5df470, L_000002722e5df470, L_000002722e5df470;
LS_000002722e5de6b0_0_4 .concat [ 1 1 1 1], L_000002722e5df470, L_000002722e5df470, L_000002722e5df470, L_000002722e5df470;
LS_000002722e5de6b0_0_8 .concat [ 1 1 1 1], L_000002722e5df470, L_000002722e5df470, L_000002722e5df470, L_000002722e5df470;
L_000002722e5de6b0 .concat [ 4 4 4 0], LS_000002722e5de6b0_0_0, LS_000002722e5de6b0_0_4, LS_000002722e5de6b0_0_8;
L_000002722e5e0050 .part L_000002722e47c3b0, 12, 8;
L_000002722e5dec50 .part L_000002722e47c3b0, 20, 1;
L_000002722e5de1b0 .part L_000002722e47c3b0, 21, 10;
LS_000002722e5de390_0_0 .concat [ 1 10 1 8], L_000002722e5863d0, L_000002722e5de1b0, L_000002722e5dec50, L_000002722e5e0050;
LS_000002722e5de390_0_4 .concat [ 12 0 0 0], L_000002722e5de6b0;
L_000002722e5de390 .concat [ 20 12 0 0], LS_000002722e5de390_0_0, LS_000002722e5de390_0_4;
S_000002722e442720 .scope module, "if_stage_inst" "if_stage" 4 87, 9 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "jump_i";
    .port_info 3 /INPUT 1 "branch_i";
    .port_info 4 /INPUT 1 "branch_condition_met_i";
    .port_info 5 /INPUT 32 "jal_target_addr_i";
    .port_info 6 /INPUT 32 "jalr_target_addr_i";
    .port_info 7 /INPUT 32 "branch_target_addr_i";
    .port_info 8 /INPUT 1 "is_jalr_i";
    .port_info 9 /OUTPUT 32 "pc_o";
    .port_info 10 /OUTPUT 32 "pc_plus4_o";
L_000002722e51dab0 .functor BUFZ 32, v000002722e580980_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51de30 .functor BUFZ 32, L_000002722e585b20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e586148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002722e580de0_0 .net/2u *"_ivl_0", 31 0, L_000002722e586148;  1 drivers
v000002722e581f60_0 .net "branch_condition_met_i", 0 0, v000002722e57f730_0;  alias, 1 drivers
v000002722e581740_0 .net "branch_i", 0 0, v000002722e50f8b0_0;  alias, 1 drivers
v000002722e580e80_0 .net "branch_target_addr_i", 31 0, L_000002722e5ded90;  alias, 1 drivers
v000002722e5817e0_0 .net "clk", 0 0, v000002722e5858a0_0;  alias, 1 drivers
v000002722e5812e0_0 .net "is_jalr_i", 0 0, L_000002722e5de4d0;  alias, 1 drivers
v000002722e5808e0_0 .net "jal_target_addr_i", 31 0, L_000002722e5df5b0;  alias, 1 drivers
v000002722e581d80_0 .net "jalr_target_addr_i", 31 0, L_000002722e5def70;  alias, 1 drivers
v000002722e581e20_0 .net "jump_i", 0 0, v000002722e50fef0_0;  alias, 1 drivers
v000002722e581ec0_0 .var "next_pc", 31 0;
v000002722e580fc0_0 .net "pc_o", 31 0, L_000002722e51dab0;  alias, 1 drivers
v000002722e5803e0_0 .net "pc_plus4_o", 31 0, L_000002722e51de30;  alias, 1 drivers
v000002722e5805c0_0 .net "pc_plus_4", 31 0, L_000002722e585b20;  1 drivers
v000002722e580980_0 .var "pc_reg", 31 0;
v000002722e580660_0 .net "rst", 0 0, v000002722e585940_0;  alias, 1 drivers
E_000002722e502ec0 .event posedge, v000002722e57f370_0, v000002722e57eab0_0;
E_000002722e503580/0 .event anyedge, v000002722e50fef0_0, v000002722e5812e0_0, v000002722e57f550_0, v000002722e5808e0_0;
E_000002722e503580/1 .event anyedge, v000002722e50f8b0_0, v000002722e57f730_0, v000002722e57fff0_0, v000002722e5805c0_0;
E_000002722e503580 .event/or E_000002722e503580/0, E_000002722e503580/1;
L_000002722e585b20 .arith/sum 32, v000002722e580980_0, L_000002722e586148;
S_000002722e4428b0 .scope module, "mem_stage_inst" "mem_stage" 4 186, 10 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "alu_result_i";
    .port_info 3 /INPUT 32 "rs2_data_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "mem_read_i";
    .port_info 7 /INPUT 1 "mem_write_i";
    .port_info 8 /INPUT 2 "mem_op_size_i";
    .port_info 9 /OUTPUT 32 "data_addr_o";
    .port_info 10 /OUTPUT 32 "data_wdata_o";
    .port_info 11 /OUTPUT 4 "data_we_o";
    .port_info 12 /INPUT 32 "data_rdata_i";
    .port_info 13 /OUTPUT 32 "mem_rdata_o";
    .port_info 14 /OUTPUT 32 "alu_result_o";
    .port_info 15 /OUTPUT 5 "rd_addr_o";
    .port_info 16 /OUTPUT 32 "pc_plus4_o";
L_000002722e51e370 .functor BUFZ 32, L_000002722e51df80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51e610 .functor BUFZ 32, L_000002722e51e290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51da40 .functor BUFZ 32, L_000002722e5e4700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51db20 .functor BUFZ 32, L_000002722e51df80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e51e220 .functor BUFZ 5, L_000002722e51d810, C4<00000>, C4<00000>, C4<00000>;
L_000002722e51e1b0 .functor BUFZ 32, L_000002722e51d8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002722e5864f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v000002722e581060_0 .net/2u *"_ivl_4", 3 0, L_000002722e5864f0;  1 drivers
L_000002722e586538 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002722e580700_0 .net/2u *"_ivl_6", 3 0, L_000002722e586538;  1 drivers
v000002722e581100_0 .net "alu_result_i", 31 0, L_000002722e51df80;  alias, 1 drivers
v000002722e582df0_0 .net "alu_result_o", 31 0, L_000002722e51db20;  alias, 1 drivers
v000002722e582c10_0 .net "clk", 0 0, v000002722e5858a0_0;  alias, 1 drivers
v000002722e583ed0_0 .net "data_addr_o", 31 0, L_000002722e51e370;  alias, 1 drivers
v000002722e5837f0_0 .net "data_rdata_i", 31 0, L_000002722e5e4700;  alias, 1 drivers
v000002722e5834d0_0 .net "data_wdata_o", 31 0, L_000002722e51e610;  alias, 1 drivers
v000002722e582cb0_0 .net "data_we_o", 3 0, L_000002722e5df0b0;  alias, 1 drivers
o000002722e532038 .functor BUFZ 2, C4<zz>; HiZ drive
v000002722e583930_0 .net "mem_op_size_i", 1 0, o000002722e532038;  0 drivers
v000002722e582850_0 .net "mem_rdata_o", 31 0, L_000002722e51da40;  alias, 1 drivers
v000002722e583890_0 .net "mem_read_i", 0 0, L_000002722e51dea0;  alias, 1 drivers
v000002722e5825d0_0 .net "mem_write_i", 0 0, L_000002722e51e140;  alias, 1 drivers
v000002722e583b10_0 .net "pc_plus4_i", 31 0, L_000002722e51d8f0;  alias, 1 drivers
v000002722e5823f0_0 .net "pc_plus4_o", 31 0, L_000002722e51e1b0;  alias, 1 drivers
v000002722e582d50_0 .net "rd_addr_i", 4 0, L_000002722e51d810;  alias, 1 drivers
v000002722e583c50_0 .net "rd_addr_o", 4 0, L_000002722e51e220;  alias, 1 drivers
v000002722e582ad0_0 .net "rs2_data_i", 31 0, L_000002722e51e290;  alias, 1 drivers
v000002722e583110_0 .net "rst", 0 0, v000002722e585940_0;  alias, 1 drivers
L_000002722e5df0b0 .functor MUXZ 4, L_000002722e586538, L_000002722e5864f0, L_000002722e51e140, C4<>;
S_000002722e521040 .scope module, "wb_stage_inst" "wb_stage" 4 214, 11 2 0, S_000002722e4a9480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "mem_rdata_i";
    .port_info 3 /INPUT 32 "alu_result_i";
    .port_info 4 /INPUT 5 "rd_addr_i";
    .port_info 5 /INPUT 32 "pc_plus4_i";
    .port_info 6 /INPUT 1 "reg_we_i";
    .port_info 7 /INPUT 2 "wb_mux_sel_i";
    .port_info 8 /OUTPUT 1 "wb_reg_we_o";
    .port_info 9 /OUTPUT 5 "wb_rd_addr_o";
    .port_info 10 /OUTPUT 32 "wb_rd_data_o";
L_000002722e51e530 .functor BUFZ 1, L_000002722e51e3e0, C4<0>, C4<0>, C4<0>;
L_000002722e51e5a0 .functor BUFZ 5, L_000002722e51e220, C4<00000>, C4<00000>, C4<00000>;
L_000002722e51e680 .functor BUFZ 32, v000002722e582530_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002722e582710_0 .net "alu_result_i", 31 0, L_000002722e51db20;  alias, 1 drivers
v000002722e583250_0 .net "clk", 0 0, v000002722e5858a0_0;  alias, 1 drivers
v000002722e5822b0_0 .net "mem_rdata_i", 31 0, L_000002722e51da40;  alias, 1 drivers
v000002722e582210_0 .net "pc_plus4_i", 31 0, L_000002722e51e1b0;  alias, 1 drivers
v000002722e5832f0_0 .net "rd_addr_i", 4 0, L_000002722e51e220;  alias, 1 drivers
v000002722e583cf0_0 .net "reg_we_i", 0 0, L_000002722e51e3e0;  alias, 1 drivers
v000002722e5827b0_0 .net "rst", 0 0, v000002722e585940_0;  alias, 1 drivers
v000002722e582a30_0 .net "wb_mux_sel_i", 1 0, L_000002722e51e4c0;  alias, 1 drivers
v000002722e5839d0_0 .net "wb_rd_addr_o", 4 0, L_000002722e51e5a0;  alias, 1 drivers
v000002722e582490_0 .net "wb_rd_data_o", 31 0, L_000002722e51e680;  alias, 1 drivers
v000002722e583070_0 .net "wb_reg_we_o", 0 0, L_000002722e51e530;  alias, 1 drivers
v000002722e582530_0 .var "write_data", 31 0;
E_000002722e5029c0 .event anyedge, v000002722e582a30_0, v000002722e582df0_0, v000002722e582850_0, v000002722e5823f0_0;
    .scope S_000002722e442720;
T_1 ;
Ewait_0 .event/or E_000002722e503580, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000002722e581e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000002722e5812e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000002722e581d80_0;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000002722e5808e0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v000002722e581ec0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002722e581740_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000002722e581f60_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002722e580e80_0;
    %store/vec4 v000002722e581ec0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002722e5805c0_0;
    %store/vec4 v000002722e581ec0_0, 0, 32;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002722e442720;
T_2 ;
    %wait E_000002722e502ec0;
    %load/vec4 v000002722e580660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002722e580980_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002722e581ec0_0;
    %assign/vec4 v000002722e580980_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002722e479fe0;
T_3 ;
    %wait E_000002722e502940;
    %load/vec4 v000002722e580200_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000002722e580ac0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002722e580840_0;
    %load/vec4 v000002722e580ac0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002722e580f20, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002722e479fe0;
T_4 ;
    %load/vec4 v000002722e581c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e581ce0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002722e581ce0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002722e581ce0_0;
    %store/vec4a v000002722e580f20, 4, 0;
    %load/vec4 v000002722e581ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002722e581ce0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
T_4.0 ;
    %end;
    .thread T_4;
    .scope S_000002722e479fe0;
T_5 ;
Ewait_1 .event/or E_000002722e503700, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000002722e580340_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v000002722e580160_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v000002722e580160_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v000002722e580160_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v000002722e581920_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v000002722e581380_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000002722e5819c0_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v000002722e5819c0_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v000002722e580520_0;
    %store/vec4 v000002722e5811a0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002722e497d00;
T_6 ;
Ewait_2 .event/or E_000002722e503500, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e511070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e50fbd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e50f8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e50fef0_0, 0, 1;
    %load/vec4 v000002722e50fd10_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %load/vec4 v000002722e510f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.18, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.11 ;
    %load/vec4 v000002722e510fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.21, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_6.22, 8;
T_6.21 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_6.22, 8;
 ; End of false expr.
    %blend;
T_6.22;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.15 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.16 ;
    %load/vec4 v000002722e510fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.23, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.24, 8;
T_6.23 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.24, 8;
 ; End of false expr.
    %blend;
T_6.24;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.17 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.20;
T_6.20 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %load/vec4 v000002722e510f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.25 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.28 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.30 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.31 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.32 ;
    %load/vec4 v000002722e510fd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.35, 8;
    %pushi/vec4 7, 0, 4;
    %jmp/1 T_6.36, 8;
T_6.35 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.36, 8;
 ; End of false expr.
    %blend;
T_6.36;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %jmp T_6.34;
T_6.34 ;
    %pop/vec4 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e511070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50fbd0_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f8b0_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50fef0_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50f6d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000002722e510e90_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002722e50f270_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e5103f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000002722e50f950_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e50fef0_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002722e48ccc0;
T_7 ;
    %wait E_000002722e502ac0;
    %load/vec4 v000002722e50f3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.0 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %add;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.1 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %sub;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.2 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.3 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.13, 8;
T_7.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.13, 8;
 ; End of false expr.
    %blend;
T_7.13;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.4 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.15, 8;
T_7.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.15, 8;
 ; End of false expr.
    %blend;
T_7.15;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.5 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %xor;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.6 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.7 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.8 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %or;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.9 ;
    %load/vec4 v000002722e50f450_0;
    %load/vec4 v000002722e50fa90_0;
    %and;
    %store/vec4 v000002722e50f4f0_0, 0, 32;
    %jmp T_7.11;
T_7.11 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002722e497e90;
T_8 ;
Ewait_3 .event/or E_000002722e503280, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %load/vec4 v000002722e57e150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002722e57f7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v000002722e57e970_0;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v000002722e57e970_0;
    %inv;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v000002722e57e790_0;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v000002722e57e790_0;
    %inv;
    %load/vec4 v000002722e57e970_0;
    %or;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v000002722e57f2d0_0;
    %load/vec4 v000002722e57fd70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %inv;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v000002722e57f2d0_0;
    %load/vec4 v000002722e57fd70_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v000002722e57f730_0, 0, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000002722e521040;
T_9 ;
Ewait_4 .event/or E_000002722e5029c0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000002722e582a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %load/vec4 v000002722e582710_0;
    %store/vec4 v000002722e582530_0, 0, 32;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v000002722e582710_0;
    %store/vec4 v000002722e582530_0, 0, 32;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v000002722e5822b0_0;
    %store/vec4 v000002722e582530_0, 0, 32;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v000002722e582210_0;
    %store/vec4 v000002722e582530_0, 0, 32;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000002722e520900;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e5858a0_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v000002722e5858a0_0;
    %inv;
    %store/vec4 v000002722e5858a0_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_000002722e520900;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002722e585940_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002722e585940_0, 0, 1;
    %vpi_call/w 3 53 "$display", "Reset released at time %0t", $time {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002722e520900;
T_12 ;
    %wait E_000002722e502940;
    %load/vec4 v000002722e585940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000002722e5856c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000002722e584720_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002722e584680_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002722e585580, 0, 4;
T_12.2 ;
    %load/vec4 v000002722e5856c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v000002722e584720_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002722e584680_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002722e585580, 4, 5;
T_12.4 ;
    %load/vec4 v000002722e5856c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v000002722e584720_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002722e584680_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002722e585580, 4, 5;
T_12.6 ;
    %load/vec4 v000002722e5856c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v000002722e584720_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002722e584680_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002722e585580, 4, 5;
T_12.8 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000002722e520900;
T_13 ;
    %fork t_3, S_000002722e4ccf00;
    %jmp t_2;
    .scope S_000002722e4ccf00;
t_3 ;
    %fork t_5, S_000002722e4cd090;
    %jmp t_4;
    .scope S_000002722e4cd090;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e50f630_0, 0, 32;
T_13.0 ;
    %load/vec4 v000002722e50f630_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v000002722e50f630_0;
    %store/vec4a v000002722e585ee0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002722e50f630_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002722e50f630_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_000002722e4ccf00;
t_4 %join;
    %fork t_7, S_000002722e4b9580;
    %jmp t_6;
    .scope S_000002722e4b9580;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002722e510cb0_0, 0, 32;
T_13.2 ;
    %load/vec4 v000002722e510cb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000002722e510cb0_0;
    %store/vec4a v000002722e585580, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002722e510cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000002722e510cb0_0, 0, 32;
    %jmp T_13.2;
T_13.3 ;
    %end;
    .scope S_000002722e4ccf00;
t_6 %join;
    %vpi_call/w 3 99 "$display", "Loading instruction memory from sim/code/quicksort.hex" {0 0 0};
    %vpi_call/w 3 100 "$readmemh", "sim/code/quicksort.hex", v000002722e585ee0 {0 0 0};
    %vpi_call/w 3 102 "$display", "Loading data memory from sim/code/data.hex" {0 0 0};
    %vpi_call/w 3 103 "$readmemh", "sim/code/data.hex", v000002722e585580, 32'sb00000000000000000000000001000000 {0 0 0};
    %vpi_call/w 3 105 "$display", "Starting Simulation..." {0 0 0};
T_13.4 ;
    %load/vec4 v000002722e585940_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.5, 6;
    %wait E_000002722e502380;
    %jmp T_13.4;
T_13.5 ;
    %fork t_9, S_000002722e4ccf00;
    %fork t_10, S_000002722e4ccf00;
    %join;
    %join;
    %jmp t_8;
t_9 ;
    %fork t_12, S_000002722e4b20d0;
    %jmp t_11;
    .scope S_000002722e4b20d0;
t_12 ;
    %delay 10000000, 0;
    %vpi_call/w 3 115 "$error", "Simulation timed out! PC did not reach halt address 0x20." {0 0 0};
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002722e510df0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002722e510d50_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_000002722e4b2260;
    %join;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .scope S_000002722e4ccf00;
t_11 %join;
    %end;
t_10 ;
    %fork t_14, S_000002722e4b9710;
    %jmp t_13;
    .scope S_000002722e4b9710;
t_14 ;
T_13.6 ;
    %load/vec4 v000002722e584360_0;
    %pushi/vec4 32, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_13.7, 6;
    %wait E_000002722e501940;
    %jmp T_13.6;
T_13.7 ;
    %delay 20000, 0;
    %vpi_call/w 3 122 "$display", "PC reached halt address 0x20 at time %0t", $time {0 0 0};
    %disable S_000002722e4b20d0;
    %end;
    .scope S_000002722e4ccf00;
t_13 %join;
    %end;
    .scope S_000002722e4ccf00;
t_8 ;
    %load/vec4 v000002722e584360_0;
    %cmpi/e 32, 0, 32;
    %jmp/0xz  T_13.8, 4;
    %vpi_call/w 3 129 "$display", "Verification PASSED: PC reached the halt loop." {0 0 0};
    %jmp T_13.9;
T_13.8 ;
    %vpi_call/w 3 131 "$error", "Verification FAILED: PC did not reach the halt loop (PC = 0x%h).", v000002722e584360_0 {0 0 0};
T_13.9 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v000002722e510df0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002722e510d50_0, 0, 32;
    %fork TD_riscv_cpu_tb.dump_data_memory, S_000002722e4b2260;
    %join;
    %vpi_call/w 3 137 "$display", "Simulation finished at time %0t", $time {0 0 0};
    %vpi_call/w 3 138 "$finish" {0 0 0};
    %end;
    .scope S_000002722e520900;
t_2 %join;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "sim/riscv_cpu_tb.v";
    "src/riscv_cpu.v";
    "src/control_unit.v";
    "src/ex_stage.v";
    "src/alu.v";
    "src/id_stage.v";
    "src/if_stage.v";
    "src/mem_stage.v";
    "src/wb_stage.v";
