module IF_ID(
    input clk,
    input rst,
    input [15:0] inst_in,
    input [15:0] pc_in,
    output reg [15:0] inst_out,
    output reg [15:0] pc_out
);
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            inst_out <= 16'h0000;
            pc_out <= 16'h0000;
        end else begin
            inst_out <= inst_in;
            pc_out <= pc_in;
        end
    end
endmodule