/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [3:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [16:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(celloutsig_0_17z[2] & celloutsig_0_13z);
  assign celloutsig_1_3z = ~(in_data[112] & celloutsig_1_0z);
  assign celloutsig_0_7z = !(celloutsig_0_6z ? celloutsig_0_0z[2] : celloutsig_0_2z[3]);
  assign celloutsig_1_8z = !(in_data[154] ? celloutsig_1_3z : celloutsig_1_0z);
  assign celloutsig_1_11z = celloutsig_1_9z | celloutsig_1_0z;
  assign celloutsig_0_12z = _00_ | celloutsig_0_11z;
  assign celloutsig_1_4z = celloutsig_1_3z | celloutsig_1_1z[7];
  assign celloutsig_0_15z = celloutsig_0_6z ^ celloutsig_0_12z;
  assign celloutsig_1_13z = ~(celloutsig_1_1z[5] ^ celloutsig_1_9z);
  assign celloutsig_0_16z = ~(celloutsig_0_1z ^ _00_);
  assign celloutsig_0_22z = ~(celloutsig_0_20z ^ _01_);
  reg [3:0] _14_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= celloutsig_0_5z[5:2];
  assign { _00_, _01_, _02_[1:0] } = _14_;
  assign celloutsig_1_14z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z } / { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_7z, in_data[96] };
  assign celloutsig_1_16z = { in_data[143:139], celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_13z, celloutsig_1_0z } / { 1'h1, celloutsig_1_1z[10:2] };
  assign celloutsig_0_14z = { in_data[86:79], celloutsig_0_7z, celloutsig_0_12z, _00_, _01_, _02_[1:0], celloutsig_0_1z, celloutsig_0_9z } / { 1'h1, celloutsig_0_10z[1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z, _00_, _01_, _02_[1:0] };
  assign celloutsig_0_11z = { celloutsig_0_1z, celloutsig_0_1z } === celloutsig_0_4z[2:1];
  assign celloutsig_0_20z = { celloutsig_0_14z[7:3], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_13z } === { celloutsig_0_10z[0], celloutsig_0_15z, _00_, _01_, _02_[1:0], celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[77:71] <= { in_data[18:16], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[179:175] && in_data[107:103];
  assign celloutsig_0_1z = in_data[15:9] || in_data[10:4];
  assign celloutsig_1_19z = { celloutsig_1_1z[7:2], celloutsig_1_9z } % { 1'h1, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_4z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } * { celloutsig_0_2z[1], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = in_data[121:109] * { in_data[151:140], celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_14z[2:0] != celloutsig_1_6z[2:0];
  assign celloutsig_1_7z = { in_data[170:168], celloutsig_1_4z, celloutsig_1_5z } !== celloutsig_1_6z[4:0];
  assign celloutsig_0_2z = ~ in_data[37:34];
  assign celloutsig_1_2z = ~ in_data[152:150];
  assign celloutsig_0_6z = ~^ { in_data[38:30], celloutsig_0_2z };
  assign celloutsig_0_13z = ~^ { in_data[68:51], celloutsig_0_4z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[12:8], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_9z = ^ { celloutsig_1_1z[12:7], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_10z = celloutsig_0_5z[2:0] << { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_18z = { in_data[123], celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_16z } >>> { in_data[116:105], celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_5z = in_data[90:85] >>> { celloutsig_0_0z[2:1], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_3z, _00_, _01_, _02_[1:0], celloutsig_0_1z, celloutsig_0_13z, _00_, _01_, _02_[1:0] } >>> { celloutsig_0_14z[15], celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_12z, _00_, _01_, _02_[1:0], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_0_23z = { in_data[87:85], celloutsig_0_3z, celloutsig_0_20z } >>> { celloutsig_0_4z[2:1], celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_21z };
  assign celloutsig_1_6z = { in_data[144], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } >>> in_data[191:186];
  assign celloutsig_0_0z = in_data[94:92] - in_data[65:63];
  assign celloutsig_0_9z = ~((celloutsig_0_1z & celloutsig_0_6z) | in_data[8]);
  assign _02_[3:2] = { _00_, _01_ };
  assign { out_data[144:128], out_data[102:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
