00:30:27 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\temp_xsdb_launch_script.tcl
00:30:30 INFO  : Registering command handlers for Vitis TCF services
00:30:35 INFO  : XSCT server has started successfully.
00:30:40 INFO  : Platform repository initialization has completed.
00:30:46 INFO  : plnx-install-location is set to ''
00:30:46 INFO  : Successfully done setting XSCT server connection channel  
00:30:46 INFO  : Successfully done query RDI_DATADIR 
00:30:46 INFO  : Successfully done setting workspace for the tool. 
00:33:12 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:33:12 INFO  : Result from executing command 'getPlatforms': 
00:33:12 WARN  : An unexpected exception occurred in the module 'platform project logging'
00:33:12 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:33:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
00:35:48 INFO  : Result from executing command 'getProjects': design_1_wrapper
00:35:48 INFO  : Result from executing command 'getPlatforms': D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\design_1_wrapper\export\design_1_wrapper\design_1_wrapper.xpfm|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
00:35:49 INFO  : Checking for BSP changes to sync application flags for project 'DSP_HW'...
00:54:21 INFO  : Checking for BSP changes to sync application flags for project 'DSP_HW'...
00:54:41 INFO  : Checking for BSP changes to sync application flags for project 'DSP_HW'...
00:55:44 INFO  : Checking for BSP changes to sync application flags for project 'DSP_HW'...
09:52:33 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\desktop\2021-FPGA-Test-Dir\Lab5-DSP_HW\temp_xsdb_launch_script.tcl
09:52:55 INFO  : XSCT server has started successfully.
09:52:55 INFO  : plnx-install-location is set to ''
09:52:55 INFO  : Successfully done setting XSCT server connection channel  
09:52:55 INFO  : Successfully done setting workspace for the tool. 
09:53:26 INFO  : Registering command handlers for Vitis TCF services
09:53:42 INFO  : Platform repository initialization has completed.
09:54:06 INFO  : Successfully done query RDI_DATADIR 
09:54:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:54:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:54:16 INFO  : 'jtag frequency' command is executed.
09:54:16 INFO  : Context for 'APU' is selected.
09:54:16 INFO  : System reset is completed.
09:54:19 INFO  : 'after 3000' command is executed.
09:54:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
09:54:22 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit"
09:54:22 INFO  : Context for 'APU' is selected.
09:54:22 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:54:22 INFO  : 'configparams force-mem-access 1' command is executed.
09:54:22 INFO  : Context for 'APU' is selected.
09:54:22 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl' is done.
09:54:22 INFO  : 'ps7_init' command is executed.
09:54:22 INFO  : 'ps7_post_config' command is executed.
09:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:22 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:54:23 INFO  : 'configparams force-mem-access 0' command is executed.
09:54:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf
configparams force-mem-access 0
----------------End of Script----------------

09:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:54:23 INFO  : 'con' command is executed.
09:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:54:23 INFO  : Disconnected from the channel tcfchan#1.
10:43:58 INFO  : Checking for BSP changes to sync application flags for project 'DSP_HW'...
10:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:44:24 INFO  : 'jtag frequency' command is executed.
10:44:24 INFO  : Context for 'APU' is selected.
10:44:24 INFO  : System reset is completed.
10:44:27 INFO  : 'after 3000' command is executed.
10:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
10:44:30 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit"
10:44:30 INFO  : Context for 'APU' is selected.
10:44:30 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
10:44:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:44:30 INFO  : Context for 'APU' is selected.
10:44:30 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl' is done.
10:44:30 INFO  : 'ps7_init' command is executed.
10:44:30 INFO  : 'ps7_post_config' command is executed.
10:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:30 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:44:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:44:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf
configparams force-mem-access 0
----------------End of Script----------------

10:44:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:44:30 INFO  : 'con' command is executed.
10:44:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:44:30 INFO  : Disconnected from the channel tcfchan#2.
11:37:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:37:17 INFO  : 'jtag frequency' command is executed.
11:37:17 INFO  : Context for 'APU' is selected.
11:37:17 INFO  : System reset is completed.
11:37:20 INFO  : 'after 3000' command is executed.
11:37:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:37:22 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit"
11:37:22 INFO  : Context for 'APU' is selected.
11:37:25 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
11:37:25 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:25 INFO  : Context for 'APU' is selected.
11:37:25 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl' is done.
11:37:25 INFO  : 'ps7_init' command is executed.
11:37:25 INFO  : 'ps7_post_config' command is executed.
11:37:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:26 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:26 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/DSP_HW/Debug/DSP_HW.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:26 INFO  : 'con' command is executed.
11:37:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:37:26 INFO  : Disconnected from the channel tcfchan#3.
13:09:42 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
13:09:43 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:09:43 WARN  : An unexpected exception occurred in the module 'platform project logging'
13:09:45 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
13:09:54 INFO  : Platform 'design_1_wrapper_1' is added to custom repositories.
13:14:10 INFO  : Result from executing command 'getProjects': design_1_wrapper;design_1_wrapper_1
13:14:10 INFO  : Result from executing command 'getPlatforms': design_1_wrapper_1|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper_1/export/design_1_wrapper_1/design_1_wrapper_1.xpfm;design_1_wrapper|D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
13:14:10 INFO  : Checking for BSP changes to sync application flags for project 'Test1-1'...
13:18:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:14 INFO  : 'jtag frequency' command is executed.
13:18:14 INFO  : Context for 'APU' is selected.
13:18:14 INFO  : System reset is completed.
13:18:17 INFO  : 'after 3000' command is executed.
13:18:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:18:19 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/bitstream/design_1_wrapper.bit"
13:18:20 INFO  : Context for 'APU' is selected.
13:18:20 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
13:18:20 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:20 INFO  : Context for 'APU' is selected.
13:18:20 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/psinit/ps7_init.tcl' is done.
13:18:20 INFO  : 'ps7_init' command is executed.
13:18:20 INFO  : 'ps7_post_config' command is executed.
13:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:20 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/Debug/Test1-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/Debug/Test1-1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:20 INFO  : 'con' command is executed.
13:18:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:20 INFO  : Disconnected from the channel tcfchan#6.
13:27:10 INFO  : Checking for BSP changes to sync application flags for project 'Test1-1'...
13:27:24 INFO  : Checking for BSP changes to sync application flags for project 'Test1-1'...
13:28:11 INFO  : Checking for BSP changes to sync application flags for project 'Test1-1'...
13:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:28:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:28:18 INFO  : 'jtag frequency' command is executed.
13:28:18 INFO  : Context for 'APU' is selected.
13:28:18 INFO  : System reset is completed.
13:28:21 INFO  : 'after 3000' command is executed.
13:28:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:28:23 INFO  : Device configured successfully with "D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/bitstream/design_1_wrapper.bit"
13:28:23 INFO  : Context for 'APU' is selected.
13:28:23 INFO  : Hardware design and registers information is loaded from 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa'.
13:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
13:28:23 INFO  : Context for 'APU' is selected.
13:28:23 INFO  : Sourcing of 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/psinit/ps7_init.tcl' is done.
13:28:24 INFO  : 'ps7_init' command is executed.
13:28:24 INFO  : 'ps7_post_config' command is executed.
13:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:24 INFO  : The application 'D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/Debug/Test1-1.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:28:24 INFO  : 'configparams force-mem-access 0' command is executed.
13:28:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/design_1_wrapper_1/export/design_1_wrapper_1/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow D:/desktop/2021-FPGA-Test-Dir/Lab5-DSP_HW/Test1-1/Debug/Test1-1.elf
configparams force-mem-access 0
----------------End of Script----------------

13:28:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:28:24 INFO  : 'con' command is executed.
13:28:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:28:24 INFO  : Disconnected from the channel tcfchan#7.
