<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="reg_paralel.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_dec.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_dec.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="counter_dec.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="counter_dec.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_dec_hex.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="counter_dec_hex.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="counter_dec_hex.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="counter_dec_hex.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="counter_dec_hex.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="counter_dec_hex.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_dec_hex.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="counter_dec_hex.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="counter_dec_hex.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="counter_dec_hex.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="counter_dec_hex.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="counter_dec_hex.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="counter_dec_hex.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_dec_hex.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="counter_dec_hex.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="counter_dec_hex.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="counter_dec_hex.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="counter_dec_hex.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="counter_dec_hex.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="counter_dec_hex.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="counter_dec_hex.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="counter_dec_hex.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="counter_dec_hex.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="counter_dec_hex_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_dec_hex_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="counter_dec_hex_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_dec_hex_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="counter_dec_hex_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="counter_dec_hex_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="counter_dec_hex_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_dec_hex_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_dec_hex_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="counter_dec_hex_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="counter_dec_hex_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_dec_hex_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="counter_dec_hex_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="counter_dec_hex_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="counter_dec_hex_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="counter_dec_hex_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="counter_dec_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ff_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ff_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="paralel_reg_hex.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="paralel_reg_hex.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="paralel_reg_hex.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="paralel_reg_hex.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="paralel_reg_hex.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="paralel_reg_hex.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="paralel_reg_hex.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="paralel_reg_hex.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="paralel_reg_hex.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="paralel_reg_hex.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="paralel_reg_hex.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="paralel_reg_hex.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="paralel_reg_hex.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="paralel_reg_hex.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="paralel_reg_hex.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="paralel_reg_hex.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="paralel_reg_hex.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="paralel_reg_hex.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="paralel_reg_hex.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="paralel_reg_hex.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="paralel_reg_hex.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="paralel_reg_hex.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="paralel_reg_hex.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="paralel_reg_hex_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="paralel_reg_hex_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="paralel_reg_hex_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="paralel_reg_hex_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="paralel_reg_hex_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="paralel_reg_hex_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="paralel_reg_hex_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="paralel_reg_hex_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="paralel_reg_hex_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="paralel_reg_hex_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="paralel_reg_hex_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="paralel_reg_hex_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="paralel_reg_hex_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="paralel_reg_hex_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="paralel_reg_hex_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="paralel_reg_hex_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="paralel_register.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="paralel_register.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="paralel_register.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="paralel_register_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="paralel_register_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="paralel_register_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1555495881" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1555495881">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557228847" xil_pn:in_ck="8533319687422562625" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1557228847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="counter_dec.v"/>
      <outfile xil_pn:name="counter_dec_hex.v"/>
      <outfile xil_pn:name="counter_dec_tb.v"/>
      <outfile xil_pn:name="ff.v"/>
      <outfile xil_pn:name="ff_tb.v"/>
      <outfile xil_pn:name="hex_display.v"/>
      <outfile xil_pn:name="paralel_reg_hex.v"/>
      <outfile xil_pn:name="paralel_reg_hex_tb.v"/>
      <outfile xil_pn:name="paralel_register.v"/>
      <outfile xil_pn:name="paralel_register_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1557228861" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-641006640769871930" xil_pn:start_ts="1557228861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557228861" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1152473653049658760" xil_pn:start_ts="1557228861">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1555497370" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4109765078050297822" xil_pn:start_ts="1555497370">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1557228847" xil_pn:in_ck="8533319687422562625" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1557228847">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="counter_dec.v"/>
      <outfile xil_pn:name="counter_dec_hex.v"/>
      <outfile xil_pn:name="counter_dec_tb.v"/>
      <outfile xil_pn:name="ff.v"/>
      <outfile xil_pn:name="ff_tb.v"/>
      <outfile xil_pn:name="hex_display.v"/>
      <outfile xil_pn:name="paralel_reg_hex.v"/>
      <outfile xil_pn:name="paralel_reg_hex_tb.v"/>
      <outfile xil_pn:name="paralel_register.v"/>
      <outfile xil_pn:name="paralel_register_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1557228864" xil_pn:in_ck="8533319687422562625" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8695428475262033293" xil_pn:start_ts="1557228861">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1557228376" xil_pn:in_ck="-8634917301791125362" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7158042758015787226" xil_pn:start_ts="1557228375">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="paralel_register_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1556023329" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1556023329">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3757479287515244197" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4109765078050297822" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4142580848498425767" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043259" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5114438165162325484" xil_pn:start_ts="1559043259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559045797" xil_pn:in_ck="-5597925498410149729" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-1595707338182005099" xil_pn:start_ts="1559045787">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.lso"/>
      <outfile xil_pn:name="paralel_reg_hex.ngc"/>
      <outfile xil_pn:name="paralel_reg_hex.ngr"/>
      <outfile xil_pn:name="paralel_reg_hex.prj"/>
      <outfile xil_pn:name="paralel_reg_hex.stx"/>
      <outfile xil_pn:name="paralel_reg_hex.syr"/>
      <outfile xil_pn:name="paralel_reg_hex.xst"/>
      <outfile xil_pn:name="paralel_reg_hex_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1559044757" xil_pn:in_ck="-6052520293275692265" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3191022966401302916" xil_pn:start_ts="1559044757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559045805" xil_pn:in_ck="-2510797140513383372" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1112503813378519813" xil_pn:start_ts="1559045798">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.bld"/>
      <outfile xil_pn:name="paralel_reg_hex.ngd"/>
      <outfile xil_pn:name="paralel_reg_hex_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559045812" xil_pn:in_ck="-730795766774124266" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1559045805">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.pcf"/>
      <outfile xil_pn:name="paralel_reg_hex_map.map"/>
      <outfile xil_pn:name="paralel_reg_hex_map.mrp"/>
      <outfile xil_pn:name="paralel_reg_hex_map.ncd"/>
      <outfile xil_pn:name="paralel_reg_hex_map.ngm"/>
      <outfile xil_pn:name="paralel_reg_hex_map.xrpt"/>
      <outfile xil_pn:name="paralel_reg_hex_summary.xml"/>
      <outfile xil_pn:name="paralel_reg_hex_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559045827" xil_pn:in_ck="4949213668336119720" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1559045812">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.ncd"/>
      <outfile xil_pn:name="paralel_reg_hex.pad"/>
      <outfile xil_pn:name="paralel_reg_hex.par"/>
      <outfile xil_pn:name="paralel_reg_hex.ptwx"/>
      <outfile xil_pn:name="paralel_reg_hex.unroutes"/>
      <outfile xil_pn:name="paralel_reg_hex.xpi"/>
      <outfile xil_pn:name="paralel_reg_hex_pad.csv"/>
      <outfile xil_pn:name="paralel_reg_hex_pad.txt"/>
      <outfile xil_pn:name="paralel_reg_hex_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1559045837" xil_pn:in_ck="-8903143820254823753" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1559045827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.bgn"/>
      <outfile xil_pn:name="paralel_reg_hex.bit"/>
      <outfile xil_pn:name="paralel_reg_hex.drc"/>
      <outfile xil_pn:name="paralel_reg_hex.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1559045827" xil_pn:in_ck="4116695857867844750" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1559045823">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="paralel_reg_hex.twr"/>
      <outfile xil_pn:name="paralel_reg_hex.twx"/>
    </transform>
  </transforms>

</generated_project>
