<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SmartSnippets DA1459x SDK: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SmartSnippets DA1459x SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___p_l_a_t_f_o_r_m___d_e_v_i_c_e.html">Platform/Device</a> &raquo; <a class="el" href="group___p_l_a___b_s_p.html">BSP (Board Support Package)</a> &raquo; <a class="el" href="group___p_l_a___b_s_p___r_e_g_i_s_t_e_r_s.html">Register Description</a> &raquo; <a class="el" href="group___d_a1459x.html">DA1459x</a> &raquo; <a class="el" href="group___device___peripheral__peripherals.html">Peripheral Devices</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DMA registers (DMA)  
 <a href="struct_d_m_a___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_d_a1459x-00_8h_source.html">DA1459x-00.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acde12c0eb3306bca59d0ac65d472e532"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acde12c0eb3306bca59d0ac65d472e532">DMA0_A_START_REG</a></td></tr>
<tr class="separator:acde12c0eb3306bca59d0ac65d472e532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac69856ccd35423dacd0bb99ea49c8122"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac69856ccd35423dacd0bb99ea49c8122">DMA0_B_START_REG</a></td></tr>
<tr class="separator:ac69856ccd35423dacd0bb99ea49c8122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08fd9362b90e214ad1e8a2aa579e85a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a08fd9362b90e214ad1e8a2aa579e85a4">DMA0_INT_REG</a></td></tr>
<tr class="separator:a08fd9362b90e214ad1e8a2aa579e85a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea49e1e36f3f04be319388b6d82ed1fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aea49e1e36f3f04be319388b6d82ed1fa">DMA0_LEN_REG</a></td></tr>
<tr class="separator:aea49e1e36f3f04be319388b6d82ed1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1578acc81c62ae377d0a75f53c589387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1578acc81c62ae377d0a75f53c589387">DMA0_CTRL_REG</a></td></tr>
<tr class="separator:a1578acc81c62ae377d0a75f53c589387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12294e33e38a160257bda516a3f5bcc9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a12294e33e38a160257bda516a3f5bcc9">DMA0_IDX_REG</a></td></tr>
<tr class="separator:a12294e33e38a160257bda516a3f5bcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a3f1f199d2e5c7115de46b84ad14c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2a3f1f199d2e5c7115de46b84ad14c97">DMA1_A_START_REG</a></td></tr>
<tr class="separator:a2a3f1f199d2e5c7115de46b84ad14c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc312877320ec1b2e32ec7d03f91cf3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abc312877320ec1b2e32ec7d03f91cf3e">DMA1_B_START_REG</a></td></tr>
<tr class="separator:abc312877320ec1b2e32ec7d03f91cf3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfd39f9d6e54c150069c6608ec0a48bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abfd39f9d6e54c150069c6608ec0a48bb">DMA1_INT_REG</a></td></tr>
<tr class="separator:abfd39f9d6e54c150069c6608ec0a48bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac285f7d2c80b11051c98298ad2fe7fe2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac285f7d2c80b11051c98298ad2fe7fe2">DMA1_LEN_REG</a></td></tr>
<tr class="separator:ac285f7d2c80b11051c98298ad2fe7fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a388c88c6ac7ae88d452bcb590bd7c656"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a388c88c6ac7ae88d452bcb590bd7c656">DMA1_CTRL_REG</a></td></tr>
<tr class="separator:a388c88c6ac7ae88d452bcb590bd7c656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75600c8faf57390b3a9d52cc38043e79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a75600c8faf57390b3a9d52cc38043e79">DMA1_IDX_REG</a></td></tr>
<tr class="separator:a75600c8faf57390b3a9d52cc38043e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62fdaa7a917d4bf921657fcaa90e104e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a62fdaa7a917d4bf921657fcaa90e104e">DMA2_A_START_REG</a></td></tr>
<tr class="separator:a62fdaa7a917d4bf921657fcaa90e104e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88f6fcc589da9267163c41fbedb1abd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a88f6fcc589da9267163c41fbedb1abd8">DMA2_B_START_REG</a></td></tr>
<tr class="separator:a88f6fcc589da9267163c41fbedb1abd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f91f7b0ba7fc8004d82d5abc71f8e32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a7f91f7b0ba7fc8004d82d5abc71f8e32">DMA2_INT_REG</a></td></tr>
<tr class="separator:a7f91f7b0ba7fc8004d82d5abc71f8e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f4233a228b65ce5869c94e85ef23c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a23f4233a228b65ce5869c94e85ef23c9">DMA2_LEN_REG</a></td></tr>
<tr class="separator:a23f4233a228b65ce5869c94e85ef23c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e61a02bdeb5dc65bb343f5c8d7016e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a44e61a02bdeb5dc65bb343f5c8d7016e">DMA2_CTRL_REG</a></td></tr>
<tr class="separator:a44e61a02bdeb5dc65bb343f5c8d7016e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd8fe54a53fc3480322a97c68656eb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5cd8fe54a53fc3480322a97c68656eb1">DMA2_IDX_REG</a></td></tr>
<tr class="separator:a5cd8fe54a53fc3480322a97c68656eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a772d74f42ba344a848da303266ff755d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a772d74f42ba344a848da303266ff755d">DMA3_A_START_REG</a></td></tr>
<tr class="separator:a772d74f42ba344a848da303266ff755d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa32bb2810011d9b1f1022cb0c11db1c9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa32bb2810011d9b1f1022cb0c11db1c9">DMA3_B_START_REG</a></td></tr>
<tr class="separator:aa32bb2810011d9b1f1022cb0c11db1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0d943971e31cf3008162a55b4b5b88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1b0d943971e31cf3008162a55b4b5b88">DMA3_INT_REG</a></td></tr>
<tr class="separator:a1b0d943971e31cf3008162a55b4b5b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10c2d5421f6548fd8d4602b09bbcc8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa10c2d5421f6548fd8d4602b09bbcc8b">DMA3_LEN_REG</a></td></tr>
<tr class="separator:aa10c2d5421f6548fd8d4602b09bbcc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4853da4e6b43c602296e7b8489479c7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4853da4e6b43c602296e7b8489479c7d">DMA3_CTRL_REG</a></td></tr>
<tr class="separator:a4853da4e6b43c602296e7b8489479c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4577c5ccb69f056a73a4d1052b7a7eed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4577c5ccb69f056a73a4d1052b7a7eed">DMA3_IDX_REG</a></td></tr>
<tr class="separator:a4577c5ccb69f056a73a4d1052b7a7eed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab537ab2829f90cdd7d62bda70971140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab537ab2829f90cdd7d62bda70971140b">DMA4_A_START_REG</a></td></tr>
<tr class="separator:ab537ab2829f90cdd7d62bda70971140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affe35c1a36d38ffd3566ca450da51fd1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#affe35c1a36d38ffd3566ca450da51fd1">DMA4_B_START_REG</a></td></tr>
<tr class="separator:affe35c1a36d38ffd3566ca450da51fd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5f3e19a3deda31f5c558396f7816714"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae5f3e19a3deda31f5c558396f7816714">DMA4_INT_REG</a></td></tr>
<tr class="separator:ae5f3e19a3deda31f5c558396f7816714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad268a2671bc7beb711cad42ddd7611c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad268a2671bc7beb711cad42ddd7611c4">DMA4_LEN_REG</a></td></tr>
<tr class="separator:ad268a2671bc7beb711cad42ddd7611c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67eca987fee6266fd2b705189640990b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a67eca987fee6266fd2b705189640990b">DMA4_CTRL_REG</a></td></tr>
<tr class="separator:a67eca987fee6266fd2b705189640990b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9146658a2036355f446a2b97ac9336bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9146658a2036355f446a2b97ac9336bf">DMA4_IDX_REG</a></td></tr>
<tr class="separator:a9146658a2036355f446a2b97ac9336bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8092b835980837b8a618943c188fbdd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a8092b835980837b8a618943c188fbdd6">DMA5_A_START_REG</a></td></tr>
<tr class="separator:a8092b835980837b8a618943c188fbdd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9590b9d7e8aa5d12cf5b08e62d2c27a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9590b9d7e8aa5d12cf5b08e62d2c27a6">DMA5_B_START_REG</a></td></tr>
<tr class="separator:a9590b9d7e8aa5d12cf5b08e62d2c27a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dce783cacb6dc193637111f5ab1b8de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6dce783cacb6dc193637111f5ab1b8de">DMA5_INT_REG</a></td></tr>
<tr class="separator:a6dce783cacb6dc193637111f5ab1b8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7c9a4cbeaf6448b036eeff2088e22c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af7c9a4cbeaf6448b036eeff2088e22c6">DMA5_LEN_REG</a></td></tr>
<tr class="separator:af7c9a4cbeaf6448b036eeff2088e22c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0309c0748304b1a6755f2f01c5e6314e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a0309c0748304b1a6755f2f01c5e6314e">DMA5_CTRL_REG</a></td></tr>
<tr class="separator:a0309c0748304b1a6755f2f01c5e6314e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5038cd055739a2473bbd02ff2f527ea6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a5038cd055739a2473bbd02ff2f527ea6">DMA5_IDX_REG</a></td></tr>
<tr class="separator:a5038cd055739a2473bbd02ff2f527ea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab398f33ed1d2275343e2e5c10180a9a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab398f33ed1d2275343e2e5c10180a9a4">DMA_REQ_MUX_REG</a></td></tr>
<tr class="separator:ab398f33ed1d2275343e2e5c10180a9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af011e51c3eccfe8f54a7683facb0795a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#af011e51c3eccfe8f54a7683facb0795a">DMA_INT_STATUS_REG</a></td></tr>
<tr class="separator:af011e51c3eccfe8f54a7683facb0795a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1038b4a1b3f40557f4e36d0693adf410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1038b4a1b3f40557f4e36d0693adf410">DMA_CLEAR_INT_REG</a></td></tr>
<tr class="separator:a1038b4a1b3f40557f4e36d0693adf410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db64b2598da6caaf940f8265bb082ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9db64b2598da6caaf940f8265bb082ff">DMA_INT_MASK_REG</a></td></tr>
<tr class="separator:a9db64b2598da6caaf940f8265bb082ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a902961acd3f061f039b16230d7d6c340"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a902961acd3f061f039b16230d7d6c340">DMA_SET_INT_MASK_REG</a></td></tr>
<tr class="separator:a902961acd3f061f039b16230d7d6c340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae64d97452d85decc5114a22b4ad9b723"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae64d97452d85decc5114a22b4ad9b723">DMA_RESET_INT_MASK_REG</a></td></tr>
<tr class="separator:ae64d97452d85decc5114a22b4ad9b723"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DMA registers (DMA) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="acde12c0eb3306bca59d0ac65d472e532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acde12c0eb3306bca59d0ac65d472e532">&#9670;&nbsp;</a></span>DMA0_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x50060200) DMA Structure <br  />
 (@ 0x00000000) Source address register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="ac69856ccd35423dacd0bb99ea49c8122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac69856ccd35423dacd0bb99ea49c8122">&#9670;&nbsp;</a></span>DMA0_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000004) Destination address register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="a1578acc81c62ae377d0a75f53c589387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1578acc81c62ae377d0a75f53c589387">&#9670;&nbsp;</a></span>DMA0_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000010) Control register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="a12294e33e38a160257bda516a3f5bcc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12294e33e38a160257bda516a3f5bcc9">&#9670;&nbsp;</a></span>DMA0_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000014) Index pointer register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="a08fd9362b90e214ad1e8a2aa579e85a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08fd9362b90e214ad1e8a2aa579e85a4">&#9670;&nbsp;</a></span>DMA0_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000008) Interrupt length register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="aea49e1e36f3f04be319388b6d82ed1fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea49e1e36f3f04be319388b6d82ed1fa">&#9670;&nbsp;</a></span>DMA0_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA0_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000000C) Transfer length register of DMA channel 0 <br  />
 </p>

</div>
</div>
<a id="a2a3f1f199d2e5c7115de46b84ad14c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a3f1f199d2e5c7115de46b84ad14c97">&#9670;&nbsp;</a></span>DMA1_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000020) Source address register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="abc312877320ec1b2e32ec7d03f91cf3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc312877320ec1b2e32ec7d03f91cf3e">&#9670;&nbsp;</a></span>DMA1_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000024) Destination address register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="a388c88c6ac7ae88d452bcb590bd7c656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a388c88c6ac7ae88d452bcb590bd7c656">&#9670;&nbsp;</a></span>DMA1_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000030) Control register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="a75600c8faf57390b3a9d52cc38043e79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75600c8faf57390b3a9d52cc38043e79">&#9670;&nbsp;</a></span>DMA1_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000034) Index pointer register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="abfd39f9d6e54c150069c6608ec0a48bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfd39f9d6e54c150069c6608ec0a48bb">&#9670;&nbsp;</a></span>DMA1_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000028) Interrupt length register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="ac285f7d2c80b11051c98298ad2fe7fe2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac285f7d2c80b11051c98298ad2fe7fe2">&#9670;&nbsp;</a></span>DMA1_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA1_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000002C) Transfer length register of DMA channel 1 <br  />
 </p>

</div>
</div>
<a id="a62fdaa7a917d4bf921657fcaa90e104e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62fdaa7a917d4bf921657fcaa90e104e">&#9670;&nbsp;</a></span>DMA2_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000040) Source address register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a88f6fcc589da9267163c41fbedb1abd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88f6fcc589da9267163c41fbedb1abd8">&#9670;&nbsp;</a></span>DMA2_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000044) Destination address register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a44e61a02bdeb5dc65bb343f5c8d7016e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e61a02bdeb5dc65bb343f5c8d7016e">&#9670;&nbsp;</a></span>DMA2_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000050) Control register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a5cd8fe54a53fc3480322a97c68656eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd8fe54a53fc3480322a97c68656eb1">&#9670;&nbsp;</a></span>DMA2_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000054) Index pointer register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a7f91f7b0ba7fc8004d82d5abc71f8e32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f91f7b0ba7fc8004d82d5abc71f8e32">&#9670;&nbsp;</a></span>DMA2_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000048) Interrupt length register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a23f4233a228b65ce5869c94e85ef23c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23f4233a228b65ce5869c94e85ef23c9">&#9670;&nbsp;</a></span>DMA2_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA2_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000004C) Transfer length register of DMA channel 2 <br  />
 </p>

</div>
</div>
<a id="a772d74f42ba344a848da303266ff755d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a772d74f42ba344a848da303266ff755d">&#9670;&nbsp;</a></span>DMA3_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000060) Source address register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="aa32bb2810011d9b1f1022cb0c11db1c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa32bb2810011d9b1f1022cb0c11db1c9">&#9670;&nbsp;</a></span>DMA3_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000064) Destination address register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="a4853da4e6b43c602296e7b8489479c7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4853da4e6b43c602296e7b8489479c7d">&#9670;&nbsp;</a></span>DMA3_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000070) Control register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="a4577c5ccb69f056a73a4d1052b7a7eed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4577c5ccb69f056a73a4d1052b7a7eed">&#9670;&nbsp;</a></span>DMA3_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000074) Index pointer register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="a1b0d943971e31cf3008162a55b4b5b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0d943971e31cf3008162a55b4b5b88">&#9670;&nbsp;</a></span>DMA3_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000068) Interrupt length register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="aa10c2d5421f6548fd8d4602b09bbcc8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa10c2d5421f6548fd8d4602b09bbcc8b">&#9670;&nbsp;</a></span>DMA3_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA3_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000006C) Transfer length register of DMA channel 3 <br  />
 </p>

</div>
</div>
<a id="ab537ab2829f90cdd7d62bda70971140b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab537ab2829f90cdd7d62bda70971140b">&#9670;&nbsp;</a></span>DMA4_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000080) Source address register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="affe35c1a36d38ffd3566ca450da51fd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affe35c1a36d38ffd3566ca450da51fd1">&#9670;&nbsp;</a></span>DMA4_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000084) Destination address register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="a67eca987fee6266fd2b705189640990b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67eca987fee6266fd2b705189640990b">&#9670;&nbsp;</a></span>DMA4_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000090) Control register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="a9146658a2036355f446a2b97ac9336bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9146658a2036355f446a2b97ac9336bf">&#9670;&nbsp;</a></span>DMA4_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000094) Index pointer register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="ae5f3e19a3deda31f5c558396f7816714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5f3e19a3deda31f5c558396f7816714">&#9670;&nbsp;</a></span>DMA4_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000088) Interrupt length register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="ad268a2671bc7beb711cad42ddd7611c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad268a2671bc7beb711cad42ddd7611c4">&#9670;&nbsp;</a></span>DMA4_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA4_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000008C) Transfer length register of DMA channel 4 <br  />
 </p>

</div>
</div>
<a id="a8092b835980837b8a618943c188fbdd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8092b835980837b8a618943c188fbdd6">&#9670;&nbsp;</a></span>DMA5_A_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_A_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A0) Source address register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="a9590b9d7e8aa5d12cf5b08e62d2c27a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9590b9d7e8aa5d12cf5b08e62d2c27a6">&#9670;&nbsp;</a></span>DMA5_B_START_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_B_START_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A4) Destination address register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="a0309c0748304b1a6755f2f01c5e6314e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0309c0748304b1a6755f2f01c5e6314e">&#9670;&nbsp;</a></span>DMA5_CTRL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_CTRL_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000B0) Control register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="a5038cd055739a2473bbd02ff2f527ea6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5038cd055739a2473bbd02ff2f527ea6">&#9670;&nbsp;</a></span>DMA5_IDX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_IDX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000B4) Index pointer register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="a6dce783cacb6dc193637111f5ab1b8de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dce783cacb6dc193637111f5ab1b8de">&#9670;&nbsp;</a></span>DMA5_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000A8) Interrupt length register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="af7c9a4cbeaf6448b036eeff2088e22c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7c9a4cbeaf6448b036eeff2088e22c6">&#9670;&nbsp;</a></span>DMA5_LEN_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA5_LEN_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x000000AC) Transfer length register of DMA channel 5 <br  />
 </p>

</div>
</div>
<a id="a1038b4a1b3f40557f4e36d0693adf410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1038b4a1b3f40557f4e36d0693adf410">&#9670;&nbsp;</a></span>DMA_CLEAR_INT_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_CLEAR_INT_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000108) DMA Interrupt clear register <br  />
 </p>

</div>
</div>
<a id="a9db64b2598da6caaf940f8265bb082ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db64b2598da6caaf940f8265bb082ff">&#9670;&nbsp;</a></span>DMA_INT_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_INT_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x0000010C) DMA Interrupt mask register <br  />
 </p>

</div>
</div>
<a id="af011e51c3eccfe8f54a7683facb0795a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af011e51c3eccfe8f54a7683facb0795a">&#9670;&nbsp;</a></span>DMA_INT_STATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_INT_STATUS_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000104) DMA Interrupt status register <br  />
 </p>

</div>
</div>
<a id="ab398f33ed1d2275343e2e5c10180a9a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab398f33ed1d2275343e2e5c10180a9a4">&#9670;&nbsp;</a></span>DMA_REQ_MUX_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_REQ_MUX_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000100) DMA channels peripherals mapping register <br  />
 </p>

</div>
</div>
<a id="ae64d97452d85decc5114a22b4ad9b723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae64d97452d85decc5114a22b4ad9b723">&#9670;&nbsp;</a></span>DMA_RESET_INT_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_RESET_INT_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000114) DMA Reset Interrupt mask register <br  />
 </p>

</div>
</div>
<a id="a902961acd3f061f039b16230d7d6c340"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902961acd3f061f039b16230d7d6c340">&#9670;&nbsp;</a></span>DMA_SET_INT_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___cortex___m33.html#gab6caba5853a60a17e8e04499b52bf691">__IOM</a> uint32_t DMA_Type::DMA_SET_INT_MASK_REG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x00000110) DMA Set Interrupt mask register <br  />
 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>sdk/bsp/include/<a class="el" href="_d_a1459x-00_8h_source.html">DA1459x-00.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Apr 1 2025 18:15:25 for SmartSnippets DA1459x SDK by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
