/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_tm.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 2/4/11 4:31p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Feb  4 12:02:58 2011
 *                 MD5 Checksum         651635341c0017dd0a351cfe3d5e51fe
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4528/rdb/a0/bchp_tm.h $
 * 
 * Hydra_Software_Devel/3   2/4/11 4:31p ronchan
 * HW4528-2: sync up with local RDB
 *
 ***************************************************************************/

#ifndef BCHP_TM_H__
#define BCHP_TM_H__

/***************************************************************************
 *TM - TM registers
 ***************************************************************************/
#define BCHP_TM_FAMILY_ID                        0x00090000 /* Chip Family ID */
#define BCHP_TM_CHIP_ID                          0x00090004 /* Chip ID */
#define BCHP_TM_REV_ID                           0x00090008 /* Chip Revision ID */
#define BCHP_TM_REV_ID_INT                       0x0009000c /* Chip Internal Revision ID */
#define BCHP_TM_SFT_RST0                         0x00090010 /* Soft Reset Control Register 0 */
#define BCHP_TM_SFT_RST_CFG0                     0x00090014 /* Soft Reset Configuration Control Register 0 */
#define BCHP_TM_SFT_RST1                         0x00090018 /* Soft Reset Control Register 1 */
#define BCHP_TM_SFT_RST_CFG1                     0x0009001c /* Soft Reset Configuration Control Register 1 */
#define BCHP_TM_PWRDN                            0x00090020 /* Power Down Control Register */
#define BCHP_TM_MEM_CTRL0                        0x00090024 /* Memory Power Control Register */
#define BCHP_TM_MEM_CTRL1                        0x00090028 /* Memory Power Control Register */
#define BCHP_TM_MEM_CTRL2                        0x0009002c /* Memory Power Control Register */
#define BCHP_TM_OSC_CML_CTRL                     0x00090030 /* XTAL Oscillator CML Control */
#define BCHP_TM_MISC6                            0x00090034 /* Misc Control Register */
#define BCHP_TM_MISC5                            0x00090038 /* Misc Control Register */
#define BCHP_TM_MISC4                            0x0009003c /* Misc Control Register */
#define BCHP_TM_ANA_PLL_STATUS                   0x00090040 /* Analog PLL Status */
#define BCHP_TM_REG_PLL_STATUS                   0x00090044 /* Register PLL Status */
#define BCHP_TM_SYS_PLL_STATUS                   0x00090048 /* System PLL Status */
#define BCHP_TM_ANA_PLL_LDO_CTRL                 0x0009004c /* Analog PLL LDO Control */
#define BCHP_TM_REG_PLL_STAT_CTRL                0x00090050 /* Register PLL Status Control */
#define BCHP_TM_SYS_PLL_STAT_CTRL                0x00090054 /* System PLL Status Control */
#define BCHP_TM_ANA_PLL_PDIV                     0x00090058 /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_NDIV_INT                 0x0009005c /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_NDIV_FRAC                0x00090060 /* Analog PLL Divider Control */
#define BCHP_TM_ANA_PLL_CLK_CH0                  0x00090064 /* Analog PLL Clock for CH0 */
#define BCHP_TM_ANA_PLL_CLK_CH1                  0x00090068 /* Analog PLL Clock for CH1 */
#define BCHP_TM_ANA_PLL_CLK_CH2                  0x0009006c /* Analog PLL Clock for CH2 */
#define BCHP_TM_ANA_PLL_RST                      0x00090070 /* Analog PLL Reset Control */
#define BCHP_TM_ANA_PLL_DCO_CTRL                 0x00090074 /* Analog PLL DCO Control */
#define BCHP_TM_ANA_PLL_GAIN_CTRL                0x00090078 /* Analog PLL Gain Control */
#define BCHP_TM_ANA_PLL_MISC_CTRL                0x0009007c /* Analog PLL Misc Control */
#define BCHP_TM_SYS_PLL_PDIV                     0x00090080 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_INT                 0x00090084 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_NDIV_FRAC                0x00090088 /* System PLL Divider Control */
#define BCHP_TM_SYS_PLL_CLK_108                  0x0009008c /* System PLL Clock for 108 MHz */
#define BCHP_TM_SYS_PLL_CLK_216                  0x00090090 /* System PLL Clock for 216 MHz */
#define BCHP_TM_SYS_PLL_CLK_MTSIF                0x00090094 /* System PLL Clock for MTSIF */
#define BCHP_TM_SYS_PLL_CLK_TMT                  0x00090098 /* System PLL Clock for TMT */
#define BCHP_TM_SYS_PLL_CLK_AFEC                 0x0009009c /* System PLL Clock for AFEC */
#define BCHP_TM_SYS_PLL_CLK_054                  0x000900a0 /* System PLL Clock for 54 MHz */
#define BCHP_TM_SYS_PLL_RST                      0x000900a4 /* System PLL Reset Control */
#define BCHP_TM_SYS_PLL_DCO_CTRL                 0x000900a8 /* System PLL DCO Control */
#define BCHP_TM_SYS_PLL_FB_CTRL                  0x000900ac /* System PLL Feedback Control */
#define BCHP_TM_SYS_PLL_SS_CTRL                  0x000900b0 /* System PLL Spread Spectrum Control */
#define BCHP_TM_SYS_PLL_SS_LIMIT                 0x000900b4 /* System PLL Spread Spectrum Limit Control */
#define BCHP_TM_SYS_PLL_GAIN_CTRL                0x000900b8 /* System PLL Gain Control */
#define BCHP_TM_SYS_PLL_MISC_CTRL                0x000900bc /* System PLL Misc Control */
#define BCHP_TM_OSC_CLK_EN                       0x000900c0 /* XTAL Oscillator Clock Enable Register */
#define BCHP_TM_REG_CLK_EN                       0x000900c4 /* Register Clock Enable Register */
#define BCHP_TM_SYS_CLK_EN                       0x000900cc /* System Clock Enable Register */
#define BCHP_TM_TEST_MODE                        0x000900d0 /* Test Mode Control Register */
#define BCHP_TM_TEST_MISC2                       0x000900d4 /* Test Misc2 Control Register */
#define BCHP_TM_TEST_MISC1                       0x000900d8 /* Test Misc1 Control Register */
#define BCHP_TM_TEST_MISC0                       0x000900dc /* Test Misc0 Control Register */
#define BCHP_TM_MTSIF0_CTRL                      0x000900e0 /* Transport Control Register */
#define BCHP_TM_MTSIF1_CTRL                      0x000900e4 /* Transport Control Register */
#define BCHP_TM_MTSIF_GPO_EN                     0x000900e8 /* MTSIF GPO Enable Control Register */
#define BCHP_TM_MTSIF_GPO_VAL                    0x000900ec /* MTSIF GPO Value Control Register */
#define BCHP_TM_UART_CTRL                        0x000900f4 /* UART Control Register */
#define BCHP_TM_EXT_IRQ_CTRL                     0x000900f8 /* External IRQ Control Register */
#define BCHP_TM_GPIO_MUX                         0x000900fc /* GPIO Mux Control Register */
#define BCHP_TM_GPIO_IODIR                       0x00090100 /* GPIO IO Directional Control Register */
#define BCHP_TM_GPIO_OD                          0x00090104 /* GPIO Open Drain Control Register */
#define BCHP_TM_GPIO_DATA                        0x00090108 /* GPIO Data Control Register */
#define BCHP_TM_GPO_EN                           0x0009010c /* GPO Output Enable Control Register */
#define BCHP_TM_GPO_OD                           0x00090110 /* GPO Open Drain Control Register */
#define BCHP_TM_GPO_DATA                         0x00090114 /* GPO Data Control Register */
#define BCHP_TM_IRQ_CTRL                         0x00090118 /* Interrupt Pad Control Register */
#define BCHP_TM_BSC_CTRL                         0x0009011c /* Master BSC Control Register */
#define BCHP_TM_PAD_DRIVE                        0x00090120 /* Pad Drive Strength Control Register */
#define BCHP_TM_PAD_INPUT                        0x00090124 /* Pad Input Control Register */
#define BCHP_TM_MISC3                            0x00090128 /* Misc Control Register */
#define BCHP_TM_MISC2                            0x0009012c /* Misc Control Register */
#define BCHP_TM_MISC1                            0x00090130 /* Misc Control Register */
#define BCHP_TM_MISC0                            0x00090134 /* Misc Control Register */
#define BCHP_TM_SFT7                             0x00090138 /* Software Control Register */
#define BCHP_TM_SFT6                             0x0009013c /* Software Control Register */
#define BCHP_TM_SFT5                             0x00090140 /* Software Control Register */
#define BCHP_TM_SFT4                             0x00090144 /* Software Control Register */
#define BCHP_TM_SFT3                             0x00090148 /* Software Control Register */
#define BCHP_TM_SFT2                             0x0009014c /* Software Control Register */
#define BCHP_TM_SFT1                             0x00090150 /* Software Control Register */
#define BCHP_TM_SFT0                             0x00090154 /* Software Control Register */
#define BCHP_TM_TP_DIAG_CTRL                     0x00090158 /* Testport Diagnostic Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL8               0x0009015c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL7               0x00090160 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL6               0x00090164 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL5               0x00090168 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL4               0x0009016c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL3               0x00090170 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL2               0x00090174 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL1               0x00090178 /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_MUX_CTRL0               0x0009017c /* Internal Diagnostic Mux Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL1               0x00090180 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_INT_DIAG_INV_CTRL0               0x00090184 /* Internal Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8               0x00090188 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7               0x0009018c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6               0x00090190 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5               0x00090194 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4               0x00090198 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3               0x0009019c /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2               0x000901a0 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1               0x000901a4 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0               0x000901a8 /* External Diagnostic Mux Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL1               0x000901ac /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_INV_CTRL0               0x000901b0 /* External Diagnostic Inversion Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1               0x000901b4 /* External Diagnostic Pad Control Register */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0               0x000901b8 /* External Diagnostic Pad Control Register */
#define BCHP_TM_ROSC_CTRL                        0x000901bc /* Ring Oscillator Control Register */
#define BCHP_TM_GPIO_READ                        0x000901c0 /* GPIO Read Control Register */
#define BCHP_TM_GPO_READ                         0x000901c4 /* GPO Read Control Register */
#define BCHP_TM_MTSIF_READ                       0x000901c8 /* MTSIF Read Control Register */
#define BCHP_TM_EE_READ                          0x000901cc /* EE Read Control Register */
#define BCHP_TM_BSC_READ                         0x000901d0 /* BSC Read Control Register */
#define BCHP_TM_EJTAG_READ                       0x000901d4 /* EJTAG Read Control Register */
#define BCHP_TM_MISC_READ                        0x000901d8 /* Misc Read Control Register */
#define BCHP_TM_PIN_STRAP                        0x000901dc /* Pin Strap Read Control Register */
#define BCHP_TM_TP_DIAG_OUT1                     0x000901e0 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_DIAG_OUT0                     0x000901e4 /* Testport / Diagnostic Read Control Register */
#define BCHP_TM_TP_IN_EN                         0x000901e8 /* TP_IN Enable Control Register */
#define BCHP_TM_TP_IN_VAL                        0x000901ec /* TP_IN Value Control Register */
#define BCHP_TM_DAC_TEST_MODE_CTRL               0x000901f0 /* DAC_TEST_MODE_CTRL Control Register */
#define BCHP_TM_TS_MODE_CTRL                     0x000901f4 /* TS Mode Control Register */
#define BCHP_TM_EXT_TS_INPUT_CTRL                0x000901f8 /* External TS Input Control Register */
#define BCHP_TM_BCST_RW_CTRL                     0x000901fc /* Register R/W Broadcast Mode Control Register */
#define BCHP_TM_BERT_CTRL                        0x00090200 /* BERT Interface Control Register */
#define BCHP_TM_ACQ_DEBUG_CTRL                   0x00090204 /* Acquisition Debug Control Register */
#define BCHP_TM_ERROR_MON_CTRL                   0x00090208 /* Error Monitor Control Register */
#define BCHP_TM_TEST_CTRL                        0x0009020c /* Test Control Register */
#define BCHP_TM_CWD_CTRL                         0x00090210 /* CWD Control Register */
#define BCHP_TM_PDD_CTRL                         0x00090214 /* PDD Control Register */
#define BCHP_TM_EXT_MTSIF_CLK_EN                 0x00090218 /* External MTSIF Clock Enable Register */
#define BCHP_TM_EE_HOLD_EN                       0x0009021c /* EE HOLD_N Enable Register */
#define BCHP_TM_TP_IN_SRC_SEL                    0x00090220 /* TP_IN Source Control Register */
#define BCHP_TM_CLOCK_MONITOR_CONTROL            0x00090224 /* Clock Monitor Control Register */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT          0x00090228 /* Clock Monitor Max Reference Count Control Register */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER        0x0009022c /* Clock Monitor Reference Counter Register */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE           0x00090230 /* Clock Reference Counter Status Register */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER       0x00090234 /* Clock Monitor View Counter Register */
#define BCHP_TM_CLK_OBSERVATION_CTRL             0x00090238 /* Clock Observation Control Register */
#define BCHP_TM_FSK_MISC_CTRL                    0x0009023c /* FSK MISC Control Register */
#define BCHP_TM_MTSIF_ATS_CTRL                   0x00090240 /* Transport Control Register */
#define BCHP_TM_SPARE_REG0                       0x00090300 /* Spare Register 0 */

/***************************************************************************
 *FAMILY_ID - Chip Family ID
 ***************************************************************************/
/* TM :: FAMILY_ID :: RSVD [31:16] */
#define BCHP_TM_FAMILY_ID_RSVD_MASK                                0xffff0000
#define BCHP_TM_FAMILY_ID_RSVD_SHIFT                               16

/* TM :: FAMILY_ID :: ID [15:00] */
#define BCHP_TM_FAMILY_ID_ID_MASK                                  0x0000ffff
#define BCHP_TM_FAMILY_ID_ID_SHIFT                                 0

/***************************************************************************
 *CHIP_ID - Chip ID
 ***************************************************************************/
/* TM :: CHIP_ID :: RSVD [31:16] */
#define BCHP_TM_CHIP_ID_RSVD_MASK                                  0xffff0000
#define BCHP_TM_CHIP_ID_RSVD_SHIFT                                 16

/* TM :: CHIP_ID :: ID [15:00] */
#define BCHP_TM_CHIP_ID_ID_MASK                                    0x0000ffff
#define BCHP_TM_CHIP_ID_ID_SHIFT                                   0

/***************************************************************************
 *REV_ID - Chip Revision ID
 ***************************************************************************/
/* TM :: REV_ID :: RSVD [31:16] */
#define BCHP_TM_REV_ID_RSVD_MASK                                   0xffff0000
#define BCHP_TM_REV_ID_RSVD_SHIFT                                  16

/* TM :: REV_ID :: ID [15:00] */
#define BCHP_TM_REV_ID_ID_MASK                                     0x0000ffff
#define BCHP_TM_REV_ID_ID_SHIFT                                    0

/***************************************************************************
 *REV_ID_INT - Chip Internal Revision ID
 ***************************************************************************/
/* TM :: REV_ID_INT :: RSVD [31:16] */
#define BCHP_TM_REV_ID_INT_RSVD_MASK                               0xffff0000
#define BCHP_TM_REV_ID_INT_RSVD_SHIFT                              16

/* TM :: REV_ID_INT :: ID [15:00] */
#define BCHP_TM_REV_ID_INT_ID_MASK                                 0x0000ffff
#define BCHP_TM_REV_ID_INT_ID_SHIFT                                0

/***************************************************************************
 *SFT_RST0 - Soft Reset Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST0 :: RSVD [31:16] */
#define BCHP_TM_SFT_RST0_RSVD_MASK                                 0xffff0000
#define BCHP_TM_SFT_RST0_RSVD_SHIFT                                16

/* TM :: SFT_RST0 :: RST0_15 [15:15] */
#define BCHP_TM_SFT_RST0_RST0_15_MASK                              0x00008000
#define BCHP_TM_SFT_RST0_RST0_15_SHIFT                             15

/* TM :: SFT_RST0 :: RST0_14 [14:14] */
#define BCHP_TM_SFT_RST0_RST0_14_MASK                              0x00004000
#define BCHP_TM_SFT_RST0_RST0_14_SHIFT                             14

/* TM :: SFT_RST0 :: RST0_13 [13:13] */
#define BCHP_TM_SFT_RST0_RST0_13_MASK                              0x00002000
#define BCHP_TM_SFT_RST0_RST0_13_SHIFT                             13

/* TM :: SFT_RST0 :: RST0_12 [12:12] */
#define BCHP_TM_SFT_RST0_RST0_12_MASK                              0x00001000
#define BCHP_TM_SFT_RST0_RST0_12_SHIFT                             12

/* TM :: SFT_RST0 :: RST0_11 [11:11] */
#define BCHP_TM_SFT_RST0_RST0_11_MASK                              0x00000800
#define BCHP_TM_SFT_RST0_RST0_11_SHIFT                             11

/* TM :: SFT_RST0 :: RST0_10 [10:10] */
#define BCHP_TM_SFT_RST0_RST0_10_MASK                              0x00000400
#define BCHP_TM_SFT_RST0_RST0_10_SHIFT                             10

/* TM :: SFT_RST0 :: OTP [09:09] */
#define BCHP_TM_SFT_RST0_OTP_MASK                                  0x00000200
#define BCHP_TM_SFT_RST0_OTP_SHIFT                                 9

/* TM :: SFT_RST0 :: AVS [08:08] */
#define BCHP_TM_SFT_RST0_AVS_MASK                                  0x00000100
#define BCHP_TM_SFT_RST0_AVS_SHIFT                                 8

/* TM :: SFT_RST0 :: TMT [07:07] */
#define BCHP_TM_SFT_RST0_TMT_MASK                                  0x00000080
#define BCHP_TM_SFT_RST0_TMT_SHIFT                                 7

/* TM :: SFT_RST0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST0_WDT_MASK                                  0x00000040
#define BCHP_TM_SFT_RST0_WDT_SHIFT                                 6

/* TM :: SFT_RST0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST0_UPG_MASK                                  0x00000020
#define BCHP_TM_SFT_RST0_UPG_SHIFT                                 5

/* TM :: SFT_RST0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST0_TIMERS_MASK                               0x00000010
#define BCHP_TM_SFT_RST0_TIMERS_SHIFT                              4

/* TM :: SFT_RST0 :: MBSC [03:03] */
#define BCHP_TM_SFT_RST0_MBSC_MASK                                 0x00000008
#define BCHP_TM_SFT_RST0_MBSC_SHIFT                                3

/* TM :: SFT_RST0 :: DIAG_CAPT [02:02] */
#define BCHP_TM_SFT_RST0_DIAG_CAPT_MASK                            0x00000004
#define BCHP_TM_SFT_RST0_DIAG_CAPT_SHIFT                           2

/* TM :: SFT_RST0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST0_MTSIF_MASK                                0x00000002
#define BCHP_TM_SFT_RST0_MTSIF_SHIFT                               1

/* TM :: SFT_RST0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST0_FSK_MASK                                  0x00000001
#define BCHP_TM_SFT_RST0_FSK_SHIFT                                 0

/***************************************************************************
 *SFT_RST_CFG0 - Soft Reset Configuration Control Register 0
 ***************************************************************************/
/* TM :: SFT_RST_CFG0 :: RSVD [31:16] */
#define BCHP_TM_SFT_RST_CFG0_RSVD_MASK                             0xffff0000
#define BCHP_TM_SFT_RST_CFG0_RSVD_SHIFT                            16

/* TM :: SFT_RST_CFG0 :: RST0_15 [15:15] */
#define BCHP_TM_SFT_RST_CFG0_RST0_15_MASK                          0x00008000
#define BCHP_TM_SFT_RST_CFG0_RST0_15_SHIFT                         15

/* TM :: SFT_RST_CFG0 :: RST0_14 [14:14] */
#define BCHP_TM_SFT_RST_CFG0_RST0_14_MASK                          0x00004000
#define BCHP_TM_SFT_RST_CFG0_RST0_14_SHIFT                         14

/* TM :: SFT_RST_CFG0 :: RST0_13 [13:13] */
#define BCHP_TM_SFT_RST_CFG0_RST0_13_MASK                          0x00002000
#define BCHP_TM_SFT_RST_CFG0_RST0_13_SHIFT                         13

/* TM :: SFT_RST_CFG0 :: RST0_12 [12:12] */
#define BCHP_TM_SFT_RST_CFG0_RST0_12_MASK                          0x00001000
#define BCHP_TM_SFT_RST_CFG0_RST0_12_SHIFT                         12

/* TM :: SFT_RST_CFG0 :: RST0_11 [11:11] */
#define BCHP_TM_SFT_RST_CFG0_RST0_11_MASK                          0x00000800
#define BCHP_TM_SFT_RST_CFG0_RST0_11_SHIFT                         11

/* TM :: SFT_RST_CFG0 :: RST0_10 [10:10] */
#define BCHP_TM_SFT_RST_CFG0_RST0_10_MASK                          0x00000400
#define BCHP_TM_SFT_RST_CFG0_RST0_10_SHIFT                         10

/* TM :: SFT_RST_CFG0 :: OTP [09:09] */
#define BCHP_TM_SFT_RST_CFG0_OTP_MASK                              0x00000200
#define BCHP_TM_SFT_RST_CFG0_OTP_SHIFT                             9

/* TM :: SFT_RST_CFG0 :: AVS [08:08] */
#define BCHP_TM_SFT_RST_CFG0_AVS_MASK                              0x00000100
#define BCHP_TM_SFT_RST_CFG0_AVS_SHIFT                             8

/* TM :: SFT_RST_CFG0 :: TMT [07:07] */
#define BCHP_TM_SFT_RST_CFG0_TMT_MASK                              0x00000080
#define BCHP_TM_SFT_RST_CFG0_TMT_SHIFT                             7

/* TM :: SFT_RST_CFG0 :: WDT [06:06] */
#define BCHP_TM_SFT_RST_CFG0_WDT_MASK                              0x00000040
#define BCHP_TM_SFT_RST_CFG0_WDT_SHIFT                             6

/* TM :: SFT_RST_CFG0 :: UPG [05:05] */
#define BCHP_TM_SFT_RST_CFG0_UPG_MASK                              0x00000020
#define BCHP_TM_SFT_RST_CFG0_UPG_SHIFT                             5

/* TM :: SFT_RST_CFG0 :: TIMERS [04:04] */
#define BCHP_TM_SFT_RST_CFG0_TIMERS_MASK                           0x00000010
#define BCHP_TM_SFT_RST_CFG0_TIMERS_SHIFT                          4

/* TM :: SFT_RST_CFG0 :: MBSC [03:03] */
#define BCHP_TM_SFT_RST_CFG0_MBSC_MASK                             0x00000008
#define BCHP_TM_SFT_RST_CFG0_MBSC_SHIFT                            3

/* TM :: SFT_RST_CFG0 :: DIAG_CAPT [02:02] */
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_MASK                        0x00000004
#define BCHP_TM_SFT_RST_CFG0_DIAG_CAPT_SHIFT                       2

/* TM :: SFT_RST_CFG0 :: MTSIF [01:01] */
#define BCHP_TM_SFT_RST_CFG0_MTSIF_MASK                            0x00000002
#define BCHP_TM_SFT_RST_CFG0_MTSIF_SHIFT                           1

/* TM :: SFT_RST_CFG0 :: FSK [00:00] */
#define BCHP_TM_SFT_RST_CFG0_FSK_MASK                              0x00000001
#define BCHP_TM_SFT_RST_CFG0_FSK_SHIFT                             0

/***************************************************************************
 *SFT_RST1 - Soft Reset Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST1 :: RSVD [31:18] */
#define BCHP_TM_SFT_RST1_RSVD_MASK                                 0xfffc0000
#define BCHP_TM_SFT_RST1_RSVD_SHIFT                                18

/* TM :: SFT_RST1 :: WFE [17:17] */
#define BCHP_TM_SFT_RST1_WFE_MASK                                  0x00020000
#define BCHP_TM_SFT_RST1_WFE_SHIFT                                 17

/* TM :: SFT_RST1 :: CHAN [16:16] */
#define BCHP_TM_SFT_RST1_CHAN_MASK                                 0x00010000
#define BCHP_TM_SFT_RST1_CHAN_SHIFT                                16

/* TM :: SFT_RST1 :: AFEC7 [15:15] */
#define BCHP_TM_SFT_RST1_AFEC7_MASK                                0x00008000
#define BCHP_TM_SFT_RST1_AFEC7_SHIFT                               15

/* TM :: SFT_RST1 :: AFEC6 [14:14] */
#define BCHP_TM_SFT_RST1_AFEC6_MASK                                0x00004000
#define BCHP_TM_SFT_RST1_AFEC6_SHIFT                               14

/* TM :: SFT_RST1 :: AFEC5 [13:13] */
#define BCHP_TM_SFT_RST1_AFEC5_MASK                                0x00002000
#define BCHP_TM_SFT_RST1_AFEC5_SHIFT                               13

/* TM :: SFT_RST1 :: AFEC4 [12:12] */
#define BCHP_TM_SFT_RST1_AFEC4_MASK                                0x00001000
#define BCHP_TM_SFT_RST1_AFEC4_SHIFT                               12

/* TM :: SFT_RST1 :: AFEC3 [11:11] */
#define BCHP_TM_SFT_RST1_AFEC3_MASK                                0x00000800
#define BCHP_TM_SFT_RST1_AFEC3_SHIFT                               11

/* TM :: SFT_RST1 :: AFEC2 [10:10] */
#define BCHP_TM_SFT_RST1_AFEC2_MASK                                0x00000400
#define BCHP_TM_SFT_RST1_AFEC2_SHIFT                               10

/* TM :: SFT_RST1 :: AFEC1 [09:09] */
#define BCHP_TM_SFT_RST1_AFEC1_MASK                                0x00000200
#define BCHP_TM_SFT_RST1_AFEC1_SHIFT                               9

/* TM :: SFT_RST1 :: AFEC0 [08:08] */
#define BCHP_TM_SFT_RST1_AFEC0_MASK                                0x00000100
#define BCHP_TM_SFT_RST1_AFEC0_SHIFT                               8

/* TM :: SFT_RST1 :: SDS7 [07:07] */
#define BCHP_TM_SFT_RST1_SDS7_MASK                                 0x00000080
#define BCHP_TM_SFT_RST1_SDS7_SHIFT                                7

/* TM :: SFT_RST1 :: SDS6 [06:06] */
#define BCHP_TM_SFT_RST1_SDS6_MASK                                 0x00000040
#define BCHP_TM_SFT_RST1_SDS6_SHIFT                                6

/* TM :: SFT_RST1 :: SDS5 [05:05] */
#define BCHP_TM_SFT_RST1_SDS5_MASK                                 0x00000020
#define BCHP_TM_SFT_RST1_SDS5_SHIFT                                5

/* TM :: SFT_RST1 :: SDS4 [04:04] */
#define BCHP_TM_SFT_RST1_SDS4_MASK                                 0x00000010
#define BCHP_TM_SFT_RST1_SDS4_SHIFT                                4

/* TM :: SFT_RST1 :: SDS3 [03:03] */
#define BCHP_TM_SFT_RST1_SDS3_MASK                                 0x00000008
#define BCHP_TM_SFT_RST1_SDS3_SHIFT                                3

/* TM :: SFT_RST1 :: SDS2 [02:02] */
#define BCHP_TM_SFT_RST1_SDS2_MASK                                 0x00000004
#define BCHP_TM_SFT_RST1_SDS2_SHIFT                                2

/* TM :: SFT_RST1 :: SDS1 [01:01] */
#define BCHP_TM_SFT_RST1_SDS1_MASK                                 0x00000002
#define BCHP_TM_SFT_RST1_SDS1_SHIFT                                1

/* TM :: SFT_RST1 :: SDS0 [00:00] */
#define BCHP_TM_SFT_RST1_SDS0_MASK                                 0x00000001
#define BCHP_TM_SFT_RST1_SDS0_SHIFT                                0

/***************************************************************************
 *SFT_RST_CFG1 - Soft Reset Configuration Control Register 1
 ***************************************************************************/
/* TM :: SFT_RST_CFG1 :: RSVD [31:18] */
#define BCHP_TM_SFT_RST_CFG1_RSVD_MASK                             0xfffc0000
#define BCHP_TM_SFT_RST_CFG1_RSVD_SHIFT                            18

/* TM :: SFT_RST_CFG1 :: WFE [17:17] */
#define BCHP_TM_SFT_RST_CFG1_WFE_MASK                              0x00020000
#define BCHP_TM_SFT_RST_CFG1_WFE_SHIFT                             17

/* TM :: SFT_RST_CFG1 :: CHAN [16:16] */
#define BCHP_TM_SFT_RST_CFG1_CHAN_MASK                             0x00010000
#define BCHP_TM_SFT_RST_CFG1_CHAN_SHIFT                            16

/* TM :: SFT_RST_CFG1 :: AFEC7 [15:15] */
#define BCHP_TM_SFT_RST_CFG1_AFEC7_MASK                            0x00008000
#define BCHP_TM_SFT_RST_CFG1_AFEC7_SHIFT                           15

/* TM :: SFT_RST_CFG1 :: AFEC6 [14:14] */
#define BCHP_TM_SFT_RST_CFG1_AFEC6_MASK                            0x00004000
#define BCHP_TM_SFT_RST_CFG1_AFEC6_SHIFT                           14

/* TM :: SFT_RST_CFG1 :: AFEC5 [13:13] */
#define BCHP_TM_SFT_RST_CFG1_AFEC5_MASK                            0x00002000
#define BCHP_TM_SFT_RST_CFG1_AFEC5_SHIFT                           13

/* TM :: SFT_RST_CFG1 :: AFEC4 [12:12] */
#define BCHP_TM_SFT_RST_CFG1_AFEC4_MASK                            0x00001000
#define BCHP_TM_SFT_RST_CFG1_AFEC4_SHIFT                           12

/* TM :: SFT_RST_CFG1 :: AFEC3 [11:11] */
#define BCHP_TM_SFT_RST_CFG1_AFEC3_MASK                            0x00000800
#define BCHP_TM_SFT_RST_CFG1_AFEC3_SHIFT                           11

/* TM :: SFT_RST_CFG1 :: AFEC2 [10:10] */
#define BCHP_TM_SFT_RST_CFG1_AFEC2_MASK                            0x00000400
#define BCHP_TM_SFT_RST_CFG1_AFEC2_SHIFT                           10

/* TM :: SFT_RST_CFG1 :: AFEC1 [09:09] */
#define BCHP_TM_SFT_RST_CFG1_AFEC1_MASK                            0x00000200
#define BCHP_TM_SFT_RST_CFG1_AFEC1_SHIFT                           9

/* TM :: SFT_RST_CFG1 :: AFEC0 [08:08] */
#define BCHP_TM_SFT_RST_CFG1_AFEC0_MASK                            0x00000100
#define BCHP_TM_SFT_RST_CFG1_AFEC0_SHIFT                           8

/* TM :: SFT_RST_CFG1 :: SDS7 [07:07] */
#define BCHP_TM_SFT_RST_CFG1_SDS7_MASK                             0x00000080
#define BCHP_TM_SFT_RST_CFG1_SDS7_SHIFT                            7

/* TM :: SFT_RST_CFG1 :: SDS6 [06:06] */
#define BCHP_TM_SFT_RST_CFG1_SDS6_MASK                             0x00000040
#define BCHP_TM_SFT_RST_CFG1_SDS6_SHIFT                            6

/* TM :: SFT_RST_CFG1 :: SDS5 [05:05] */
#define BCHP_TM_SFT_RST_CFG1_SDS5_MASK                             0x00000020
#define BCHP_TM_SFT_RST_CFG1_SDS5_SHIFT                            5

/* TM :: SFT_RST_CFG1 :: SDS4 [04:04] */
#define BCHP_TM_SFT_RST_CFG1_SDS4_MASK                             0x00000010
#define BCHP_TM_SFT_RST_CFG1_SDS4_SHIFT                            4

/* TM :: SFT_RST_CFG1 :: SDS3 [03:03] */
#define BCHP_TM_SFT_RST_CFG1_SDS3_MASK                             0x00000008
#define BCHP_TM_SFT_RST_CFG1_SDS3_SHIFT                            3

/* TM :: SFT_RST_CFG1 :: SDS2 [02:02] */
#define BCHP_TM_SFT_RST_CFG1_SDS2_MASK                             0x00000004
#define BCHP_TM_SFT_RST_CFG1_SDS2_SHIFT                            2

/* TM :: SFT_RST_CFG1 :: SDS1 [01:01] */
#define BCHP_TM_SFT_RST_CFG1_SDS1_MASK                             0x00000002
#define BCHP_TM_SFT_RST_CFG1_SDS1_SHIFT                            1

/* TM :: SFT_RST_CFG1 :: SDS0 [00:00] */
#define BCHP_TM_SFT_RST_CFG1_SDS0_MASK                             0x00000001
#define BCHP_TM_SFT_RST_CFG1_SDS0_SHIFT                            0

/***************************************************************************
 *PWRDN - Power Down Control Register
 ***************************************************************************/
/* TM :: PWRDN :: RSVD [31:03] */
#define BCHP_TM_PWRDN_RSVD_MASK                                    0xfffffff8
#define BCHP_TM_PWRDN_RSVD_SHIFT                                   3

/* TM :: PWRDN :: ANA_PLL [02:02] */
#define BCHP_TM_PWRDN_ANA_PLL_MASK                                 0x00000004
#define BCHP_TM_PWRDN_ANA_PLL_SHIFT                                2

/* TM :: PWRDN :: CLK54_CML [01:01] */
#define BCHP_TM_PWRDN_CLK54_CML_MASK                               0x00000002
#define BCHP_TM_PWRDN_CLK54_CML_SHIFT                              1

/* TM :: PWRDN :: SYS_PLL [00:00] */
#define BCHP_TM_PWRDN_SYS_PLL_MASK                                 0x00000001
#define BCHP_TM_PWRDN_SYS_PLL_SHIFT                                0

/***************************************************************************
 *MEM_CTRL0 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL0 :: RSVD [31:27] */
#define BCHP_TM_MEM_CTRL0_RSVD_MASK                                0xf8000000
#define BCHP_TM_MEM_CTRL0_RSVD_SHIFT                               27

/* TM :: MEM_CTRL0 :: RAM_STBY_DIAG [26:26] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_DIAG_MASK                       0x04000000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_DIAG_SHIFT                      26

/* TM :: MEM_CTRL0 :: PSM_DIAG [25:24] */
#define BCHP_TM_MEM_CTRL0_PSM_DIAG_MASK                            0x03000000
#define BCHP_TM_MEM_CTRL0_PSM_DIAG_SHIFT                           24

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS7 [23:23] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS7_MASK                       0x00800000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS7_SHIFT                      23

/* TM :: MEM_CTRL0 :: PSM_SDS7 [22:21] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS7_MASK                            0x00600000
#define BCHP_TM_MEM_CTRL0_PSM_SDS7_SHIFT                           21

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS6 [20:20] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS6_MASK                       0x00100000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS6_SHIFT                      20

/* TM :: MEM_CTRL0 :: PSM_SDS6 [19:18] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS6_MASK                            0x000c0000
#define BCHP_TM_MEM_CTRL0_PSM_SDS6_SHIFT                           18

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS5 [17:17] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS5_MASK                       0x00020000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS5_SHIFT                      17

/* TM :: MEM_CTRL0 :: PSM_SDS5 [16:15] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS5_MASK                            0x00018000
#define BCHP_TM_MEM_CTRL0_PSM_SDS5_SHIFT                           15

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS4 [14:14] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS4_MASK                       0x00004000
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS4_SHIFT                      14

/* TM :: MEM_CTRL0 :: PSM_SDS4 [13:12] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS4_MASK                            0x00003000
#define BCHP_TM_MEM_CTRL0_PSM_SDS4_SHIFT                           12

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS3 [11:11] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS3_MASK                       0x00000800
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS3_SHIFT                      11

/* TM :: MEM_CTRL0 :: PSM_SDS3 [10:09] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS3_MASK                            0x00000600
#define BCHP_TM_MEM_CTRL0_PSM_SDS3_SHIFT                           9

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS2 [08:08] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS2_MASK                       0x00000100
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS2_SHIFT                      8

/* TM :: MEM_CTRL0 :: PSM_SDS2 [07:06] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS2_MASK                            0x000000c0
#define BCHP_TM_MEM_CTRL0_PSM_SDS2_SHIFT                           6

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS1 [05:05] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS1_MASK                       0x00000020
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS1_SHIFT                      5

/* TM :: MEM_CTRL0 :: PSM_SDS1 [04:03] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS1_MASK                            0x00000018
#define BCHP_TM_MEM_CTRL0_PSM_SDS1_SHIFT                           3

/* TM :: MEM_CTRL0 :: RAM_STBY_SDS0 [02:02] */
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS0_MASK                       0x00000004
#define BCHP_TM_MEM_CTRL0_RAM_STBY_SDS0_SHIFT                      2

/* TM :: MEM_CTRL0 :: PSM_SDS0 [01:00] */
#define BCHP_TM_MEM_CTRL0_PSM_SDS0_MASK                            0x00000003
#define BCHP_TM_MEM_CTRL0_PSM_SDS0_SHIFT                           0

/***************************************************************************
 *MEM_CTRL1 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL1 :: RSVD [31:27] */
#define BCHP_TM_MEM_CTRL1_RSVD_MASK                                0xf8000000
#define BCHP_TM_MEM_CTRL1_RSVD_SHIFT                               27

/* TM :: MEM_CTRL1 :: RAM_STBY_FSK [26:26] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_FSK_MASK                        0x04000000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_FSK_SHIFT                       26

/* TM :: MEM_CTRL1 :: PSM_FSK [25:24] */
#define BCHP_TM_MEM_CTRL1_PSM_FSK_MASK                             0x03000000
#define BCHP_TM_MEM_CTRL1_PSM_FSK_SHIFT                            24

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC7 [23:23] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC7_MASK                      0x00800000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC7_SHIFT                     23

/* TM :: MEM_CTRL1 :: PSM_AFEC7 [22:21] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC7_MASK                           0x00600000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC7_SHIFT                          21

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC6 [20:20] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC6_MASK                      0x00100000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC6_SHIFT                     20

/* TM :: MEM_CTRL1 :: PSM_AFEC6 [19:18] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC6_MASK                           0x000c0000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC6_SHIFT                          18

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC5 [17:17] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC5_MASK                      0x00020000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC5_SHIFT                     17

/* TM :: MEM_CTRL1 :: PSM_AFEC5 [16:15] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC5_MASK                           0x00018000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC5_SHIFT                          15

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC4 [14:14] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC4_MASK                      0x00004000
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC4_SHIFT                     14

/* TM :: MEM_CTRL1 :: PSM_AFEC4 [13:12] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC4_MASK                           0x00003000
#define BCHP_TM_MEM_CTRL1_PSM_AFEC4_SHIFT                          12

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC3 [11:11] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC3_MASK                      0x00000800
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC3_SHIFT                     11

/* TM :: MEM_CTRL1 :: PSM_AFEC3 [10:09] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC3_MASK                           0x00000600
#define BCHP_TM_MEM_CTRL1_PSM_AFEC3_SHIFT                          9

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC2 [08:08] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC2_MASK                      0x00000100
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC2_SHIFT                     8

/* TM :: MEM_CTRL1 :: PSM_AFEC2 [07:06] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC2_MASK                           0x000000c0
#define BCHP_TM_MEM_CTRL1_PSM_AFEC2_SHIFT                          6

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC1 [05:05] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC1_MASK                      0x00000020
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC1_SHIFT                     5

/* TM :: MEM_CTRL1 :: PSM_AFEC1 [04:03] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC1_MASK                           0x00000018
#define BCHP_TM_MEM_CTRL1_PSM_AFEC1_SHIFT                          3

/* TM :: MEM_CTRL1 :: RAM_STBY_AFEC0 [02:02] */
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC0_MASK                      0x00000004
#define BCHP_TM_MEM_CTRL1_RAM_STBY_AFEC0_SHIFT                     2

/* TM :: MEM_CTRL1 :: PSM_AFEC0 [01:00] */
#define BCHP_TM_MEM_CTRL1_PSM_AFEC0_MASK                           0x00000003
#define BCHP_TM_MEM_CTRL1_PSM_AFEC0_SHIFT                          0

/***************************************************************************
 *MEM_CTRL2 - Memory Power Control Register
 ***************************************************************************/
/* TM :: MEM_CTRL2 :: RSVD_1 [31:16] */
#define BCHP_TM_MEM_CTRL2_RSVD_1_MASK                              0xffff0000
#define BCHP_TM_MEM_CTRL2_RSVD_1_SHIFT                             16

/* TM :: MEM_CTRL2 :: RSVD_0 [15:03] */
#define BCHP_TM_MEM_CTRL2_RSVD_0_MASK                              0x0000fff8
#define BCHP_TM_MEM_CTRL2_RSVD_0_SHIFT                             3

/* TM :: MEM_CTRL2 :: RAM_STBY_MTSIF [02:02] */
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_MASK                      0x00000004
#define BCHP_TM_MEM_CTRL2_RAM_STBY_MTSIF_SHIFT                     2

/* TM :: MEM_CTRL2 :: PSM_MTSIF [01:00] */
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_MASK                           0x00000003
#define BCHP_TM_MEM_CTRL2_PSM_MTSIF_SHIFT                          0

/***************************************************************************
 *OSC_CML_CTRL - XTAL Oscillator CML Control
 ***************************************************************************/
/* TM :: OSC_CML_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_MASK                           0xffffff00
#define BCHP_TM_OSC_CML_CTRL_RSVD_2_SHIFT                          8

/* TM :: OSC_CML_CTRL :: RSVD_1 [07:05] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_MASK                           0x000000e0
#define BCHP_TM_OSC_CML_CTRL_RSVD_1_SHIFT                          5

/* TM :: OSC_CML_CTRL :: CUR [04:04] */
#define BCHP_TM_OSC_CML_CTRL_CUR_MASK                              0x00000010
#define BCHP_TM_OSC_CML_CTRL_CUR_SHIFT                             4

/* TM :: OSC_CML_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_MASK                           0x0000000c
#define BCHP_TM_OSC_CML_CTRL_RSVD_0_SHIFT                          2

/* TM :: OSC_CML_CTRL :: DRIVE [01:00] */
#define BCHP_TM_OSC_CML_CTRL_DRIVE_MASK                            0x00000003
#define BCHP_TM_OSC_CML_CTRL_DRIVE_SHIFT                           0

/***************************************************************************
 *MISC6 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC6 :: MISC [31:00] */
#define BCHP_TM_MISC6_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC6_MISC_SHIFT                                   0

/***************************************************************************
 *MISC5 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC5 :: MISC [31:00] */
#define BCHP_TM_MISC5_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC5_MISC_SHIFT                                   0

/***************************************************************************
 *MISC4 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC4 :: MISC [31:00] */
#define BCHP_TM_MISC4_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC4_MISC_SHIFT                                   0

/***************************************************************************
 *ANA_PLL_STATUS - Analog PLL Status
 ***************************************************************************/
/* TM :: ANA_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_ANA_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_ANA_PLL_STATUS_RSVD_SHIFT                          17

/* TM :: ANA_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_ANA_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_ANA_PLL_STATUS_LOCK_SHIFT                          16

/* TM :: ANA_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_ANA_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_ANA_PLL_STATUS_STAT_OUT_SHIFT                      0

/***************************************************************************
 *REG_PLL_STATUS - Register PLL Status
 ***************************************************************************/
/* TM :: REG_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_REG_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_REG_PLL_STATUS_RSVD_SHIFT                          17

/* TM :: REG_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_REG_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_REG_PLL_STATUS_LOCK_SHIFT                          16

/* TM :: REG_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_REG_PLL_STATUS_STAT_OUT_SHIFT                      0

/***************************************************************************
 *SYS_PLL_STATUS - System PLL Status
 ***************************************************************************/
/* TM :: SYS_PLL_STATUS :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL_STATUS_RSVD_MASK                           0xfffe0000
#define BCHP_TM_SYS_PLL_STATUS_RSVD_SHIFT                          17

/* TM :: SYS_PLL_STATUS :: LOCK [16:16] */
#define BCHP_TM_SYS_PLL_STATUS_LOCK_MASK                           0x00010000
#define BCHP_TM_SYS_PLL_STATUS_LOCK_SHIFT                          16

/* TM :: SYS_PLL_STATUS :: STAT_OUT [15:00] */
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_MASK                       0x0000ffff
#define BCHP_TM_SYS_PLL_STATUS_STAT_OUT_SHIFT                      0

/***************************************************************************
 *ANA_PLL_LDO_CTRL - Analog PLL LDO Control
 ***************************************************************************/
/* TM :: ANA_PLL_LDO_CTRL :: RSVD_1 [31:16] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_1_MASK                       0xffff0000
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_1_SHIFT                      16

/* TM :: ANA_PLL_LDO_CTRL :: RSVD_0 [15:11] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_0_MASK                       0x0000f800
#define BCHP_TM_ANA_PLL_LDO_CTRL_RSVD_0_SHIFT                      11

/* TM :: ANA_PLL_LDO_CTRL :: LDO_PWRDWN [10:10] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_PWRDWN_MASK                   0x00000400
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_PWRDWN_SHIFT                  10

/* TM :: ANA_PLL_LDO_CTRL :: LDO_CTRL [09:00] */
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_CTRL_MASK                     0x000003ff
#define BCHP_TM_ANA_PLL_LDO_CTRL_LDO_CTRL_SHIFT                    0

/***************************************************************************
 *REG_PLL_STAT_CTRL - Register PLL Status Control
 ***************************************************************************/
/* TM :: REG_PLL_STAT_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_MASK                      0xffffff00
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_1_SHIFT                     8

/* TM :: REG_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_REG_PLL_STAT_CTRL_UPDATE_SHIFT                     7

/* TM :: REG_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_REG_PLL_STAT_CTRL_MODE_SHIFT                       5

/* TM :: REG_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_REG_PLL_STAT_CTRL_RST_SHIFT                        4

/* TM :: REG_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_REG_PLL_STAT_CTRL_RSVD_0_SHIFT                     3

/* TM :: REG_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_REG_PLL_STAT_CTRL_SEL_SHIFT                        0

/***************************************************************************
 *SYS_PLL_STAT_CTRL - System PLL Status Control
 ***************************************************************************/
/* TM :: SYS_PLL_STAT_CTRL :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_MASK                        0xffffff00
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_SHIFT                       8

/* TM :: SYS_PLL_STAT_CTRL :: UPDATE [07:07] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_STAT_CTRL_UPDATE_SHIFT                     7

/* TM :: SYS_PLL_STAT_CTRL :: MODE [06:05] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_MASK                        0x00000060
#define BCHP_TM_SYS_PLL_STAT_CTRL_MODE_SHIFT                       5

/* TM :: SYS_PLL_STAT_CTRL :: RST [04:04] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_MASK                         0x00000010
#define BCHP_TM_SYS_PLL_STAT_CTRL_RST_SHIFT                        4

/* TM :: SYS_PLL_STAT_CTRL :: RSVD_0 [03:03] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_MASK                      0x00000008
#define BCHP_TM_SYS_PLL_STAT_CTRL_RSVD_0_SHIFT                     3

/* TM :: SYS_PLL_STAT_CTRL :: SEL [02:00] */
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_MASK                         0x00000007
#define BCHP_TM_SYS_PLL_STAT_CTRL_SEL_SHIFT                        0

/***************************************************************************
 *ANA_PLL_PDIV - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_ANA_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_ANA_PLL_PDIV_RSVD_SHIFT                            4

/* TM :: ANA_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_ANA_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_ANA_PLL_PDIV_DIV_SHIFT                             0

/***************************************************************************
 *ANA_PLL_NDIV_INT - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_ANA_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_ANA_PLL_NDIV_INT_RSVD_SHIFT                        8

/* TM :: ANA_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_ANA_PLL_NDIV_INT_DIV_SHIFT                         0

/***************************************************************************
 *ANA_PLL_NDIV_FRAC - Analog PLL Divider Control
 ***************************************************************************/
/* TM :: ANA_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_ANA_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_ANA_PLL_NDIV_FRAC_RSVD_SHIFT                       20

/* TM :: ANA_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_ANA_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_ANA_PLL_NDIV_FRAC_DIV_SHIFT                        0

/***************************************************************************
 *ANA_PLL_CLK_CH0 - Analog PLL Clock for CH0
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH0 :: RSVD_2 [31:17] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_2_SHIFT                       17

/* TM :: ANA_PLL_CLK_CH0 :: LOAD_DIS [16:16] */
#define BCHP_TM_ANA_PLL_CLK_CH0_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_ANA_PLL_CLK_CH0_LOAD_DIS_SHIFT                     16

/* TM :: ANA_PLL_CLK_CH0 :: RSVD_1 [15:15] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_1_MASK                        0x00008000
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_1_SHIFT                       15

/* TM :: ANA_PLL_CLK_CH0 :: DLY [14:12] */
#define BCHP_TM_ANA_PLL_CLK_CH0_DLY_MASK                           0x00007000
#define BCHP_TM_ANA_PLL_CLK_CH0_DLY_SHIFT                          12

/* TM :: ANA_PLL_CLK_CH0 :: RSVD_0 [11:11] */
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_0_MASK                        0x00000800
#define BCHP_TM_ANA_PLL_CLK_CH0_RSVD_0_SHIFT                       11

/* TM :: ANA_PLL_CLK_CH0 :: EN_CML_CH [10:10] */
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_CML_CH_MASK                     0x00000400
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_CML_CH_SHIFT                    10

/* TM :: ANA_PLL_CLK_CH0 :: PWRUP [09:09] */
#define BCHP_TM_ANA_PLL_CLK_CH0_PWRUP_MASK                         0x00000200
#define BCHP_TM_ANA_PLL_CLK_CH0_PWRUP_SHIFT                        9

/* TM :: ANA_PLL_CLK_CH0 :: EN [08:08] */
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_MASK                            0x00000100
#define BCHP_TM_ANA_PLL_CLK_CH0_EN_SHIFT                           8

/* TM :: ANA_PLL_CLK_CH0 :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_CLK_CH0_DIV_MASK                           0x000000ff
#define BCHP_TM_ANA_PLL_CLK_CH0_DIV_SHIFT                          0

/***************************************************************************
 *ANA_PLL_CLK_CH1 - Analog PLL Clock for CH1
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH1 :: RSVD_2 [31:17] */
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_2_SHIFT                       17

/* TM :: ANA_PLL_CLK_CH1 :: LOAD_DIS [16:16] */
#define BCHP_TM_ANA_PLL_CLK_CH1_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_ANA_PLL_CLK_CH1_LOAD_DIS_SHIFT                     16

/* TM :: ANA_PLL_CLK_CH1 :: RSVD_1 [15:15] */
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_1_MASK                        0x00008000
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_1_SHIFT                       15

/* TM :: ANA_PLL_CLK_CH1 :: DLY [14:12] */
#define BCHP_TM_ANA_PLL_CLK_CH1_DLY_MASK                           0x00007000
#define BCHP_TM_ANA_PLL_CLK_CH1_DLY_SHIFT                          12

/* TM :: ANA_PLL_CLK_CH1 :: RSVD_0 [11:11] */
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_0_MASK                        0x00000800
#define BCHP_TM_ANA_PLL_CLK_CH1_RSVD_0_SHIFT                       11

/* TM :: ANA_PLL_CLK_CH1 :: EN_CML_CH [10:10] */
#define BCHP_TM_ANA_PLL_CLK_CH1_EN_CML_CH_MASK                     0x00000400
#define BCHP_TM_ANA_PLL_CLK_CH1_EN_CML_CH_SHIFT                    10

/* TM :: ANA_PLL_CLK_CH1 :: PWRUP [09:09] */
#define BCHP_TM_ANA_PLL_CLK_CH1_PWRUP_MASK                         0x00000200
#define BCHP_TM_ANA_PLL_CLK_CH1_PWRUP_SHIFT                        9

/* TM :: ANA_PLL_CLK_CH1 :: EN [08:08] */
#define BCHP_TM_ANA_PLL_CLK_CH1_EN_MASK                            0x00000100
#define BCHP_TM_ANA_PLL_CLK_CH1_EN_SHIFT                           8

/* TM :: ANA_PLL_CLK_CH1 :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_CLK_CH1_DIV_MASK                           0x000000ff
#define BCHP_TM_ANA_PLL_CLK_CH1_DIV_SHIFT                          0

/***************************************************************************
 *ANA_PLL_CLK_CH2 - Analog PLL Clock for CH2
 ***************************************************************************/
/* TM :: ANA_PLL_CLK_CH2 :: RSVD_2 [31:17] */
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_2_SHIFT                       17

/* TM :: ANA_PLL_CLK_CH2 :: LOAD_DIS [16:16] */
#define BCHP_TM_ANA_PLL_CLK_CH2_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_ANA_PLL_CLK_CH2_LOAD_DIS_SHIFT                     16

/* TM :: ANA_PLL_CLK_CH2 :: RSVD_1 [15:15] */
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_1_MASK                        0x00008000
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_1_SHIFT                       15

/* TM :: ANA_PLL_CLK_CH2 :: DLY [14:12] */
#define BCHP_TM_ANA_PLL_CLK_CH2_DLY_MASK                           0x00007000
#define BCHP_TM_ANA_PLL_CLK_CH2_DLY_SHIFT                          12

/* TM :: ANA_PLL_CLK_CH2 :: RSVD_0 [11:11] */
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_0_MASK                        0x00000800
#define BCHP_TM_ANA_PLL_CLK_CH2_RSVD_0_SHIFT                       11

/* TM :: ANA_PLL_CLK_CH2 :: EN_CML_CH [10:10] */
#define BCHP_TM_ANA_PLL_CLK_CH2_EN_CML_CH_MASK                     0x00000400
#define BCHP_TM_ANA_PLL_CLK_CH2_EN_CML_CH_SHIFT                    10

/* TM :: ANA_PLL_CLK_CH2 :: PWRUP [09:09] */
#define BCHP_TM_ANA_PLL_CLK_CH2_PWRUP_MASK                         0x00000200
#define BCHP_TM_ANA_PLL_CLK_CH2_PWRUP_SHIFT                        9

/* TM :: ANA_PLL_CLK_CH2 :: EN [08:08] */
#define BCHP_TM_ANA_PLL_CLK_CH2_EN_MASK                            0x00000100
#define BCHP_TM_ANA_PLL_CLK_CH2_EN_SHIFT                           8

/* TM :: ANA_PLL_CLK_CH2 :: DIV [07:00] */
#define BCHP_TM_ANA_PLL_CLK_CH2_DIV_MASK                           0x000000ff
#define BCHP_TM_ANA_PLL_CLK_CH2_DIV_SHIFT                          0

/***************************************************************************
 *ANA_PLL_RST - Analog PLL Reset Control
 ***************************************************************************/
/* TM :: ANA_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_ANA_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_ANA_PLL_RST_RSVD_SHIFT                             2

/* TM :: ANA_PLL_RST :: POST [01:01] */
#define BCHP_TM_ANA_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_ANA_PLL_RST_POST_SHIFT                             1

/* TM :: ANA_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_ANA_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_ANA_PLL_RST_GLOBAL_SHIFT                           0

/***************************************************************************
 *ANA_PLL_DCO_CTRL - Analog PLL DCO Control
 ***************************************************************************/
/* TM :: ANA_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_ANA_PLL_DCO_CTRL_RSVD_SHIFT                        13

/* TM :: ANA_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_ANA_PLL_DCO_CTRL_EN_SHIFT                          12

/* TM :: ANA_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_ANA_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_ANA_PLL_DCO_CTRL_VAL_SHIFT                         0

/***************************************************************************
 *ANA_PLL_GAIN_CTRL - Analog PLL Gain Control
 ***************************************************************************/
/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12

/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11

/* TM :: ANA_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KA_SHIFT                         8

/* TM :: ANA_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_ANA_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7

/* TM :: ANA_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KI_SHIFT                         4

/* TM :: ANA_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_ANA_PLL_GAIN_CTRL_KP_SHIFT                         0

/***************************************************************************
 *ANA_PLL_MISC_CTRL - Analog PLL Misc Control
 ***************************************************************************/
/* TM :: ANA_PLL_MISC_CTRL :: REFCLK_SEL [31:31] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x80000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 31

/* TM :: ANA_PLL_MISC_CTRL :: CLKOUT_SEL [30:29] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_CLKOUT_SEL_MASK                  0x60000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_CLKOUT_SEL_SHIFT                 29

/* TM :: ANA_PLL_MISC_CTRL :: TEST_ENABLE [28:28] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_ENABLE_MASK                 0x10000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_ENABLE_SHIFT                28

/* TM :: ANA_PLL_MISC_CTRL :: OUTPUT_DIS [27:27] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_OUTPUT_DIS_MASK                  0x08000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_OUTPUT_DIS_SHIFT                 27

/* TM :: ANA_PLL_MISC_CTRL :: TEST_SEL [26:25] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_SEL_MASK                    0x06000000
#define BCHP_TM_ANA_PLL_MISC_CTRL_TEST_SEL_SHIFT                   25

/* TM :: ANA_PLL_MISC_CTRL :: RSVD_1 [24:22] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_1_MASK                      0x01c00000
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_1_SHIFT                     22

/* TM :: ANA_PLL_MISC_CTRL :: HYST_EN [21:21] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_HYST_EN_MASK                     0x00200000
#define BCHP_TM_ANA_PLL_MISC_CTRL_HYST_EN_SHIFT                    21

/* TM :: ANA_PLL_MISC_CTRL :: VCO_DIV2 [20:20] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00100000
#define BCHP_TM_ANA_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   20

/* TM :: ANA_PLL_MISC_CTRL :: IBOOST [19:19] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_IBOOST_MASK                      0x00080000
#define BCHP_TM_ANA_PLL_MISC_CTRL_IBOOST_SHIFT                     19

/* TM :: ANA_PLL_MISC_CTRL :: EN_REF_OUT [18:18] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00040000
#define BCHP_TM_ANA_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 18

/* TM :: ANA_PLL_MISC_CTRL :: STAT_UPDATE [17:17] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_UPDATE_MASK                 0x00020000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_UPDATE_SHIFT                17

/* TM :: ANA_PLL_MISC_CTRL :: STAT_SEL [16:14] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_SEL_MASK                    0x0001c000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_SEL_SHIFT                   14

/* TM :: ANA_PLL_MISC_CTRL :: STAT_RST [13:13] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_RST_MASK                    0x00002000
#define BCHP_TM_ANA_PLL_MISC_CTRL_STAT_RST_SHIFT                   13

/* TM :: ANA_PLL_MISC_CTRL :: DCO_CTRL_BYP_EN [12:12] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_MASK             0x00001000
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_EN_SHIFT            12

/* TM :: ANA_PLL_MISC_CTRL :: DCO_CTRL_BYP_VAL [11:04] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_MASK            0x00000ff0
#define BCHP_TM_ANA_PLL_MISC_CTRL_DCO_CTRL_BYP_VAL_SHIFT           4

/* TM :: ANA_PLL_MISC_CTRL :: I_CTRL_BYP_EN [03:03] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_EN_MASK               0x00000008
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_EN_SHIFT              3

/* TM :: ANA_PLL_MISC_CTRL :: I_CTRL_BYP_LOAD [02:02] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_MASK             0x00000004
#define BCHP_TM_ANA_PLL_MISC_CTRL_I_CTRL_BYP_LOAD_SHIFT            2

/* TM :: ANA_PLL_MISC_CTRL :: RSVD_0 [01:00] */
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000003
#define BCHP_TM_ANA_PLL_MISC_CTRL_RSVD_0_SHIFT                     0

/***************************************************************************
 *SYS_PLL_PDIV - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_PDIV :: RSVD [31:04] */
#define BCHP_TM_SYS_PLL_PDIV_RSVD_MASK                             0xfffffff0
#define BCHP_TM_SYS_PLL_PDIV_RSVD_SHIFT                            4

/* TM :: SYS_PLL_PDIV :: DIV [03:00] */
#define BCHP_TM_SYS_PLL_PDIV_DIV_MASK                              0x0000000f
#define BCHP_TM_SYS_PLL_PDIV_DIV_SHIFT                             0

/***************************************************************************
 *SYS_PLL_NDIV_INT - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_INT :: RSVD [31:08] */
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_MASK                         0xffffff00
#define BCHP_TM_SYS_PLL_NDIV_INT_RSVD_SHIFT                        8

/* TM :: SYS_PLL_NDIV_INT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL_NDIV_INT_DIV_SHIFT                         0

/***************************************************************************
 *SYS_PLL_NDIV_FRAC - System PLL Divider Control
 ***************************************************************************/
/* TM :: SYS_PLL_NDIV_FRAC :: RSVD [31:20] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_MASK                        0xfff00000
#define BCHP_TM_SYS_PLL_NDIV_FRAC_RSVD_SHIFT                       20

/* TM :: SYS_PLL_NDIV_FRAC :: DIV [19:00] */
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_MASK                         0x000fffff
#define BCHP_TM_SYS_PLL_NDIV_FRAC_DIV_SHIFT                        0

/***************************************************************************
 *SYS_PLL_CLK_108 - System PLL Clock for 108 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_108 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_108 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_108_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_108 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_108 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_108_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_108_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_108 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_108_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_108 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_108_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_108 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_108_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_108_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_108 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_108_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_108_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_216 - System PLL Clock for 216 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_216 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_216 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_216_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_216_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_216 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_216 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_216_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_216_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_216 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_216_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_216 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_216_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_216_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_216 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_216_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_216_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_216 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_216_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_216_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_MTSIF - System PLL Clock for MTSIF
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_MASK                      0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_2_SHIFT                     17

/* TM :: SYS_PLL_CLK_MTSIF :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_MASK                    0x00010000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_LOAD_DIS_SHIFT                   16

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_MASK                      0x00008000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_1_SHIFT                     15

/* TM :: SYS_PLL_CLK_MTSIF :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_MASK                         0x00007000
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DLY_SHIFT                        12

/* TM :: SYS_PLL_CLK_MTSIF :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_MASK                      0x00000c00
#define BCHP_TM_SYS_PLL_CLK_MTSIF_RSVD_0_SHIFT                     10

/* TM :: SYS_PLL_CLK_MTSIF :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_MASK                       0x00000200
#define BCHP_TM_SYS_PLL_CLK_MTSIF_PWRUP_SHIFT                      9

/* TM :: SYS_PLL_CLK_MTSIF :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_MASK                          0x00000100
#define BCHP_TM_SYS_PLL_CLK_MTSIF_EN_SHIFT                         8

/* TM :: SYS_PLL_CLK_MTSIF :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_MASK                         0x000000ff
#define BCHP_TM_SYS_PLL_CLK_MTSIF_DIV_SHIFT                        0

/***************************************************************************
 *SYS_PLL_CLK_TMT - System PLL Clock for TMT
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_TMT :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_TMT :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_TMT_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_TMT :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_TMT :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_TMT_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_TMT :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_TMT_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_TMT :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_TMT_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_TMT :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_TMT_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_TMT :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_TMT_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_CLK_AFEC - System PLL Clock for AFEC
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_AFEC :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_2_MASK                       0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_2_SHIFT                      17

/* TM :: SYS_PLL_CLK_AFEC :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_LOAD_DIS_MASK                     0x00010000
#define BCHP_TM_SYS_PLL_CLK_AFEC_LOAD_DIS_SHIFT                    16

/* TM :: SYS_PLL_CLK_AFEC :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_1_MASK                       0x00008000
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_1_SHIFT                      15

/* TM :: SYS_PLL_CLK_AFEC :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_DLY_MASK                          0x00007000
#define BCHP_TM_SYS_PLL_CLK_AFEC_DLY_SHIFT                         12

/* TM :: SYS_PLL_CLK_AFEC :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_0_MASK                       0x00000c00
#define BCHP_TM_SYS_PLL_CLK_AFEC_RSVD_0_SHIFT                      10

/* TM :: SYS_PLL_CLK_AFEC :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_PWRUP_MASK                        0x00000200
#define BCHP_TM_SYS_PLL_CLK_AFEC_PWRUP_SHIFT                       9

/* TM :: SYS_PLL_CLK_AFEC :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_EN_MASK                           0x00000100
#define BCHP_TM_SYS_PLL_CLK_AFEC_EN_SHIFT                          8

/* TM :: SYS_PLL_CLK_AFEC :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_AFEC_DIV_MASK                          0x000000ff
#define BCHP_TM_SYS_PLL_CLK_AFEC_DIV_SHIFT                         0

/***************************************************************************
 *SYS_PLL_CLK_054 - System PLL Clock for 54 MHz
 ***************************************************************************/
/* TM :: SYS_PLL_CLK_054 :: RSVD_2 [31:17] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_2_MASK                        0xfffe0000
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_2_SHIFT                       17

/* TM :: SYS_PLL_CLK_054 :: LOAD_DIS [16:16] */
#define BCHP_TM_SYS_PLL_CLK_054_LOAD_DIS_MASK                      0x00010000
#define BCHP_TM_SYS_PLL_CLK_054_LOAD_DIS_SHIFT                     16

/* TM :: SYS_PLL_CLK_054 :: RSVD_1 [15:15] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_1_MASK                        0x00008000
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_1_SHIFT                       15

/* TM :: SYS_PLL_CLK_054 :: DLY [14:12] */
#define BCHP_TM_SYS_PLL_CLK_054_DLY_MASK                           0x00007000
#define BCHP_TM_SYS_PLL_CLK_054_DLY_SHIFT                          12

/* TM :: SYS_PLL_CLK_054 :: RSVD_0 [11:10] */
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_0_MASK                        0x00000c00
#define BCHP_TM_SYS_PLL_CLK_054_RSVD_0_SHIFT                       10

/* TM :: SYS_PLL_CLK_054 :: PWRUP [09:09] */
#define BCHP_TM_SYS_PLL_CLK_054_PWRUP_MASK                         0x00000200
#define BCHP_TM_SYS_PLL_CLK_054_PWRUP_SHIFT                        9

/* TM :: SYS_PLL_CLK_054 :: EN [08:08] */
#define BCHP_TM_SYS_PLL_CLK_054_EN_MASK                            0x00000100
#define BCHP_TM_SYS_PLL_CLK_054_EN_SHIFT                           8

/* TM :: SYS_PLL_CLK_054 :: DIV [07:00] */
#define BCHP_TM_SYS_PLL_CLK_054_DIV_MASK                           0x000000ff
#define BCHP_TM_SYS_PLL_CLK_054_DIV_SHIFT                          0

/***************************************************************************
 *SYS_PLL_RST - System PLL Reset Control
 ***************************************************************************/
/* TM :: SYS_PLL_RST :: RSVD [31:02] */
#define BCHP_TM_SYS_PLL_RST_RSVD_MASK                              0xfffffffc
#define BCHP_TM_SYS_PLL_RST_RSVD_SHIFT                             2

/* TM :: SYS_PLL_RST :: POST [01:01] */
#define BCHP_TM_SYS_PLL_RST_POST_MASK                              0x00000002
#define BCHP_TM_SYS_PLL_RST_POST_SHIFT                             1

/* TM :: SYS_PLL_RST :: GLOBAL [00:00] */
#define BCHP_TM_SYS_PLL_RST_GLOBAL_MASK                            0x00000001
#define BCHP_TM_SYS_PLL_RST_GLOBAL_SHIFT                           0

/***************************************************************************
 *SYS_PLL_DCO_CTRL - System PLL DCO Control
 ***************************************************************************/
/* TM :: SYS_PLL_DCO_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_MASK                         0xffffe000
#define BCHP_TM_SYS_PLL_DCO_CTRL_RSVD_SHIFT                        13

/* TM :: SYS_PLL_DCO_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_MASK                           0x00001000
#define BCHP_TM_SYS_PLL_DCO_CTRL_EN_SHIFT                          12

/* TM :: SYS_PLL_DCO_CTRL :: VAL [11:00] */
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_MASK                          0x00000fff
#define BCHP_TM_SYS_PLL_DCO_CTRL_VAL_SHIFT                         0

/***************************************************************************
 *SYS_PLL_FB_CTRL - System PLL Feedback Control
 ***************************************************************************/
/* TM :: SYS_PLL_FB_CTRL :: RSVD [31:13] */
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_MASK                          0xffffe000
#define BCHP_TM_SYS_PLL_FB_CTRL_RSVD_SHIFT                         13

/* TM :: SYS_PLL_FB_CTRL :: EN [12:12] */
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_MASK                            0x00001000
#define BCHP_TM_SYS_PLL_FB_CTRL_EN_SHIFT                           12

/* TM :: SYS_PLL_FB_CTRL :: OFFSET [11:00] */
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_MASK                        0x00000fff
#define BCHP_TM_SYS_PLL_FB_CTRL_OFFSET_SHIFT                       0

/***************************************************************************
 *SYS_PLL_SS_CTRL - System PLL Spread Spectrum Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_CTRL :: RSVD [31:17] */
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_MASK                          0xfffe0000
#define BCHP_TM_SYS_PLL_SS_CTRL_RSVD_SHIFT                         17

/* TM :: SYS_PLL_SS_CTRL :: EN [16:16] */
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_MASK                            0x00010000
#define BCHP_TM_SYS_PLL_SS_CTRL_EN_SHIFT                           16

/* TM :: SYS_PLL_SS_CTRL :: STEP_SIZE [15:00] */
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_MASK                     0x0000ffff
#define BCHP_TM_SYS_PLL_SS_CTRL_STEP_SIZE_SHIFT                    0

/***************************************************************************
 *SYS_PLL_SS_LIMIT - System PLL Spread Spectrum Limit Control
 ***************************************************************************/
/* TM :: SYS_PLL_SS_LIMIT :: RSVD [31:26] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_MASK                         0xfc000000
#define BCHP_TM_SYS_PLL_SS_LIMIT_RSVD_SHIFT                        26

/* TM :: SYS_PLL_SS_LIMIT :: LIMIT [25:00] */
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_MASK                        0x03ffffff
#define BCHP_TM_SYS_PLL_SS_LIMIT_LIMIT_SHIFT                       0

/***************************************************************************
 *SYS_PLL_GAIN_CTRL - System PLL Gain Control
 ***************************************************************************/
/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_2 [31:12] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_2_SHIFT                     12

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_1 [11:11] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_MASK                      0x00000800
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_1_SHIFT                     11

/* TM :: SYS_PLL_GAIN_CTRL :: KA [10:08] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_MASK                          0x00000700
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KA_SHIFT                         8

/* TM :: SYS_PLL_GAIN_CTRL :: RSVD_0 [07:07] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_MASK                      0x00000080
#define BCHP_TM_SYS_PLL_GAIN_CTRL_RSVD_0_SHIFT                     7

/* TM :: SYS_PLL_GAIN_CTRL :: KI [06:04] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_MASK                          0x00000070
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KI_SHIFT                         4

/* TM :: SYS_PLL_GAIN_CTRL :: KP [03:00] */
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_MASK                          0x0000000f
#define BCHP_TM_SYS_PLL_GAIN_CTRL_KP_SHIFT                         0

/***************************************************************************
 *SYS_PLL_MISC_CTRL - System PLL Misc Control
 ***************************************************************************/
/* TM :: SYS_PLL_MISC_CTRL :: RSVD_1 [31:12] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_MASK                      0xfffff000
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_1_SHIFT                     12

/* TM :: SYS_PLL_MISC_CTRL :: RSVD_0 [11:11] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_MASK                      0x00000800
#define BCHP_TM_SYS_PLL_MISC_CTRL_RSVD_0_SHIFT                     11

/* TM :: SYS_PLL_MISC_CTRL :: REFCLK_SEL [10:10] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_REFCLK_SEL_MASK                  0x00000400
#define BCHP_TM_SYS_PLL_MISC_CTRL_REFCLK_SEL_SHIFT                 10

/* TM :: SYS_PLL_MISC_CTRL :: NDIV_RELOCK [09:09] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_MASK                 0x00000200
#define BCHP_TM_SYS_PLL_MISC_CTRL_NDIV_RELOCK_SHIFT                9

/* TM :: SYS_PLL_MISC_CTRL :: FAST_LOCK [08:08] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_MASK                   0x00000100
#define BCHP_TM_SYS_PLL_MISC_CTRL_FAST_LOCK_SHIFT                  8

/* TM :: SYS_PLL_MISC_CTRL :: PWM_RATE [07:06] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_MASK                    0x000000c0
#define BCHP_TM_SYS_PLL_MISC_CTRL_PWM_RATE_SHIFT                   6

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DLY [05:04] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_MASK                     0x00000030
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DLY_SHIFT                    4

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2 [03:03] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_MASK                    0x00000008
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_SHIFT                   3

/* TM :: SYS_PLL_MISC_CTRL :: VCO_DIV2_POST [02:02] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_MASK               0x00000004
#define BCHP_TM_SYS_PLL_MISC_CTRL_VCO_DIV2_POST_SHIFT              2

/* TM :: SYS_PLL_MISC_CTRL :: AUX [01:01] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_MASK                         0x00000002
#define BCHP_TM_SYS_PLL_MISC_CTRL_AUX_SHIFT                        1

/* TM :: SYS_PLL_MISC_CTRL :: EN_REF_OUT [00:00] */
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_MASK                  0x00000001
#define BCHP_TM_SYS_PLL_MISC_CTRL_EN_REF_OUT_SHIFT                 0

/***************************************************************************
 *OSC_CLK_EN - XTAL Oscillator Clock Enable Register
 ***************************************************************************/
/* TM :: OSC_CLK_EN :: RSVD_1 [31:08] */
#define BCHP_TM_OSC_CLK_EN_RSVD_1_MASK                             0xffffff00
#define BCHP_TM_OSC_CLK_EN_RSVD_1_SHIFT                            8

/* TM :: OSC_CLK_EN :: RSVD_0 [07:07] */
#define BCHP_TM_OSC_CLK_EN_RSVD_0_MASK                             0x00000080
#define BCHP_TM_OSC_CLK_EN_RSVD_0_SHIFT                            7

/* TM :: OSC_CLK_EN :: CML_TNR [06:06] */
#define BCHP_TM_OSC_CLK_EN_CML_TNR_MASK                            0x00000040
#define BCHP_TM_OSC_CLK_EN_CML_TNR_SHIFT                           6

/* TM :: OSC_CLK_EN :: CMOS_5 [05:05] */
#define BCHP_TM_OSC_CLK_EN_CMOS_5_MASK                             0x00000020
#define BCHP_TM_OSC_CLK_EN_CMOS_5_SHIFT                            5

/* TM :: OSC_CLK_EN :: CMOS_4 [04:04] */
#define BCHP_TM_OSC_CLK_EN_CMOS_4_MASK                             0x00000010
#define BCHP_TM_OSC_CLK_EN_CMOS_4_SHIFT                            4

/* TM :: OSC_CLK_EN :: CMOS_3 [03:03] */
#define BCHP_TM_OSC_CLK_EN_CMOS_3_MASK                             0x00000008
#define BCHP_TM_OSC_CLK_EN_CMOS_3_SHIFT                            3

/* TM :: OSC_CLK_EN :: CMOS_2 [02:02] */
#define BCHP_TM_OSC_CLK_EN_CMOS_2_MASK                             0x00000004
#define BCHP_TM_OSC_CLK_EN_CMOS_2_SHIFT                            2

/* TM :: OSC_CLK_EN :: CMOS_1 [01:01] */
#define BCHP_TM_OSC_CLK_EN_CMOS_1_MASK                             0x00000002
#define BCHP_TM_OSC_CLK_EN_CMOS_1_SHIFT                            1

/* TM :: OSC_CLK_EN :: CMOS_TNR [00:00] */
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR_MASK                           0x00000001
#define BCHP_TM_OSC_CLK_EN_CMOS_TNR_SHIFT                          0

/***************************************************************************
 *REG_CLK_EN - Register Clock Enable Register
 ***************************************************************************/
/* TM :: REG_CLK_EN :: RSVD_3 [31:15] */
#define BCHP_TM_REG_CLK_EN_RSVD_3_MASK                             0xffff8000
#define BCHP_TM_REG_CLK_EN_RSVD_3_SHIFT                            15

/* TM :: REG_CLK_EN :: RSVD_2 [14:14] */
#define BCHP_TM_REG_CLK_EN_RSVD_2_MASK                             0x00004000
#define BCHP_TM_REG_CLK_EN_RSVD_2_SHIFT                            14

/* TM :: REG_CLK_EN :: RSVD_1 [13:13] */
#define BCHP_TM_REG_CLK_EN_RSVD_1_MASK                             0x00002000
#define BCHP_TM_REG_CLK_EN_RSVD_1_SHIFT                            13

/* TM :: REG_CLK_EN :: RSVD_0 [12:12] */
#define BCHP_TM_REG_CLK_EN_RSVD_0_MASK                             0x00001000
#define BCHP_TM_REG_CLK_EN_RSVD_0_SHIFT                            12

/* TM :: REG_CLK_EN :: SDS_AFEC7 [11:11] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC7_MASK                          0x00000800
#define BCHP_TM_REG_CLK_EN_SDS_AFEC7_SHIFT                         11

/* TM :: REG_CLK_EN :: SDS_AFEC6 [10:10] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC6_MASK                          0x00000400
#define BCHP_TM_REG_CLK_EN_SDS_AFEC6_SHIFT                         10

/* TM :: REG_CLK_EN :: SDS_AFEC5 [09:09] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC5_MASK                          0x00000200
#define BCHP_TM_REG_CLK_EN_SDS_AFEC5_SHIFT                         9

/* TM :: REG_CLK_EN :: SDS_AFEC4 [08:08] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC4_MASK                          0x00000100
#define BCHP_TM_REG_CLK_EN_SDS_AFEC4_SHIFT                         8

/* TM :: REG_CLK_EN :: SDS_AFEC3 [07:07] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC3_MASK                          0x00000080
#define BCHP_TM_REG_CLK_EN_SDS_AFEC3_SHIFT                         7

/* TM :: REG_CLK_EN :: SDS_AFEC2 [06:06] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC2_MASK                          0x00000040
#define BCHP_TM_REG_CLK_EN_SDS_AFEC2_SHIFT                         6

/* TM :: REG_CLK_EN :: SDS_AFEC1 [05:05] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC1_MASK                          0x00000020
#define BCHP_TM_REG_CLK_EN_SDS_AFEC1_SHIFT                         5

/* TM :: REG_CLK_EN :: SDS_AFEC0 [04:04] */
#define BCHP_TM_REG_CLK_EN_SDS_AFEC0_MASK                          0x00000010
#define BCHP_TM_REG_CLK_EN_SDS_AFEC0_SHIFT                         4

/* TM :: REG_CLK_EN :: MTSIF [03:03] */
#define BCHP_TM_REG_CLK_EN_MTSIF_MASK                              0x00000008
#define BCHP_TM_REG_CLK_EN_MTSIF_SHIFT                             3

/* TM :: REG_CLK_EN :: FSK [02:02] */
#define BCHP_TM_REG_CLK_EN_FSK_MASK                                0x00000004
#define BCHP_TM_REG_CLK_EN_FSK_SHIFT                               2

/* TM :: REG_CLK_EN :: WFE [01:01] */
#define BCHP_TM_REG_CLK_EN_WFE_MASK                                0x00000002
#define BCHP_TM_REG_CLK_EN_WFE_SHIFT                               1

/* TM :: REG_CLK_EN :: CHAN [00:00] */
#define BCHP_TM_REG_CLK_EN_CHAN_MASK                               0x00000001
#define BCHP_TM_REG_CLK_EN_CHAN_SHIFT                              0

/***************************************************************************
 *SYS_CLK_EN - System Clock Enable Register
 ***************************************************************************/
/* TM :: SYS_CLK_EN :: RSVD_1 [31:28] */
#define BCHP_TM_SYS_CLK_EN_RSVD_1_MASK                             0xf0000000
#define BCHP_TM_SYS_CLK_EN_RSVD_1_SHIFT                            28

/* TM :: SYS_CLK_EN :: RSVD_0 [27:24] */
#define BCHP_TM_SYS_CLK_EN_RSVD_0_MASK                             0x0f000000
#define BCHP_TM_SYS_CLK_EN_RSVD_0_SHIFT                            24

/* TM :: SYS_CLK_EN :: FSK [23:23] */
#define BCHP_TM_SYS_CLK_EN_FSK_MASK                                0x00800000
#define BCHP_TM_SYS_CLK_EN_FSK_SHIFT                               23

/* TM :: SYS_CLK_EN :: SDS7 [22:22] */
#define BCHP_TM_SYS_CLK_EN_SDS7_MASK                               0x00400000
#define BCHP_TM_SYS_CLK_EN_SDS7_SHIFT                              22

/* TM :: SYS_CLK_EN :: SDS6 [21:21] */
#define BCHP_TM_SYS_CLK_EN_SDS6_MASK                               0x00200000
#define BCHP_TM_SYS_CLK_EN_SDS6_SHIFT                              21

/* TM :: SYS_CLK_EN :: SDS5 [20:20] */
#define BCHP_TM_SYS_CLK_EN_SDS5_MASK                               0x00100000
#define BCHP_TM_SYS_CLK_EN_SDS5_SHIFT                              20

/* TM :: SYS_CLK_EN :: SDS4 [19:19] */
#define BCHP_TM_SYS_CLK_EN_SDS4_MASK                               0x00080000
#define BCHP_TM_SYS_CLK_EN_SDS4_SHIFT                              19

/* TM :: SYS_CLK_EN :: SDS3 [18:18] */
#define BCHP_TM_SYS_CLK_EN_SDS3_MASK                               0x00040000
#define BCHP_TM_SYS_CLK_EN_SDS3_SHIFT                              18

/* TM :: SYS_CLK_EN :: SDS2 [17:17] */
#define BCHP_TM_SYS_CLK_EN_SDS2_MASK                               0x00020000
#define BCHP_TM_SYS_CLK_EN_SDS2_SHIFT                              17

/* TM :: SYS_CLK_EN :: SDS1 [16:16] */
#define BCHP_TM_SYS_CLK_EN_SDS1_MASK                               0x00010000
#define BCHP_TM_SYS_CLK_EN_SDS1_SHIFT                              16

/* TM :: SYS_CLK_EN :: SDS0 [15:15] */
#define BCHP_TM_SYS_CLK_EN_SDS0_MASK                               0x00008000
#define BCHP_TM_SYS_CLK_EN_SDS0_SHIFT                              15

/* TM :: SYS_CLK_EN :: AFEC7 [14:14] */
#define BCHP_TM_SYS_CLK_EN_AFEC7_MASK                              0x00004000
#define BCHP_TM_SYS_CLK_EN_AFEC7_SHIFT                             14

/* TM :: SYS_CLK_EN :: AFEC6 [13:13] */
#define BCHP_TM_SYS_CLK_EN_AFEC6_MASK                              0x00002000
#define BCHP_TM_SYS_CLK_EN_AFEC6_SHIFT                             13

/* TM :: SYS_CLK_EN :: AFEC5 [12:12] */
#define BCHP_TM_SYS_CLK_EN_AFEC5_MASK                              0x00001000
#define BCHP_TM_SYS_CLK_EN_AFEC5_SHIFT                             12

/* TM :: SYS_CLK_EN :: AFEC4 [11:11] */
#define BCHP_TM_SYS_CLK_EN_AFEC4_MASK                              0x00000800
#define BCHP_TM_SYS_CLK_EN_AFEC4_SHIFT                             11

/* TM :: SYS_CLK_EN :: AFEC3 [10:10] */
#define BCHP_TM_SYS_CLK_EN_AFEC3_MASK                              0x00000400
#define BCHP_TM_SYS_CLK_EN_AFEC3_SHIFT                             10

/* TM :: SYS_CLK_EN :: AFEC2 [09:09] */
#define BCHP_TM_SYS_CLK_EN_AFEC2_MASK                              0x00000200
#define BCHP_TM_SYS_CLK_EN_AFEC2_SHIFT                             9

/* TM :: SYS_CLK_EN :: AFEC1 [08:08] */
#define BCHP_TM_SYS_CLK_EN_AFEC1_MASK                              0x00000100
#define BCHP_TM_SYS_CLK_EN_AFEC1_SHIFT                             8

/* TM :: SYS_CLK_EN :: AFEC0 [07:07] */
#define BCHP_TM_SYS_CLK_EN_AFEC0_MASK                              0x00000080
#define BCHP_TM_SYS_CLK_EN_AFEC0_SHIFT                             7

/* TM :: SYS_CLK_EN :: OTP_108 [06:06] */
#define BCHP_TM_SYS_CLK_EN_OTP_108_MASK                            0x00000040
#define BCHP_TM_SYS_CLK_EN_OTP_108_SHIFT                           6

/* TM :: SYS_CLK_EN :: OTP_9 [05:05] */
#define BCHP_TM_SYS_CLK_EN_OTP_9_MASK                              0x00000020
#define BCHP_TM_SYS_CLK_EN_OTP_9_SHIFT                             5

/* TM :: SYS_CLK_EN :: LEAP_27 [04:04] */
#define BCHP_TM_SYS_CLK_EN_LEAP_27_MASK                            0x00000010
#define BCHP_TM_SYS_CLK_EN_LEAP_27_SHIFT                           4

/* TM :: SYS_CLK_EN :: PERIPH_27 [03:03] */
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_MASK                          0x00000008
#define BCHP_TM_SYS_CLK_EN_PERIPH_27_SHIFT                         3

/* TM :: SYS_CLK_EN :: TMT_216 [02:02] */
#define BCHP_TM_SYS_CLK_EN_TMT_216_MASK                            0x00000004
#define BCHP_TM_SYS_CLK_EN_TMT_216_SHIFT                           2

/* TM :: SYS_CLK_EN :: MTSIF_216 [01:01] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_216_MASK                          0x00000002
#define BCHP_TM_SYS_CLK_EN_MTSIF_216_SHIFT                         1

/* TM :: SYS_CLK_EN :: MTSIF_XMT [00:00] */
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_MASK                          0x00000001
#define BCHP_TM_SYS_CLK_EN_MTSIF_XMT_SHIFT                         0

/***************************************************************************
 *TEST_MODE - Test Mode Control Register
 ***************************************************************************/
/* TM :: TEST_MODE :: RSVD [31:09] */
#define BCHP_TM_TEST_MODE_RSVD_MASK                                0xfffffe00
#define BCHP_TM_TEST_MODE_RSVD_SHIFT                               9

/* TM :: TEST_MODE :: EN [08:08] */
#define BCHP_TM_TEST_MODE_EN_MASK                                  0x00000100
#define BCHP_TM_TEST_MODE_EN_SHIFT                                 8

/* TM :: TEST_MODE :: MODE [07:00] */
#define BCHP_TM_TEST_MODE_MODE_MASK                                0x000000ff
#define BCHP_TM_TEST_MODE_MODE_SHIFT                               0

/***************************************************************************
 *TEST_MISC2 - Test Misc2 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC2 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC2_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC2_MISC_SHIFT                              0

/***************************************************************************
 *TEST_MISC1 - Test Misc1 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC1 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC1_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC1_MISC_SHIFT                              0

/***************************************************************************
 *TEST_MISC0 - Test Misc0 Control Register
 ***************************************************************************/
/* TM :: TEST_MISC0 :: MISC [31:00] */
#define BCHP_TM_TEST_MISC0_MISC_MASK                               0xffffffff
#define BCHP_TM_TEST_MISC0_MISC_SHIFT                              0

/***************************************************************************
 *MTSIF0_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF0_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF0_CTRL_RSVD_1_MASK                            0xffffff00
#define BCHP_TM_MTSIF0_CTRL_RSVD_1_SHIFT                           8

/* TM :: MTSIF0_CTRL :: RSVD_0 [07:04] */
#define BCHP_TM_MTSIF0_CTRL_RSVD_0_MASK                            0x000000f0
#define BCHP_TM_MTSIF0_CTRL_RSVD_0_SHIFT                           4

/* TM :: MTSIF0_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF0_CTRL_SLEW_MASK                              0x00000008
#define BCHP_TM_MTSIF0_CTRL_SLEW_SHIFT                             3

/* TM :: MTSIF0_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF0_CTRL_EN_AMP_MASK                            0x00000004
#define BCHP_TM_MTSIF0_CTRL_EN_AMP_SHIFT                           2

/* TM :: MTSIF0_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF0_CTRL_DRIVE_MODE_MASK                        0x00000003
#define BCHP_TM_MTSIF0_CTRL_DRIVE_MODE_SHIFT                       0

/***************************************************************************
 *MTSIF1_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF1_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF1_CTRL_RSVD_1_MASK                            0xffffff00
#define BCHP_TM_MTSIF1_CTRL_RSVD_1_SHIFT                           8

/* TM :: MTSIF1_CTRL :: RSVD_0 [07:04] */
#define BCHP_TM_MTSIF1_CTRL_RSVD_0_MASK                            0x000000f0
#define BCHP_TM_MTSIF1_CTRL_RSVD_0_SHIFT                           4

/* TM :: MTSIF1_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF1_CTRL_SLEW_MASK                              0x00000008
#define BCHP_TM_MTSIF1_CTRL_SLEW_SHIFT                             3

/* TM :: MTSIF1_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF1_CTRL_EN_AMP_MASK                            0x00000004
#define BCHP_TM_MTSIF1_CTRL_EN_AMP_SHIFT                           2

/* TM :: MTSIF1_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF1_CTRL_DRIVE_MODE_MASK                        0x00000003
#define BCHP_TM_MTSIF1_CTRL_DRIVE_MODE_SHIFT                       0

/***************************************************************************
 *MTSIF_GPO_EN - MTSIF GPO Enable Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_EN :: RSVD [31:22] */
#define BCHP_TM_MTSIF_GPO_EN_RSVD_MASK                             0xffc00000
#define BCHP_TM_MTSIF_GPO_EN_RSVD_SHIFT                            22

/* TM :: MTSIF_GPO_EN :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_CLK_MASK                       0x00200000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_CLK_SHIFT                      21

/* TM :: MTSIF_GPO_EN :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_SYNC_MASK                      0x00100000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_SYNC_SHIFT                     20

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_7_MASK                    0x00080000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_7_SHIFT                   19

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_6_MASK                    0x00040000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_6_SHIFT                   18

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_5_MASK                    0x00020000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_5_SHIFT                   17

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_4_MASK                    0x00010000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_4_SHIFT                   16

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_3_MASK                    0x00008000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_3_SHIFT                   15

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_2_MASK                    0x00004000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_2_SHIFT                   14

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_1_MASK                    0x00002000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_1_SHIFT                   13

/* TM :: MTSIF_GPO_EN :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_0_MASK                    0x00001000
#define BCHP_TM_MTSIF_GPO_EN_MTSIF1_DATA_0_SHIFT                   12

/* TM :: MTSIF_GPO_EN :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_RESET_MASK                  0x00000800
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_RESET_SHIFT                 11

/* TM :: MTSIF_GPO_EN :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_MASK                    0x00000400
#define BCHP_TM_MTSIF_GPO_EN_MTSIF_ATS_INC_SHIFT                   10

/* TM :: MTSIF_GPO_EN :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_CLK_MASK                       0x00000200
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_CLK_SHIFT                      9

/* TM :: MTSIF_GPO_EN :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_SYNC_MASK                      0x00000100
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_SYNC_SHIFT                     8

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_7_MASK                    0x00000080
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_7_SHIFT                   7

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_6_MASK                    0x00000040
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_6_SHIFT                   6

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_5_MASK                    0x00000020
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_5_SHIFT                   5

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_4_MASK                    0x00000010
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_4_SHIFT                   4

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_3_MASK                    0x00000008
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_3_SHIFT                   3

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_2_MASK                    0x00000004
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_2_SHIFT                   2

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_1_MASK                    0x00000002
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_1_SHIFT                   1

/* TM :: MTSIF_GPO_EN :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_0_MASK                    0x00000001
#define BCHP_TM_MTSIF_GPO_EN_MTSIF0_DATA_0_SHIFT                   0

/***************************************************************************
 *MTSIF_GPO_VAL - MTSIF GPO Value Control Register
 ***************************************************************************/
/* TM :: MTSIF_GPO_VAL :: RSVD [31:22] */
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_MASK                            0xffc00000
#define BCHP_TM_MTSIF_GPO_VAL_RSVD_SHIFT                           22

/* TM :: MTSIF_GPO_VAL :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_CLK_MASK                      0x00200000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_CLK_SHIFT                     21

/* TM :: MTSIF_GPO_VAL :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_SYNC_MASK                     0x00100000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_SYNC_SHIFT                    20

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_7_MASK                   0x00080000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_7_SHIFT                  19

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_6_MASK                   0x00040000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_6_SHIFT                  18

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_5_MASK                   0x00020000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_5_SHIFT                  17

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_4_MASK                   0x00010000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_4_SHIFT                  16

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_3_MASK                   0x00008000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_3_SHIFT                  15

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_2_MASK                   0x00004000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_2_SHIFT                  14

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_1_MASK                   0x00002000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_1_SHIFT                  13

/* TM :: MTSIF_GPO_VAL :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_0_MASK                   0x00001000
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF1_DATA_0_SHIFT                  12

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_MASK                 0x00000800
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_RESET_SHIFT                11

/* TM :: MTSIF_GPO_VAL :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_MASK                   0x00000400
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF_ATS_INC_SHIFT                  10

/* TM :: MTSIF_GPO_VAL :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_CLK_MASK                      0x00000200
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_CLK_SHIFT                     9

/* TM :: MTSIF_GPO_VAL :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_SYNC_MASK                     0x00000100
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_SYNC_SHIFT                    8

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_7_MASK                   0x00000080
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_7_SHIFT                  7

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_6_MASK                   0x00000040
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_6_SHIFT                  6

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_5_MASK                   0x00000020
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_5_SHIFT                  5

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_4_MASK                   0x00000010
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_4_SHIFT                  4

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_3_MASK                   0x00000008
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_3_SHIFT                  3

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_2_MASK                   0x00000004
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_2_SHIFT                  2

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_1_MASK                   0x00000002
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_1_SHIFT                  1

/* TM :: MTSIF_GPO_VAL :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_0_MASK                   0x00000001
#define BCHP_TM_MTSIF_GPO_VAL_MTSIF0_DATA_0_SHIFT                  0

/***************************************************************************
 *UART_CTRL - UART Control Register
 ***************************************************************************/
/* TM :: UART_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_UART_CTRL_RSVD_1_MASK                              0xffffffc0
#define BCHP_TM_UART_CTRL_RSVD_1_SHIFT                             6

/* TM :: UART_CTRL :: RSVD_0 [05:05] */
#define BCHP_TM_UART_CTRL_RSVD_0_MASK                              0x00000020
#define BCHP_TM_UART_CTRL_RSVD_0_SHIFT                             5

/* TM :: UART_CTRL :: EN_RX [04:04] */
#define BCHP_TM_UART_CTRL_EN_RX_MASK                               0x00000010
#define BCHP_TM_UART_CTRL_EN_RX_SHIFT                              4

/* TM :: UART_CTRL :: SEL_RX [03:00] */
#define BCHP_TM_UART_CTRL_SEL_RX_MASK                              0x0000000f
#define BCHP_TM_UART_CTRL_SEL_RX_SHIFT                             0

/***************************************************************************
 *EXT_IRQ_CTRL - External IRQ Control Register
 ***************************************************************************/
/* TM :: EXT_IRQ_CTRL :: RSVD_0 [31:08] */
#define BCHP_TM_EXT_IRQ_CTRL_RSVD_0_MASK                           0xffffff00
#define BCHP_TM_EXT_IRQ_CTRL_RSVD_0_SHIFT                          8

/* TM :: EXT_IRQ_CTRL :: POL_EXT_IRQ3 [07:07] */
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ3_MASK                     0x00000080
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ3_SHIFT                    7

/* TM :: EXT_IRQ_CTRL :: POL_EXT_IRQ2 [06:06] */
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ2_MASK                     0x00000040
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ2_SHIFT                    6

/* TM :: EXT_IRQ_CTRL :: POL_EXT_IRQ1 [05:05] */
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ1_MASK                     0x00000020
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ1_SHIFT                    5

/* TM :: EXT_IRQ_CTRL :: POL_EXT_IRQ0 [04:04] */
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ0_MASK                     0x00000010
#define BCHP_TM_EXT_IRQ_CTRL_POL_EXT_IRQ0_SHIFT                    4

/* TM :: EXT_IRQ_CTRL :: EN_EXT_IRQ3 [03:03] */
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ3_MASK                      0x00000008
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ3_SHIFT                     3

/* TM :: EXT_IRQ_CTRL :: EN_EXT_IRQ2 [02:02] */
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ2_MASK                      0x00000004
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ2_SHIFT                     2

/* TM :: EXT_IRQ_CTRL :: EN_EXT_IRQ1 [01:01] */
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ1_MASK                      0x00000002
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ1_SHIFT                     1

/* TM :: EXT_IRQ_CTRL :: EN_EXT_IRQ0 [00:00] */
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ0_MASK                      0x00000001
#define BCHP_TM_EXT_IRQ_CTRL_EN_EXT_IRQ0_SHIFT                     0

/***************************************************************************
 *GPIO_MUX - GPIO Mux Control Register
 ***************************************************************************/
/* TM :: GPIO_MUX :: RSVD [31:16] */
#define BCHP_TM_GPIO_MUX_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPIO_MUX_RSVD_SHIFT                                16

/* TM :: GPIO_MUX :: GPIO_03 [15:12] */
#define BCHP_TM_GPIO_MUX_GPIO_03_MASK                              0x0000f000
#define BCHP_TM_GPIO_MUX_GPIO_03_SHIFT                             12

/* TM :: GPIO_MUX :: GPIO_02 [11:08] */
#define BCHP_TM_GPIO_MUX_GPIO_02_MASK                              0x00000f00
#define BCHP_TM_GPIO_MUX_GPIO_02_SHIFT                             8

/* TM :: GPIO_MUX :: GPIO_01 [07:04] */
#define BCHP_TM_GPIO_MUX_GPIO_01_MASK                              0x000000f0
#define BCHP_TM_GPIO_MUX_GPIO_01_SHIFT                             4

/* TM :: GPIO_MUX :: GPIO_00 [03:00] */
#define BCHP_TM_GPIO_MUX_GPIO_00_MASK                              0x0000000f
#define BCHP_TM_GPIO_MUX_GPIO_00_SHIFT                             0

/***************************************************************************
 *GPIO_IODIR - GPIO IO Directional Control Register
 ***************************************************************************/
/* TM :: GPIO_IODIR :: RSVD [31:16] */
#define BCHP_TM_GPIO_IODIR_RSVD_MASK                               0xffff0000
#define BCHP_TM_GPIO_IODIR_RSVD_SHIFT                              16

/* TM :: GPIO_IODIR :: IODIR [15:00] */
#define BCHP_TM_GPIO_IODIR_IODIR_MASK                              0x0000ffff
#define BCHP_TM_GPIO_IODIR_IODIR_SHIFT                             0

/***************************************************************************
 *GPIO_OD - GPIO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPIO_OD :: RSVD [31:16] */
#define BCHP_TM_GPIO_OD_RSVD_MASK                                  0xffff0000
#define BCHP_TM_GPIO_OD_RSVD_SHIFT                                 16

/* TM :: GPIO_OD :: OD [15:00] */
#define BCHP_TM_GPIO_OD_OD_MASK                                    0x0000ffff
#define BCHP_TM_GPIO_OD_OD_SHIFT                                   0

/***************************************************************************
 *GPIO_DATA - GPIO Data Control Register
 ***************************************************************************/
/* TM :: GPIO_DATA :: RSVD [31:16] */
#define BCHP_TM_GPIO_DATA_RSVD_MASK                                0xffff0000
#define BCHP_TM_GPIO_DATA_RSVD_SHIFT                               16

/* TM :: GPIO_DATA :: VAL [15:00] */
#define BCHP_TM_GPIO_DATA_VAL_MASK                                 0x0000ffff
#define BCHP_TM_GPIO_DATA_VAL_SHIFT                                0

/***************************************************************************
 *GPO_EN - GPO Output Enable Control Register
 ***************************************************************************/
/* TM :: GPO_EN :: RSVD [31:16] */
#define BCHP_TM_GPO_EN_RSVD_MASK                                   0xffff0000
#define BCHP_TM_GPO_EN_RSVD_SHIFT                                  16

/* TM :: GPO_EN :: EN [15:00] */
#define BCHP_TM_GPO_EN_EN_MASK                                     0x0000ffff
#define BCHP_TM_GPO_EN_EN_SHIFT                                    0

/***************************************************************************
 *GPO_OD - GPO Open Drain Control Register
 ***************************************************************************/
/* TM :: GPO_OD :: RSVD [31:16] */
#define BCHP_TM_GPO_OD_RSVD_MASK                                   0xffff0000
#define BCHP_TM_GPO_OD_RSVD_SHIFT                                  16

/* TM :: GPO_OD :: OD [15:00] */
#define BCHP_TM_GPO_OD_OD_MASK                                     0x0000ffff
#define BCHP_TM_GPO_OD_OD_SHIFT                                    0

/***************************************************************************
 *GPO_DATA - GPO Data Control Register
 ***************************************************************************/
/* TM :: GPO_DATA :: RSVD [31:16] */
#define BCHP_TM_GPO_DATA_RSVD_MASK                                 0xffff0000
#define BCHP_TM_GPO_DATA_RSVD_SHIFT                                16

/* TM :: GPO_DATA :: VAL [15:00] */
#define BCHP_TM_GPO_DATA_VAL_MASK                                  0x0000ffff
#define BCHP_TM_GPO_DATA_VAL_SHIFT                                 0

/***************************************************************************
 *IRQ_CTRL - Interrupt Pad Control Register
 ***************************************************************************/
/* TM :: IRQ_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_IRQ_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_IRQ_CTRL_RSVD_2_SHIFT                              8

/* TM :: IRQ_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_IRQ_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_IRQ_CTRL_RSVD_1_SHIFT                              6

/* TM :: IRQ_CTRL :: OD [05:05] */
#define BCHP_TM_IRQ_CTRL_OD_MASK                                   0x00000020
#define BCHP_TM_IRQ_CTRL_OD_SHIFT                                  5

/* TM :: IRQ_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_IRQ_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_IRQ_CTRL_GPO_EN_SHIFT                              4

/* TM :: IRQ_CTRL :: RSVD_0 [03:01] */
#define BCHP_TM_IRQ_CTRL_RSVD_0_MASK                               0x0000000e
#define BCHP_TM_IRQ_CTRL_RSVD_0_SHIFT                              1

/* TM :: IRQ_CTRL :: GPO_VAL [00:00] */
#define BCHP_TM_IRQ_CTRL_GPO_VAL_MASK                              0x00000001
#define BCHP_TM_IRQ_CTRL_GPO_VAL_SHIFT                             0

/***************************************************************************
 *BSC_CTRL - Master BSC Control Register
 ***************************************************************************/
/* TM :: BSC_CTRL :: RSVD_2 [31:08] */
#define BCHP_TM_BSC_CTRL_RSVD_2_MASK                               0xffffff00
#define BCHP_TM_BSC_CTRL_RSVD_2_SHIFT                              8

/* TM :: BSC_CTRL :: RSVD_1 [07:06] */
#define BCHP_TM_BSC_CTRL_RSVD_1_MASK                               0x000000c0
#define BCHP_TM_BSC_CTRL_RSVD_1_SHIFT                              6

/* TM :: BSC_CTRL :: REF_LVL [05:05] */
#define BCHP_TM_BSC_CTRL_REF_LVL_MASK                              0x00000020
#define BCHP_TM_BSC_CTRL_REF_LVL_SHIFT                             5

/* TM :: BSC_CTRL :: GPO_EN [04:04] */
#define BCHP_TM_BSC_CTRL_GPO_EN_MASK                               0x00000010
#define BCHP_TM_BSC_CTRL_GPO_EN_SHIFT                              4

/* TM :: BSC_CTRL :: RSVD_0 [03:02] */
#define BCHP_TM_BSC_CTRL_RSVD_0_MASK                               0x0000000c
#define BCHP_TM_BSC_CTRL_RSVD_0_SHIFT                              2

/* TM :: BSC_CTRL :: SCL_GPO_VAL [01:01] */
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_MASK                          0x00000002
#define BCHP_TM_BSC_CTRL_SCL_GPO_VAL_SHIFT                         1

/* TM :: BSC_CTRL :: SDA_GPO_VAL [00:00] */
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_MASK                          0x00000001
#define BCHP_TM_BSC_CTRL_SDA_GPO_VAL_SHIFT                         0

/***************************************************************************
 *PAD_DRIVE - Pad Drive Strength Control Register
 ***************************************************************************/
/* TM :: PAD_DRIVE :: DSEC [31:28] */
#define BCHP_TM_PAD_DRIVE_DSEC_MASK                                0xf0000000
#define BCHP_TM_PAD_DRIVE_DSEC_SHIFT                               28

/* TM :: PAD_DRIVE :: EJTAG [27:24] */
#define BCHP_TM_PAD_DRIVE_EJTAG_MASK                               0x0f000000
#define BCHP_TM_PAD_DRIVE_EJTAG_SHIFT                              24

/* TM :: PAD_DRIVE :: MISO_ADDR1 [23:20] */
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_MASK                          0x00f00000
#define BCHP_TM_PAD_DRIVE_MISO_ADDR1_SHIFT                         20

/* TM :: PAD_DRIVE :: IRQb [19:16] */
#define BCHP_TM_PAD_DRIVE_IRQb_MASK                                0x000f0000
#define BCHP_TM_PAD_DRIVE_IRQb_SHIFT                               16

/* TM :: PAD_DRIVE :: EE [15:12] */
#define BCHP_TM_PAD_DRIVE_EE_MASK                                  0x0000f000
#define BCHP_TM_PAD_DRIVE_EE_SHIFT                                 12

/* TM :: PAD_DRIVE :: GPIO_08_15 [11:08] */
#define BCHP_TM_PAD_DRIVE_GPIO_08_15_MASK                          0x00000f00
#define BCHP_TM_PAD_DRIVE_GPIO_08_15_SHIFT                         8

/* TM :: PAD_DRIVE :: GPIO_00_07 [07:04] */
#define BCHP_TM_PAD_DRIVE_GPIO_00_07_MASK                          0x000000f0
#define BCHP_TM_PAD_DRIVE_GPIO_00_07_SHIFT                         4

/* TM :: PAD_DRIVE :: GPO [03:00] */
#define BCHP_TM_PAD_DRIVE_GPO_MASK                                 0x0000000f
#define BCHP_TM_PAD_DRIVE_GPO_SHIFT                                0

/***************************************************************************
 *PAD_INPUT - Pad Input Control Register
 ***************************************************************************/
/* TM :: PAD_INPUT :: RSVD_1 [31:17] */
#define BCHP_TM_PAD_INPUT_RSVD_1_MASK                              0xfffe0000
#define BCHP_TM_PAD_INPUT_RSVD_1_SHIFT                             17

/* TM :: PAD_INPUT :: MTSIF_ATS_DIS_INPUT [16:16] */
#define BCHP_TM_PAD_INPUT_MTSIF_ATS_DIS_INPUT_MASK                 0x00010000
#define BCHP_TM_PAD_INPUT_MTSIF_ATS_DIS_INPUT_SHIFT                16

/* TM :: PAD_INPUT :: DSEC_INPUT_MODE [15:15] */
#define BCHP_TM_PAD_INPUT_DSEC_INPUT_MODE_MASK                     0x00008000
#define BCHP_TM_PAD_INPUT_DSEC_INPUT_MODE_SHIFT                    15

/* TM :: PAD_INPUT :: EE_INPUT_MODE [14:14] */
#define BCHP_TM_PAD_INPUT_EE_INPUT_MODE_MASK                       0x00004000
#define BCHP_TM_PAD_INPUT_EE_INPUT_MODE_SHIFT                      14

/* TM :: PAD_INPUT :: EJTAG_INPUT_MODE [13:13] */
#define BCHP_TM_PAD_INPUT_EJTAG_INPUT_MODE_MASK                    0x00002000
#define BCHP_TM_PAD_INPUT_EJTAG_INPUT_MODE_SHIFT                   13

/* TM :: PAD_INPUT :: MISO_ADDR1_INPUT_MODE [12:12] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_MASK               0x00001000
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_INPUT_MODE_SHIFT              12

/* TM :: PAD_INPUT :: IRQ_INPUT_MODE [11:11] */
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_MASK                      0x00000800
#define BCHP_TM_PAD_INPUT_IRQ_INPUT_MODE_SHIFT                     11

/* TM :: PAD_INPUT :: GPIO_INPUT_MODE [10:10] */
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_MASK                     0x00000400
#define BCHP_TM_PAD_INPUT_GPIO_INPUT_MODE_SHIFT                    10

/* TM :: PAD_INPUT :: GPO_INPUT_MODE [09:09] */
#define BCHP_TM_PAD_INPUT_GPO_INPUT_MODE_MASK                      0x00000200
#define BCHP_TM_PAD_INPUT_GPO_INPUT_MODE_SHIFT                     9

/* TM :: PAD_INPUT :: DSEC_DIS_INPUT [08:08] */
#define BCHP_TM_PAD_INPUT_DSEC_DIS_INPUT_MASK                      0x00000100
#define BCHP_TM_PAD_INPUT_DSEC_DIS_INPUT_SHIFT                     8

/* TM :: PAD_INPUT :: MTSIF1_DIS_INPUT [07:07] */
#define BCHP_TM_PAD_INPUT_MTSIF1_DIS_INPUT_MASK                    0x00000080
#define BCHP_TM_PAD_INPUT_MTSIF1_DIS_INPUT_SHIFT                   7

/* TM :: PAD_INPUT :: MTSIF0_DIS_INPUT [06:06] */
#define BCHP_TM_PAD_INPUT_MTSIF0_DIS_INPUT_MASK                    0x00000040
#define BCHP_TM_PAD_INPUT_MTSIF0_DIS_INPUT_SHIFT                   6

/* TM :: PAD_INPUT :: EE_DIS_INPUT [05:05] */
#define BCHP_TM_PAD_INPUT_EE_DIS_INPUT_MASK                        0x00000020
#define BCHP_TM_PAD_INPUT_EE_DIS_INPUT_SHIFT                       5

/* TM :: PAD_INPUT :: EJTAG_DIS_INPUT [04:04] */
#define BCHP_TM_PAD_INPUT_EJTAG_DIS_INPUT_MASK                     0x00000010
#define BCHP_TM_PAD_INPUT_EJTAG_DIS_INPUT_SHIFT                    4

/* TM :: PAD_INPUT :: MISO_ADDR1_DIS_INPUT [03:03] */
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_MASK                0x00000008
#define BCHP_TM_PAD_INPUT_MISO_ADDR1_DIS_INPUT_SHIFT               3

/* TM :: PAD_INPUT :: IRQ_DIS_INPUT [02:02] */
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_MASK                       0x00000004
#define BCHP_TM_PAD_INPUT_IRQ_DIS_INPUT_SHIFT                      2

/* TM :: PAD_INPUT :: GPIO_DIS_INPUT [01:01] */
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_MASK                      0x00000002
#define BCHP_TM_PAD_INPUT_GPIO_DIS_INPUT_SHIFT                     1

/* TM :: PAD_INPUT :: GPO_DIS_INPUT [00:00] */
#define BCHP_TM_PAD_INPUT_GPO_DIS_INPUT_MASK                       0x00000001
#define BCHP_TM_PAD_INPUT_GPO_DIS_INPUT_SHIFT                      0

/***************************************************************************
 *MISC3 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC3 :: MISC [31:00] */
#define BCHP_TM_MISC3_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC3_MISC_SHIFT                                   0

/***************************************************************************
 *MISC2 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC2 :: MISC [31:00] */
#define BCHP_TM_MISC2_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC2_MISC_SHIFT                                   0

/***************************************************************************
 *MISC1 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC1 :: MISC [31:00] */
#define BCHP_TM_MISC1_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC1_MISC_SHIFT                                   0

/***************************************************************************
 *MISC0 - Misc Control Register
 ***************************************************************************/
/* TM :: MISC0 :: MISC [31:00] */
#define BCHP_TM_MISC0_MISC_MASK                                    0xffffffff
#define BCHP_TM_MISC0_MISC_SHIFT                                   0

/***************************************************************************
 *SFT7 - Software Control Register
 ***************************************************************************/
/* TM :: SFT7 :: SFT [31:00] */
#define BCHP_TM_SFT7_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT7_SFT_SHIFT                                     0

/***************************************************************************
 *SFT6 - Software Control Register
 ***************************************************************************/
/* TM :: SFT6 :: SFT [31:00] */
#define BCHP_TM_SFT6_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT6_SFT_SHIFT                                     0

/***************************************************************************
 *SFT5 - Software Control Register
 ***************************************************************************/
/* TM :: SFT5 :: SFT [31:00] */
#define BCHP_TM_SFT5_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT5_SFT_SHIFT                                     0

/***************************************************************************
 *SFT4 - Software Control Register
 ***************************************************************************/
/* TM :: SFT4 :: SFT [31:00] */
#define BCHP_TM_SFT4_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT4_SFT_SHIFT                                     0

/***************************************************************************
 *SFT3 - Software Control Register
 ***************************************************************************/
/* TM :: SFT3 :: SFT [31:00] */
#define BCHP_TM_SFT3_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT3_SFT_SHIFT                                     0

/***************************************************************************
 *SFT2 - Software Control Register
 ***************************************************************************/
/* TM :: SFT2 :: SFT [31:00] */
#define BCHP_TM_SFT2_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT2_SFT_SHIFT                                     0

/***************************************************************************
 *SFT1 - Software Control Register
 ***************************************************************************/
/* TM :: SFT1 :: SFT [31:00] */
#define BCHP_TM_SFT1_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT1_SFT_SHIFT                                     0

/***************************************************************************
 *SFT0 - Software Control Register
 ***************************************************************************/
/* TM :: SFT0 :: SFT [31:00] */
#define BCHP_TM_SFT0_SFT_MASK                                      0xffffffff
#define BCHP_TM_SFT0_SFT_SHIFT                                     0

/***************************************************************************
 *TP_DIAG_CTRL - Testport Diagnostic Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_CTRL :: RSVD [31:13] */
#define BCHP_TM_TP_DIAG_CTRL_RSVD_MASK                             0xffffe000
#define BCHP_TM_TP_DIAG_CTRL_RSVD_SHIFT                            13

/* TM :: TP_DIAG_CTRL :: EN [12:12] */
#define BCHP_TM_TP_DIAG_CTRL_EN_MASK                               0x00001000
#define BCHP_TM_TP_DIAG_CTRL_EN_SHIFT                              12

/* TM :: TP_DIAG_CTRL :: CH_SEL [11:08] */
#define BCHP_TM_TP_DIAG_CTRL_CH_SEL_MASK                           0x00000f00
#define BCHP_TM_TP_DIAG_CTRL_CH_SEL_SHIFT                          8

/* TM :: TP_DIAG_CTRL :: SRC_SEL [07:00] */
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_MASK                          0x000000ff
#define BCHP_TM_TP_DIAG_CTRL_SRC_SEL_SHIFT                         0

/***************************************************************************
 *INT_DIAG_MUX_CTRL8 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL7 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL6 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL5 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL4 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL3 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL2 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL1 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0

/***************************************************************************
 *INT_DIAG_MUX_CTRL0 - Internal Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8

/* TM :: INT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_INT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0

/***************************************************************************
 *INT_DIAG_INV_CTRL1 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_INT_DIAG_INV_CTRL1_RSVD_SHIFT                      4

/* TM :: INT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_INT_DIAG_INV_CTRL1_INV_SHIFT                       0

/***************************************************************************
 *INT_DIAG_INV_CTRL0 - Internal Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: INT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_INT_DIAG_INV_CTRL0_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL8 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_35 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_35_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_34 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_34_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_33 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_33_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL8 :: SEL_32 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL8_SEL_32_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL7 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_31 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_31_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_30 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_30_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_29 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_29_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL7 :: SEL_28 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL7_SEL_28_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL6 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_27 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_27_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_26 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_26_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_25 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_25_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL6 :: SEL_24 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL6_SEL_24_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL5 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_23 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_23_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_22 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_22_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_21 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_21_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL5 :: SEL_20 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL5_SEL_20_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL4 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_19 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_19_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_18 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_18_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_17 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_17_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL4 :: SEL_16 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL4_SEL_16_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL3 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_15 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_15_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_14 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_14_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_13 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_13_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL3 :: SEL_12 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL3_SEL_12_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL2 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_11 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_11_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_10 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_10_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_09 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_09_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL2 :: SEL_08 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL2_SEL_08_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL1 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_07 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_07_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_06 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_06_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_05 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_05_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL1 :: SEL_04 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL1_SEL_04_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_MUX_CTRL0 - External Diagnostic Mux Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_03 [31:24] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_MASK                     0xff000000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_03_SHIFT                    24

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_02 [23:16] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_MASK                     0x00ff0000
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_02_SHIFT                    16

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_01 [15:08] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_MASK                     0x0000ff00
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_01_SHIFT                    8

/* TM :: EXT_DIAG_MUX_CTRL0 :: SEL_00 [07:00] */
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_MASK                     0x000000ff
#define BCHP_TM_EXT_DIAG_MUX_CTRL0_SEL_00_SHIFT                    0

/***************************************************************************
 *EXT_DIAG_INV_CTRL1 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_INV_CTRL1_RSVD_SHIFT                      4

/* TM :: EXT_DIAG_INV_CTRL1 :: INV [03:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_MASK                        0x0000000f
#define BCHP_TM_EXT_DIAG_INV_CTRL1_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_INV_CTRL0 - External Diagnostic Inversion Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_INV_CTRL0 :: INV [31:00] */
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_MASK                        0xffffffff
#define BCHP_TM_EXT_DIAG_INV_CTRL0_INV_SHIFT                       0

/***************************************************************************
 *EXT_DIAG_PAD_CTRL1 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL1 :: RSVD [31:04] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_MASK                       0xfffffff0
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_RSVD_SHIFT                      4

/* TM :: EXT_DIAG_PAD_CTRL1 :: EN [03:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_MASK                         0x0000000f
#define BCHP_TM_EXT_DIAG_PAD_CTRL1_EN_SHIFT                        0

/***************************************************************************
 *EXT_DIAG_PAD_CTRL0 - External Diagnostic Pad Control Register
 ***************************************************************************/
/* TM :: EXT_DIAG_PAD_CTRL0 :: EN [31:00] */
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_MASK                         0xffffffff
#define BCHP_TM_EXT_DIAG_PAD_CTRL0_EN_SHIFT                        0

/***************************************************************************
 *ROSC_CTRL - Ring Oscillator Control Register
 ***************************************************************************/
/* TM :: ROSC_CTRL :: SEL_HVT_ROSC [31:31] */
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_MASK                        0x80000000
#define BCHP_TM_ROSC_CTRL_SEL_HVT_ROSC_SHIFT                       31

/* TM :: ROSC_CTRL :: SEL_PAD_01 [30:29] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_MASK                          0x60000000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_01_SHIFT                         29

/* TM :: ROSC_CTRL :: SEL_PAD_00 [28:27] */
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_MASK                          0x18000000
#define BCHP_TM_ROSC_CTRL_SEL_PAD_00_SHIFT                         27

/* TM :: ROSC_CTRL :: EN_PWR_PAD_01 [26:26] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_MASK                       0x04000000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_01_SHIFT                      26

/* TM :: ROSC_CTRL :: EN_PWR_PAD_00 [25:25] */
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_MASK                       0x02000000
#define BCHP_TM_ROSC_CTRL_EN_PWR_PAD_00_SHIFT                      25

/* TM :: ROSC_CTRL :: EN_PAD_01 [24:24] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_MASK                           0x01000000
#define BCHP_TM_ROSC_CTRL_EN_PAD_01_SHIFT                          24

/* TM :: ROSC_CTRL :: EN_PAD_00 [23:23] */
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_MASK                           0x00800000
#define BCHP_TM_ROSC_CTRL_EN_PAD_00_SHIFT                          23

/* TM :: ROSC_CTRL :: RSVD_0 [22:21] */
#define BCHP_TM_ROSC_CTRL_RSVD_0_MASK                              0x00600000
#define BCHP_TM_ROSC_CTRL_RSVD_0_SHIFT                             21

/* TM :: ROSC_CTRL :: EN_ROSC_20 [20:20] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_20_MASK                          0x00100000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_20_SHIFT                         20

/* TM :: ROSC_CTRL :: EN_ROSC_19 [19:19] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_19_MASK                          0x00080000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_19_SHIFT                         19

/* TM :: ROSC_CTRL :: EN_ROSC_18 [18:18] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_18_MASK                          0x00040000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_18_SHIFT                         18

/* TM :: ROSC_CTRL :: EN_ROSC_17 [17:17] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_17_MASK                          0x00020000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_17_SHIFT                         17

/* TM :: ROSC_CTRL :: EN_ROSC_16 [16:16] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_16_MASK                          0x00010000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_16_SHIFT                         16

/* TM :: ROSC_CTRL :: EN_ROSC_15 [15:15] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_15_MASK                          0x00008000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_15_SHIFT                         15

/* TM :: ROSC_CTRL :: EN_ROSC_14 [14:14] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_14_MASK                          0x00004000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_14_SHIFT                         14

/* TM :: ROSC_CTRL :: EN_ROSC_13 [13:13] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_13_MASK                          0x00002000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_13_SHIFT                         13

/* TM :: ROSC_CTRL :: EN_ROSC_12 [12:12] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_12_MASK                          0x00001000
#define BCHP_TM_ROSC_CTRL_EN_ROSC_12_SHIFT                         12

/* TM :: ROSC_CTRL :: EN_ROSC_11 [11:11] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_11_MASK                          0x00000800
#define BCHP_TM_ROSC_CTRL_EN_ROSC_11_SHIFT                         11

/* TM :: ROSC_CTRL :: EN_ROSC_10 [10:10] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_MASK                          0x00000400
#define BCHP_TM_ROSC_CTRL_EN_ROSC_10_SHIFT                         10

/* TM :: ROSC_CTRL :: EN_ROSC_09 [09:09] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_MASK                          0x00000200
#define BCHP_TM_ROSC_CTRL_EN_ROSC_09_SHIFT                         9

/* TM :: ROSC_CTRL :: EN_ROSC_08 [08:08] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_MASK                          0x00000100
#define BCHP_TM_ROSC_CTRL_EN_ROSC_08_SHIFT                         8

/* TM :: ROSC_CTRL :: EN_ROSC_07 [07:07] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_MASK                          0x00000080
#define BCHP_TM_ROSC_CTRL_EN_ROSC_07_SHIFT                         7

/* TM :: ROSC_CTRL :: EN_ROSC_06 [06:06] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_MASK                          0x00000040
#define BCHP_TM_ROSC_CTRL_EN_ROSC_06_SHIFT                         6

/* TM :: ROSC_CTRL :: EN_ROSC_05 [05:05] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_MASK                          0x00000020
#define BCHP_TM_ROSC_CTRL_EN_ROSC_05_SHIFT                         5

/* TM :: ROSC_CTRL :: EN_ROSC_04 [04:04] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_MASK                          0x00000010
#define BCHP_TM_ROSC_CTRL_EN_ROSC_04_SHIFT                         4

/* TM :: ROSC_CTRL :: EN_ROSC_03 [03:03] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_MASK                          0x00000008
#define BCHP_TM_ROSC_CTRL_EN_ROSC_03_SHIFT                         3

/* TM :: ROSC_CTRL :: EN_ROSC_02 [02:02] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_MASK                          0x00000004
#define BCHP_TM_ROSC_CTRL_EN_ROSC_02_SHIFT                         2

/* TM :: ROSC_CTRL :: EN_ROSC_01 [01:01] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_MASK                          0x00000002
#define BCHP_TM_ROSC_CTRL_EN_ROSC_01_SHIFT                         1

/* TM :: ROSC_CTRL :: EN_ROSC_00 [00:00] */
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_MASK                          0x00000001
#define BCHP_TM_ROSC_CTRL_EN_ROSC_00_SHIFT                         0

/***************************************************************************
 *GPIO_READ - GPIO Read Control Register
 ***************************************************************************/
/* TM :: GPIO_READ :: RSVD_1 [31:26] */
#define BCHP_TM_GPIO_READ_RSVD_1_MASK                              0xfc000000
#define BCHP_TM_GPIO_READ_RSVD_1_SHIFT                             26

/* TM :: GPIO_READ :: PDD [25:25] */
#define BCHP_TM_GPIO_READ_PDD_MASK                                 0x02000000
#define BCHP_TM_GPIO_READ_PDD_SHIFT                                25

/* TM :: GPIO_READ :: CWD [24:24] */
#define BCHP_TM_GPIO_READ_CWD_MASK                                 0x01000000
#define BCHP_TM_GPIO_READ_CWD_SHIFT                                24

/* TM :: GPIO_READ :: RSVD_0 [23:16] */
#define BCHP_TM_GPIO_READ_RSVD_0_MASK                              0x00ff0000
#define BCHP_TM_GPIO_READ_RSVD_0_SHIFT                             16

/* TM :: GPIO_READ :: GPIO_15 [15:15] */
#define BCHP_TM_GPIO_READ_GPIO_15_MASK                             0x00008000
#define BCHP_TM_GPIO_READ_GPIO_15_SHIFT                            15

/* TM :: GPIO_READ :: GPIO_14 [14:14] */
#define BCHP_TM_GPIO_READ_GPIO_14_MASK                             0x00004000
#define BCHP_TM_GPIO_READ_GPIO_14_SHIFT                            14

/* TM :: GPIO_READ :: GPIO_13 [13:13] */
#define BCHP_TM_GPIO_READ_GPIO_13_MASK                             0x00002000
#define BCHP_TM_GPIO_READ_GPIO_13_SHIFT                            13

/* TM :: GPIO_READ :: GPIO_12 [12:12] */
#define BCHP_TM_GPIO_READ_GPIO_12_MASK                             0x00001000
#define BCHP_TM_GPIO_READ_GPIO_12_SHIFT                            12

/* TM :: GPIO_READ :: GPIO_11 [11:11] */
#define BCHP_TM_GPIO_READ_GPIO_11_MASK                             0x00000800
#define BCHP_TM_GPIO_READ_GPIO_11_SHIFT                            11

/* TM :: GPIO_READ :: GPIO_10 [10:10] */
#define BCHP_TM_GPIO_READ_GPIO_10_MASK                             0x00000400
#define BCHP_TM_GPIO_READ_GPIO_10_SHIFT                            10

/* TM :: GPIO_READ :: GPIO_09 [09:09] */
#define BCHP_TM_GPIO_READ_GPIO_09_MASK                             0x00000200
#define BCHP_TM_GPIO_READ_GPIO_09_SHIFT                            9

/* TM :: GPIO_READ :: GPIO_08 [08:08] */
#define BCHP_TM_GPIO_READ_GPIO_08_MASK                             0x00000100
#define BCHP_TM_GPIO_READ_GPIO_08_SHIFT                            8

/* TM :: GPIO_READ :: GPIO_07 [07:07] */
#define BCHP_TM_GPIO_READ_GPIO_07_MASK                             0x00000080
#define BCHP_TM_GPIO_READ_GPIO_07_SHIFT                            7

/* TM :: GPIO_READ :: GPIO_06 [06:06] */
#define BCHP_TM_GPIO_READ_GPIO_06_MASK                             0x00000040
#define BCHP_TM_GPIO_READ_GPIO_06_SHIFT                            6

/* TM :: GPIO_READ :: GPIO_05 [05:05] */
#define BCHP_TM_GPIO_READ_GPIO_05_MASK                             0x00000020
#define BCHP_TM_GPIO_READ_GPIO_05_SHIFT                            5

/* TM :: GPIO_READ :: GPIO_04 [04:04] */
#define BCHP_TM_GPIO_READ_GPIO_04_MASK                             0x00000010
#define BCHP_TM_GPIO_READ_GPIO_04_SHIFT                            4

/* TM :: GPIO_READ :: GPIO_03 [03:03] */
#define BCHP_TM_GPIO_READ_GPIO_03_MASK                             0x00000008
#define BCHP_TM_GPIO_READ_GPIO_03_SHIFT                            3

/* TM :: GPIO_READ :: GPIO_02 [02:02] */
#define BCHP_TM_GPIO_READ_GPIO_02_MASK                             0x00000004
#define BCHP_TM_GPIO_READ_GPIO_02_SHIFT                            2

/* TM :: GPIO_READ :: GPIO_01 [01:01] */
#define BCHP_TM_GPIO_READ_GPIO_01_MASK                             0x00000002
#define BCHP_TM_GPIO_READ_GPIO_01_SHIFT                            1

/* TM :: GPIO_READ :: GPIO_00 [00:00] */
#define BCHP_TM_GPIO_READ_GPIO_00_MASK                             0x00000001
#define BCHP_TM_GPIO_READ_GPIO_00_SHIFT                            0

/***************************************************************************
 *GPO_READ - GPO Read Control Register
 ***************************************************************************/
/* TM :: GPO_READ :: RSVD_0 [31:13] */
#define BCHP_TM_GPO_READ_RSVD_0_MASK                               0xffffe000
#define BCHP_TM_GPO_READ_RSVD_0_SHIFT                              13

/* TM :: GPO_READ :: GPO_12 [12:12] */
#define BCHP_TM_GPO_READ_GPO_12_MASK                               0x00001000
#define BCHP_TM_GPO_READ_GPO_12_SHIFT                              12

/* TM :: GPO_READ :: GPO_11 [11:11] */
#define BCHP_TM_GPO_READ_GPO_11_MASK                               0x00000800
#define BCHP_TM_GPO_READ_GPO_11_SHIFT                              11

/* TM :: GPO_READ :: GPO_10 [10:10] */
#define BCHP_TM_GPO_READ_GPO_10_MASK                               0x00000400
#define BCHP_TM_GPO_READ_GPO_10_SHIFT                              10

/* TM :: GPO_READ :: GPO_09 [09:09] */
#define BCHP_TM_GPO_READ_GPO_09_MASK                               0x00000200
#define BCHP_TM_GPO_READ_GPO_09_SHIFT                              9

/* TM :: GPO_READ :: GPO_08 [08:08] */
#define BCHP_TM_GPO_READ_GPO_08_MASK                               0x00000100
#define BCHP_TM_GPO_READ_GPO_08_SHIFT                              8

/* TM :: GPO_READ :: GPO_07 [07:07] */
#define BCHP_TM_GPO_READ_GPO_07_MASK                               0x00000080
#define BCHP_TM_GPO_READ_GPO_07_SHIFT                              7

/* TM :: GPO_READ :: GPO_06 [06:06] */
#define BCHP_TM_GPO_READ_GPO_06_MASK                               0x00000040
#define BCHP_TM_GPO_READ_GPO_06_SHIFT                              6

/* TM :: GPO_READ :: GPO_05 [05:05] */
#define BCHP_TM_GPO_READ_GPO_05_MASK                               0x00000020
#define BCHP_TM_GPO_READ_GPO_05_SHIFT                              5

/* TM :: GPO_READ :: GPO_04 [04:04] */
#define BCHP_TM_GPO_READ_GPO_04_MASK                               0x00000010
#define BCHP_TM_GPO_READ_GPO_04_SHIFT                              4

/* TM :: GPO_READ :: GPO_03 [03:03] */
#define BCHP_TM_GPO_READ_GPO_03_MASK                               0x00000008
#define BCHP_TM_GPO_READ_GPO_03_SHIFT                              3

/* TM :: GPO_READ :: GPO_02 [02:02] */
#define BCHP_TM_GPO_READ_GPO_02_MASK                               0x00000004
#define BCHP_TM_GPO_READ_GPO_02_SHIFT                              2

/* TM :: GPO_READ :: GPO_01 [01:01] */
#define BCHP_TM_GPO_READ_GPO_01_MASK                               0x00000002
#define BCHP_TM_GPO_READ_GPO_01_SHIFT                              1

/* TM :: GPO_READ :: GPO_00 [00:00] */
#define BCHP_TM_GPO_READ_GPO_00_MASK                               0x00000001
#define BCHP_TM_GPO_READ_GPO_00_SHIFT                              0

/***************************************************************************
 *MTSIF_READ - MTSIF Read Control Register
 ***************************************************************************/
/* TM :: MTSIF_READ :: RSVD [31:22] */
#define BCHP_TM_MTSIF_READ_RSVD_MASK                               0xffc00000
#define BCHP_TM_MTSIF_READ_RSVD_SHIFT                              22

/* TM :: MTSIF_READ :: MTSIF1_CLK [21:21] */
#define BCHP_TM_MTSIF_READ_MTSIF1_CLK_MASK                         0x00200000
#define BCHP_TM_MTSIF_READ_MTSIF1_CLK_SHIFT                        21

/* TM :: MTSIF_READ :: MTSIF1_SYNC [20:20] */
#define BCHP_TM_MTSIF_READ_MTSIF1_SYNC_MASK                        0x00100000
#define BCHP_TM_MTSIF_READ_MTSIF1_SYNC_SHIFT                       20

/* TM :: MTSIF_READ :: MTSIF1_DATA_7 [19:19] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_7_MASK                      0x00080000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_7_SHIFT                     19

/* TM :: MTSIF_READ :: MTSIF1_DATA_6 [18:18] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_6_MASK                      0x00040000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_6_SHIFT                     18

/* TM :: MTSIF_READ :: MTSIF1_DATA_5 [17:17] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_5_MASK                      0x00020000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_5_SHIFT                     17

/* TM :: MTSIF_READ :: MTSIF1_DATA_4 [16:16] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_4_MASK                      0x00010000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_4_SHIFT                     16

/* TM :: MTSIF_READ :: MTSIF1_DATA_3 [15:15] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_3_MASK                      0x00008000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_3_SHIFT                     15

/* TM :: MTSIF_READ :: MTSIF1_DATA_2 [14:14] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_2_MASK                      0x00004000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_2_SHIFT                     14

/* TM :: MTSIF_READ :: MTSIF1_DATA_1 [13:13] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_1_MASK                      0x00002000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_1_SHIFT                     13

/* TM :: MTSIF_READ :: MTSIF1_DATA_0 [12:12] */
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_0_MASK                      0x00001000
#define BCHP_TM_MTSIF_READ_MTSIF1_DATA_0_SHIFT                     12

/* TM :: MTSIF_READ :: MTSIF_ATS_RESET [11:11] */
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_RESET_MASK                    0x00000800
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_RESET_SHIFT                   11

/* TM :: MTSIF_READ :: MTSIF_ATS_INC [10:10] */
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_INC_MASK                      0x00000400
#define BCHP_TM_MTSIF_READ_MTSIF_ATS_INC_SHIFT                     10

/* TM :: MTSIF_READ :: MTSIF0_CLK [09:09] */
#define BCHP_TM_MTSIF_READ_MTSIF0_CLK_MASK                         0x00000200
#define BCHP_TM_MTSIF_READ_MTSIF0_CLK_SHIFT                        9

/* TM :: MTSIF_READ :: MTSIF0_SYNC [08:08] */
#define BCHP_TM_MTSIF_READ_MTSIF0_SYNC_MASK                        0x00000100
#define BCHP_TM_MTSIF_READ_MTSIF0_SYNC_SHIFT                       8

/* TM :: MTSIF_READ :: MTSIF0_DATA_7 [07:07] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_7_MASK                      0x00000080
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_7_SHIFT                     7

/* TM :: MTSIF_READ :: MTSIF0_DATA_6 [06:06] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_6_MASK                      0x00000040
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_6_SHIFT                     6

/* TM :: MTSIF_READ :: MTSIF0_DATA_5 [05:05] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_5_MASK                      0x00000020
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_5_SHIFT                     5

/* TM :: MTSIF_READ :: MTSIF0_DATA_4 [04:04] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_4_MASK                      0x00000010
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_4_SHIFT                     4

/* TM :: MTSIF_READ :: MTSIF0_DATA_3 [03:03] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_3_MASK                      0x00000008
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_3_SHIFT                     3

/* TM :: MTSIF_READ :: MTSIF0_DATA_2 [02:02] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_2_MASK                      0x00000004
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_2_SHIFT                     2

/* TM :: MTSIF_READ :: MTSIF0_DATA_1 [01:01] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_1_MASK                      0x00000002
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_1_SHIFT                     1

/* TM :: MTSIF_READ :: MTSIF0_DATA_0 [00:00] */
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_0_MASK                      0x00000001
#define BCHP_TM_MTSIF_READ_MTSIF0_DATA_0_SHIFT                     0

/***************************************************************************
 *EE_READ - EE Read Control Register
 ***************************************************************************/
/* TM :: EE_READ :: RSVD [31:05] */
#define BCHP_TM_EE_READ_RSVD_MASK                                  0xffffffe0
#define BCHP_TM_EE_READ_RSVD_SHIFT                                 5

/* TM :: EE_READ :: EE_CLK [04:04] */
#define BCHP_TM_EE_READ_EE_CLK_MASK                                0x00000010
#define BCHP_TM_EE_READ_EE_CLK_SHIFT                               4

/* TM :: EE_READ :: EE_CS_N [03:03] */
#define BCHP_TM_EE_READ_EE_CS_N_MASK                               0x00000008
#define BCHP_TM_EE_READ_EE_CS_N_SHIFT                              3

/* TM :: EE_READ :: EE_DO [02:02] */
#define BCHP_TM_EE_READ_EE_DO_MASK                                 0x00000004
#define BCHP_TM_EE_READ_EE_DO_SHIFT                                2

/* TM :: EE_READ :: EE_DI [01:01] */
#define BCHP_TM_EE_READ_EE_DI_MASK                                 0x00000002
#define BCHP_TM_EE_READ_EE_DI_SHIFT                                1

/* TM :: EE_READ :: EE_WP_N [00:00] */
#define BCHP_TM_EE_READ_EE_WP_N_MASK                               0x00000001
#define BCHP_TM_EE_READ_EE_WP_N_SHIFT                              0

/***************************************************************************
 *BSC_READ - BSC Read Control Register
 ***************************************************************************/
/* TM :: BSC_READ :: RSVD [31:02] */
#define BCHP_TM_BSC_READ_RSVD_MASK                                 0xfffffffc
#define BCHP_TM_BSC_READ_RSVD_SHIFT                                2

/* TM :: BSC_READ :: BSC_SCL [01:01] */
#define BCHP_TM_BSC_READ_BSC_SCL_MASK                              0x00000002
#define BCHP_TM_BSC_READ_BSC_SCL_SHIFT                             1

/* TM :: BSC_READ :: BSC_SDA [00:00] */
#define BCHP_TM_BSC_READ_BSC_SDA_MASK                              0x00000001
#define BCHP_TM_BSC_READ_BSC_SDA_SHIFT                             0

/***************************************************************************
 *EJTAG_READ - EJTAG Read Control Register
 ***************************************************************************/
/* TM :: EJTAG_READ :: RSVD [31:06] */
#define BCHP_TM_EJTAG_READ_RSVD_MASK                               0xffffffc0
#define BCHP_TM_EJTAG_READ_RSVD_SHIFT                              6

/* TM :: EJTAG_READ :: EJTAG_TDO [05:05] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_MASK                          0x00000020
#define BCHP_TM_EJTAG_READ_EJTAG_TDO_SHIFT                         5

/* TM :: EJTAG_READ :: EJTAG_TDI [04:04] */
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_MASK                          0x00000010
#define BCHP_TM_EJTAG_READ_EJTAG_TDI_SHIFT                         4

/* TM :: EJTAG_READ :: ETJAG_TMS [03:03] */
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_MASK                          0x00000008
#define BCHP_TM_EJTAG_READ_ETJAG_TMS_SHIFT                         3

/* TM :: EJTAG_READ :: EJTAG_TRSTb [02:02] */
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_MASK                        0x00000004
#define BCHP_TM_EJTAG_READ_EJTAG_TRSTb_SHIFT                       2

/* TM :: EJTAG_READ :: EJTAG_CE [01:01] */
#define BCHP_TM_EJTAG_READ_EJTAG_CE_MASK                           0x00000002
#define BCHP_TM_EJTAG_READ_EJTAG_CE_SHIFT                          1

/* TM :: EJTAG_READ :: EJTAG_TCK [00:00] */
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_MASK                          0x00000001
#define BCHP_TM_EJTAG_READ_EJTAG_TCK_SHIFT                         0

/***************************************************************************
 *MISC_READ - Misc Read Control Register
 ***************************************************************************/
/* TM :: MISC_READ :: RSVD [31:07] */
#define BCHP_TM_MISC_READ_RSVD_MASK                                0xffffff80
#define BCHP_TM_MISC_READ_RSVD_SHIFT                               7

/* TM :: MISC_READ :: DSEC_TXOUT [06:06] */
#define BCHP_TM_MISC_READ_DSEC_TXOUT_MASK                          0x00000040
#define BCHP_TM_MISC_READ_DSEC_TXOUT_SHIFT                         6

/* TM :: MISC_READ :: DSEC_TXEN [05:05] */
#define BCHP_TM_MISC_READ_DSEC_TXEN_MASK                           0x00000020
#define BCHP_TM_MISC_READ_DSEC_TXEN_SHIFT                          5

/* TM :: MISC_READ :: IRQb [04:04] */
#define BCHP_TM_MISC_READ_IRQb_MASK                                0x00000010
#define BCHP_TM_MISC_READ_IRQb_SHIFT                               4

/* TM :: MISC_READ :: BYP_OSC [03:03] */
#define BCHP_TM_MISC_READ_BYP_OSC_MASK                             0x00000008
#define BCHP_TM_MISC_READ_BYP_OSC_SHIFT                            3

/* TM :: MISC_READ :: TEST_MODE_2 [02:02] */
#define BCHP_TM_MISC_READ_TEST_MODE_2_MASK                         0x00000004
#define BCHP_TM_MISC_READ_TEST_MODE_2_SHIFT                        2

/* TM :: MISC_READ :: TEST_MODE_1 [01:01] */
#define BCHP_TM_MISC_READ_TEST_MODE_1_MASK                         0x00000002
#define BCHP_TM_MISC_READ_TEST_MODE_1_SHIFT                        1

/* TM :: MISC_READ :: TEST_MODE_0 [00:00] */
#define BCHP_TM_MISC_READ_TEST_MODE_0_MASK                         0x00000001
#define BCHP_TM_MISC_READ_TEST_MODE_0_SHIFT                        0

/***************************************************************************
 *PIN_STRAP - Pin Strap Read Control Register
 ***************************************************************************/
/* TM :: PIN_STRAP :: RSVD [31:17] */
#define BCHP_TM_PIN_STRAP_RSVD_MASK                                0xfffe0000
#define BCHP_TM_PIN_STRAP_RSVD_SHIFT                               17

/* TM :: PIN_STRAP :: STRAP_RESERVED_1 [16:16] */
#define BCHP_TM_PIN_STRAP_STRAP_RESERVED_1_MASK                    0x00010000
#define BCHP_TM_PIN_STRAP_STRAP_RESERVED_1_SHIFT                   16

/* TM :: PIN_STRAP :: STRAP_RESERVED_0 [15:15] */
#define BCHP_TM_PIN_STRAP_STRAP_RESERVED_0_MASK                    0x00008000
#define BCHP_TM_PIN_STRAP_STRAP_RESERVED_0_SHIFT                   15

/* TM :: PIN_STRAP :: STRAP_BOOT_MODE [14:13] */
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_MASK                     0x00006000
#define BCHP_TM_PIN_STRAP_STRAP_BOOT_MODE_SHIFT                    13

/* TM :: PIN_STRAP :: STRAP_BSPI_DUAL_LANE [12:12] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_MASK                0x00001000
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_DUAL_LANE_SHIFT               12

/* TM :: PIN_STRAP :: STRAP_BSPI_BIG_ENDIAN [11:11] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_MASK               0x00000800
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_BIG_ENDIAN_SHIFT              11

/* TM :: PIN_STRAP :: STRAP_BSPI_SPEED [10:09] */
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_MASK                    0x00000600
#define BCHP_TM_PIN_STRAP_STRAP_BSPI_SPEED_SHIFT                   9

/* TM :: PIN_STRAP :: STRAP_HIF_RATE [08:07] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_MASK                      0x00000180
#define BCHP_TM_PIN_STRAP_STRAP_HIF_RATE_SHIFT                     7

/* TM :: PIN_STRAP :: STRAP_HIF_ASYNCH_DEGLITCH [06:06] */
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_MASK           0x00000040
#define BCHP_TM_PIN_STRAP_STRAP_HIF_ASYNCH_DEGLITCH_SHIFT          6

/* TM :: PIN_STRAP :: SBSC_REF_LVL [05:05] */
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_MASK                        0x00000020
#define BCHP_TM_PIN_STRAP_SBSC_REF_LVL_SHIFT                       5

/* TM :: PIN_STRAP :: OSC_HIGHPASS [04:04] */
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_MASK                        0x00000010
#define BCHP_TM_PIN_STRAP_OSC_HIGHPASS_SHIFT                       4

/* TM :: PIN_STRAP :: OSC_XCORE_BIAS [03:00] */
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_MASK                      0x0000000f
#define BCHP_TM_PIN_STRAP_OSC_XCORE_BIAS_SHIFT                     0

/***************************************************************************
 *TP_DIAG_OUT1 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT1 :: RSVD [31:04] */
#define BCHP_TM_TP_DIAG_OUT1_RSVD_MASK                             0xfffffff0
#define BCHP_TM_TP_DIAG_OUT1_RSVD_SHIFT                            4

/* TM :: TP_DIAG_OUT1 :: TP_DIAG_OUT [03:00] */
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_MASK                      0x0000000f
#define BCHP_TM_TP_DIAG_OUT1_TP_DIAG_OUT_SHIFT                     0

/***************************************************************************
 *TP_DIAG_OUT0 - Testport / Diagnostic Read Control Register
 ***************************************************************************/
/* TM :: TP_DIAG_OUT0 :: TP_DIAG_OUT [31:00] */
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_MASK                      0xffffffff
#define BCHP_TM_TP_DIAG_OUT0_TP_DIAG_OUT_SHIFT                     0

/***************************************************************************
 *TP_IN_EN - TP_IN Enable Control Register
 ***************************************************************************/
/* TM :: TP_IN_EN :: EN [31:00] */
#define BCHP_TM_TP_IN_EN_EN_MASK                                   0xffffffff
#define BCHP_TM_TP_IN_EN_EN_SHIFT                                  0

/***************************************************************************
 *TP_IN_VAL - TP_IN Value Control Register
 ***************************************************************************/
/* TM :: TP_IN_VAL :: VAL [31:00] */
#define BCHP_TM_TP_IN_VAL_VAL_MASK                                 0xffffffff
#define BCHP_TM_TP_IN_VAL_VAL_SHIFT                                0

/***************************************************************************
 *DAC_TEST_MODE_CTRL - DAC_TEST_MODE_CTRL Control Register
 ***************************************************************************/
/* TM :: DAC_TEST_MODE_CTRL :: RSVD [31:02] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_MASK                       0xfffffffc
#define BCHP_TM_DAC_TEST_MODE_CTRL_RSVD_SHIFT                      2

/* TM :: DAC_TEST_MODE_CTRL :: CLK_EDGE_SEL [01:01] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_MASK               0x00000002
#define BCHP_TM_DAC_TEST_MODE_CTRL_CLK_EDGE_SEL_SHIFT              1

/* TM :: DAC_TEST_MODE_CTRL :: EN [00:00] */
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_MASK                         0x00000001
#define BCHP_TM_DAC_TEST_MODE_CTRL_EN_SHIFT                        0

/***************************************************************************
 *TS_MODE_CTRL - TS Mode Control Register
 ***************************************************************************/
/* TM :: TS_MODE_CTRL :: RSVD_4 [31:04] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_4_MASK                           0xfffffff0
#define BCHP_TM_TS_MODE_CTRL_RSVD_4_SHIFT                          4

/* TM :: TS_MODE_CTRL :: RSVD_3 [03:03] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_3_MASK                           0x00000008
#define BCHP_TM_TS_MODE_CTRL_RSVD_3_SHIFT                          3

/* TM :: TS_MODE_CTRL :: RSVD_2 [02:02] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_2_MASK                           0x00000004
#define BCHP_TM_TS_MODE_CTRL_RSVD_2_SHIFT                          2

/* TM :: TS_MODE_CTRL :: RSVD_1 [01:01] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_1_MASK                           0x00000002
#define BCHP_TM_TS_MODE_CTRL_RSVD_1_SHIFT                          1

/* TM :: TS_MODE_CTRL :: RSVD_0 [00:00] */
#define BCHP_TM_TS_MODE_CTRL_RSVD_0_MASK                           0x00000001
#define BCHP_TM_TS_MODE_CTRL_RSVD_0_SHIFT                          0

/***************************************************************************
 *EXT_TS_INPUT_CTRL - External TS Input Control Register
 ***************************************************************************/
/* TM :: EXT_TS_INPUT_CTRL :: RSVD [31:01] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_RSVD_MASK                        0xfffffffe
#define BCHP_TM_EXT_TS_INPUT_CTRL_RSVD_SHIFT                       1

/* TM :: EXT_TS_INPUT_CTRL :: EXT_TS_IN_SEL [00:00] */
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT_TS_IN_SEL_MASK               0x00000001
#define BCHP_TM_EXT_TS_INPUT_CTRL_EXT_TS_IN_SEL_SHIFT              0

/***************************************************************************
 *BCST_RW_CTRL - Register R/W Broadcast Mode Control Register
 ***************************************************************************/
/* TM :: BCST_RW_CTRL :: RSVD [31:01] */
#define BCHP_TM_BCST_RW_CTRL_RSVD_MASK                             0xfffffffe
#define BCHP_TM_BCST_RW_CTRL_RSVD_SHIFT                            1

/* TM :: BCST_RW_CTRL :: BCST_EN [00:00] */
#define BCHP_TM_BCST_RW_CTRL_BCST_EN_MASK                          0x00000001
#define BCHP_TM_BCST_RW_CTRL_BCST_EN_SHIFT                         0

/***************************************************************************
 *BERT_CTRL - BERT Interface Control Register
 ***************************************************************************/
/* TM :: BERT_CTRL :: RSVD1 [31:07] */
#define BCHP_TM_BERT_CTRL_RSVD1_MASK                               0xffffff80
#define BCHP_TM_BERT_CTRL_RSVD1_SHIFT                              7

/* TM :: BERT_CTRL :: RSVD0 [06:06] */
#define BCHP_TM_BERT_CTRL_RSVD0_MASK                               0x00000040
#define BCHP_TM_BERT_CTRL_RSVD0_SHIFT                              6

/* TM :: BERT_CTRL :: CLK_POL_SEL [05:05] */
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_MASK                         0x00000020
#define BCHP_TM_BERT_CTRL_CLK_POL_SEL_SHIFT                        5

/* TM :: BERT_CTRL :: PAR_SEL_MODE [04:04] */
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_MASK                        0x00000010
#define BCHP_TM_BERT_CTRL_PAR_SEL_MODE_SHIFT                       4

/* TM :: BERT_CTRL :: BERT_EN [03:03] */
#define BCHP_TM_BERT_CTRL_BERT_EN_MASK                             0x00000008
#define BCHP_TM_BERT_CTRL_BERT_EN_SHIFT                            3

/* TM :: BERT_CTRL :: CH_SEL [02:00] */
#define BCHP_TM_BERT_CTRL_CH_SEL_MASK                              0x00000007
#define BCHP_TM_BERT_CTRL_CH_SEL_SHIFT                             0

/***************************************************************************
 *ACQ_DEBUG_CTRL - Acquisition Debug Control Register
 ***************************************************************************/
/* TM :: ACQ_DEBUG_CTRL :: RSVD0 [31:01] */
#define BCHP_TM_ACQ_DEBUG_CTRL_RSVD0_MASK                          0xfffffffe
#define BCHP_TM_ACQ_DEBUG_CTRL_RSVD0_SHIFT                         1

/* TM :: ACQ_DEBUG_CTRL :: EN [00:00] */
#define BCHP_TM_ACQ_DEBUG_CTRL_EN_MASK                             0x00000001
#define BCHP_TM_ACQ_DEBUG_CTRL_EN_SHIFT                            0

/***************************************************************************
 *ERROR_MON_CTRL - Error Monitor Control Register
 ***************************************************************************/
/* TM :: ERROR_MON_CTRL :: RSVD0 [31:01] */
#define BCHP_TM_ERROR_MON_CTRL_RSVD0_MASK                          0xfffffffe
#define BCHP_TM_ERROR_MON_CTRL_RSVD0_SHIFT                         1

/* TM :: ERROR_MON_CTRL :: EN [00:00] */
#define BCHP_TM_ERROR_MON_CTRL_EN_MASK                             0x00000001
#define BCHP_TM_ERROR_MON_CTRL_EN_SHIFT                            0

/***************************************************************************
 *TEST_CTRL - Test Control Register
 ***************************************************************************/
/* TM :: TEST_CTRL :: MISC_CTRL [31:06] */
#define BCHP_TM_TEST_CTRL_MISC_CTRL_MASK                           0xffffffc0
#define BCHP_TM_TEST_CTRL_MISC_CTRL_SHIFT                          6

/* TM :: TEST_CTRL :: TM_TXOUT_OEB [05:05] */
#define BCHP_TM_TEST_CTRL_TM_TXOUT_OEB_MASK                        0x00000020
#define BCHP_TM_TEST_CTRL_TM_TXOUT_OEB_SHIFT                       5

/* TM :: TEST_CTRL :: TM_TXEN_OEB [04:04] */
#define BCHP_TM_TEST_CTRL_TM_TXEN_OEB_MASK                         0x00000010
#define BCHP_TM_TEST_CTRL_TM_TXEN_OEB_SHIFT                        4

/* TM :: TEST_CTRL :: RCVR_CLK_BYP_SEL [03:03] */
#define BCHP_TM_TEST_CTRL_RCVR_CLK_BYP_SEL_MASK                    0x00000008
#define BCHP_TM_TEST_CTRL_RCVR_CLK_BYP_SEL_SHIFT                   3

/* TM :: TEST_CTRL :: OPLL_CLK_BYP_SEL [02:02] */
#define BCHP_TM_TEST_CTRL_OPLL_CLK_BYP_SEL_MASK                    0x00000004
#define BCHP_TM_TEST_CTRL_OPLL_CLK_BYP_SEL_SHIFT                   2

/* TM :: TEST_CTRL :: WFE_CLK_BYP_SEL [01:01] */
#define BCHP_TM_TEST_CTRL_WFE_CLK_BYP_SEL_MASK                     0x00000002
#define BCHP_TM_TEST_CTRL_WFE_CLK_BYP_SEL_SHIFT                    1

/* TM :: TEST_CTRL :: FSK_CLK_BYP_SEL [00:00] */
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_MASK                     0x00000001
#define BCHP_TM_TEST_CTRL_FSK_CLK_BYP_SEL_SHIFT                    0

/***************************************************************************
 *CWD_CTRL - CWD Control Register
 ***************************************************************************/
/* TM :: CWD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_CWD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_CWD_CTRL_RSVD_1_SHIFT                              6

/* TM :: CWD_CTRL :: POL [05:05] */
#define BCHP_TM_CWD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_CWD_CTRL_POL_SHIFT                                 5

/* TM :: CWD_CTRL :: EN [04:04] */
#define BCHP_TM_CWD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_CWD_CTRL_EN_SHIFT                                  4

/* TM :: CWD_CTRL :: SEL [03:00] */
#define BCHP_TM_CWD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_CWD_CTRL_SEL_SHIFT                                 0

/***************************************************************************
 *PDD_CTRL - PDD Control Register
 ***************************************************************************/
/* TM :: PDD_CTRL :: RSVD_1 [31:06] */
#define BCHP_TM_PDD_CTRL_RSVD_1_MASK                               0xffffffc0
#define BCHP_TM_PDD_CTRL_RSVD_1_SHIFT                              6

/* TM :: PDD_CTRL :: POL [05:05] */
#define BCHP_TM_PDD_CTRL_POL_MASK                                  0x00000020
#define BCHP_TM_PDD_CTRL_POL_SHIFT                                 5

/* TM :: PDD_CTRL :: EN [04:04] */
#define BCHP_TM_PDD_CTRL_EN_MASK                                   0x00000010
#define BCHP_TM_PDD_CTRL_EN_SHIFT                                  4

/* TM :: PDD_CTRL :: SEL [03:00] */
#define BCHP_TM_PDD_CTRL_SEL_MASK                                  0x0000000f
#define BCHP_TM_PDD_CTRL_SEL_SHIFT                                 0

/***************************************************************************
 *EXT_MTSIF_CLK_EN - External MTSIF Clock Enable Register
 ***************************************************************************/
/* TM :: EXT_MTSIF_CLK_EN :: RSVD [31:01] */
#define BCHP_TM_EXT_MTSIF_CLK_EN_RSVD_MASK                         0xfffffffe
#define BCHP_TM_EXT_MTSIF_CLK_EN_RSVD_SHIFT                        1

/* TM :: EXT_MTSIF_CLK_EN :: EN [00:00] */
#define BCHP_TM_EXT_MTSIF_CLK_EN_EN_MASK                           0x00000001
#define BCHP_TM_EXT_MTSIF_CLK_EN_EN_SHIFT                          0

/***************************************************************************
 *EE_HOLD_EN - EE HOLD_N Enable Register
 ***************************************************************************/
/* TM :: EE_HOLD_EN :: RSVD [31:01] */
#define BCHP_TM_EE_HOLD_EN_RSVD_MASK                               0xfffffffe
#define BCHP_TM_EE_HOLD_EN_RSVD_SHIFT                              1

/* TM :: EE_HOLD_EN :: EN [00:00] */
#define BCHP_TM_EE_HOLD_EN_EN_MASK                                 0x00000001
#define BCHP_TM_EE_HOLD_EN_EN_SHIFT                                0

/***************************************************************************
 *TP_IN_SRC_SEL - TP_IN Source Control Register
 ***************************************************************************/
/* TM :: TP_IN_SRC_SEL :: RSVD [31:01] */
#define BCHP_TM_TP_IN_SRC_SEL_RSVD_MASK                            0xfffffffe
#define BCHP_TM_TP_IN_SRC_SEL_RSVD_SHIFT                           1

/* TM :: TP_IN_SRC_SEL :: SRC [00:00] */
#define BCHP_TM_TP_IN_SRC_SEL_SRC_MASK                             0x00000001
#define BCHP_TM_TP_IN_SRC_SEL_SRC_SHIFT                            0

/***************************************************************************
 *CLOCK_MONITOR_CONTROL - Clock Monitor Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_CONTROL :: reserved0 [31:04] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_MASK               0xfffffff0
#define BCHP_TM_CLOCK_MONITOR_CONTROL_reserved0_SHIFT              4

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_VIEW_COUNTER [03:03] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_MASK       0x00000008
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_VIEW_COUNTER_SHIFT      3

/* TM :: CLOCK_MONITOR_CONTROL :: STOP_REF_COUNTER [02:02] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_MASK        0x00000004
#define BCHP_TM_CLOCK_MONITOR_CONTROL_STOP_REF_COUNTER_SHIFT       2

/* TM :: CLOCK_MONITOR_CONTROL :: RESET_COUNTERS [01:01] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_MASK          0x00000002
#define BCHP_TM_CLOCK_MONITOR_CONTROL_RESET_COUNTERS_SHIFT         1

/* TM :: CLOCK_MONITOR_CONTROL :: LAUNCH_AUTO_REF_COUNT [00:00] */
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_MASK   0x00000001
#define BCHP_TM_CLOCK_MONITOR_CONTROL_LAUNCH_AUTO_REF_COUNT_SHIFT  0

/***************************************************************************
 *CLOCK_MONITOR_MAX_COUNT - Clock Monitor Max Reference Count Control Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_MAX_COUNT :: SET_MAX_REF_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_MAX_COUNT_SET_MAX_REF_COUNT_SHIFT    0

/***************************************************************************
 *CLOCK_MONITOR_REF_COUNTER - Clock Monitor Reference Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_MASK      0xffffffff
#define BCHP_TM_CLOCK_MONITOR_REF_COUNTER_READ_MAX_COUNT_SHIFT     0

/***************************************************************************
 *CLOCK_MONITOR_REF_DONE - Clock Reference Counter Status Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_REF_DONE :: reserved0 [31:01] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_MASK              0xfffffffe
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_reserved0_SHIFT             1

/* TM :: CLOCK_MONITOR_REF_DONE :: REF_COUNT_DONE [00:00] */
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_MASK         0x00000001
#define BCHP_TM_CLOCK_MONITOR_REF_DONE_REF_COUNT_DONE_SHIFT        0

/***************************************************************************
 *CLOCK_MONITOR_VIEW_COUNTER - Clock Monitor View Counter Register
 ***************************************************************************/
/* TM :: CLOCK_MONITOR_VIEW_COUNTER :: READ_MAX_COUNT [31:00] */
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_MASK     0xffffffff
#define BCHP_TM_CLOCK_MONITOR_VIEW_COUNTER_READ_MAX_COUNT_SHIFT    0

/***************************************************************************
 *CLK_OBSERVATION_CTRL - Clock Observation Control Register
 ***************************************************************************/
/* TM :: CLK_OBSERVATION_CTRL :: RSVD_3 [31:24] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_3_MASK                   0xff000000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_3_SHIFT                  24

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_EN [23:23] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_EN_MASK          0x00800000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_EN_SHIFT         23

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_DIV_EN [22:22] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_DIV_EN_MASK      0x00400000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_DIV_EN_SHIFT     22

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_2 [21:20] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_2_MASK                   0x00300000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_2_SHIFT                  20

/* TM :: CLK_OBSERVATION_CTRL :: AFEC_OBSERVE_CTRL [19:16] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_CTRL_MASK        0x000f0000
#define BCHP_TM_CLK_OBSERVATION_CTRL_AFEC_OBSERVE_CTRL_SHIFT       16

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_EN [15:15] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_EN_MASK          0x00008000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_EN_SHIFT         15

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_DIV_EN [14:14] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_DIV_EN_MASK      0x00004000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_DIV_EN_SHIFT     14

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_1 [13:12] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_1_MASK                   0x00003000
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_1_SHIFT                  12

/* TM :: CLK_OBSERVATION_CTRL :: RCVR_OBSERVE_CTRL [11:08] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_CTRL_MASK        0x00000f00
#define BCHP_TM_CLK_OBSERVATION_CTRL_RCVR_OBSERVE_CTRL_SHIFT       8

/* TM :: CLK_OBSERVATION_CTRL :: CK_OBSERVE_EN [07:07] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_EN_MASK            0x00000080
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_EN_SHIFT           7

/* TM :: CLK_OBSERVATION_CTRL :: RSVD_0 [06:05] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_0_MASK                   0x00000060
#define BCHP_TM_CLK_OBSERVATION_CTRL_RSVD_0_SHIFT                  5

/* TM :: CLK_OBSERVATION_CTRL :: CK_OBSERVE_MUX_SEL [04:00] */
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_MUX_SEL_MASK       0x0000001f
#define BCHP_TM_CLK_OBSERVATION_CTRL_CK_OBSERVE_MUX_SEL_SHIFT      0

/***************************************************************************
 *FSK_MISC_CTRL - FSK MISC Control Register
 ***************************************************************************/
/* TM :: FSK_MISC_CTRL :: RSVD_1 [31:05] */
#define BCHP_TM_FSK_MISC_CTRL_RSVD_1_MASK                          0xffffffe0
#define BCHP_TM_FSK_MISC_CTRL_RSVD_1_SHIFT                         5

/* TM :: FSK_MISC_CTRL :: EXT_RX_IN_SEL [04:04] */
#define BCHP_TM_FSK_MISC_CTRL_EXT_RX_IN_SEL_MASK                   0x00000010
#define BCHP_TM_FSK_MISC_CTRL_EXT_RX_IN_SEL_SHIFT                  4

/* TM :: FSK_MISC_CTRL :: DSEC_IN_SEL [03:03] */
#define BCHP_TM_FSK_MISC_CTRL_DSEC_IN_SEL_MASK                     0x00000008
#define BCHP_TM_FSK_MISC_CTRL_DSEC_IN_SEL_SHIFT                    3

/* TM :: FSK_MISC_CTRL :: RX_BYP_DATA_SEL [02:02] */
#define BCHP_TM_FSK_MISC_CTRL_RX_BYP_DATA_SEL_MASK                 0x00000004
#define BCHP_TM_FSK_MISC_CTRL_RX_BYP_DATA_SEL_SHIFT                2

/* TM :: FSK_MISC_CTRL :: UART_MAN_DATA_SEL [01:01] */
#define BCHP_TM_FSK_MISC_CTRL_UART_MAN_DATA_SEL_MASK               0x00000002
#define BCHP_TM_FSK_MISC_CTRL_UART_MAN_DATA_SEL_SHIFT              1

/* TM :: FSK_MISC_CTRL :: PKT_ENABLE_SEL [00:00] */
#define BCHP_TM_FSK_MISC_CTRL_PKT_ENABLE_SEL_MASK                  0x00000001
#define BCHP_TM_FSK_MISC_CTRL_PKT_ENABLE_SEL_SHIFT                 0

/***************************************************************************
 *MTSIF_ATS_CTRL - Transport Control Register
 ***************************************************************************/
/* TM :: MTSIF_ATS_CTRL :: RSVD_1 [31:08] */
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_1_MASK                         0xffffff00
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_1_SHIFT                        8

/* TM :: MTSIF_ATS_CTRL :: RSVD_0 [07:04] */
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_0_MASK                         0x000000f0
#define BCHP_TM_MTSIF_ATS_CTRL_RSVD_0_SHIFT                        4

/* TM :: MTSIF_ATS_CTRL :: SLEW [03:03] */
#define BCHP_TM_MTSIF_ATS_CTRL_SLEW_MASK                           0x00000008
#define BCHP_TM_MTSIF_ATS_CTRL_SLEW_SHIFT                          3

/* TM :: MTSIF_ATS_CTRL :: EN_AMP [02:02] */
#define BCHP_TM_MTSIF_ATS_CTRL_EN_AMP_MASK                         0x00000004
#define BCHP_TM_MTSIF_ATS_CTRL_EN_AMP_SHIFT                        2

/* TM :: MTSIF_ATS_CTRL :: DRIVE_MODE [01:00] */
#define BCHP_TM_MTSIF_ATS_CTRL_DRIVE_MODE_MASK                     0x00000003
#define BCHP_TM_MTSIF_ATS_CTRL_DRIVE_MODE_SHIFT                    0

/***************************************************************************
 *SPARE_REG0 - Spare Register 0
 ***************************************************************************/
/* TM :: SPARE_REG0 :: RSVD [31:00] */
#define BCHP_TM_SPARE_REG0_RSVD_MASK                               0xffffffff
#define BCHP_TM_SPARE_REG0_RSVD_SHIFT                              0

#endif /* #ifndef BCHP_TM_H__ */

/* End of File */
