Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 15 17:48:42 2024
| Host         : SNOW-XPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (0)
6. checking no_output_delay (10)
7. checking multiple_clock (21)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: LightSensor/serial_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (21)
-------------------------------
 There are 21 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     96.948        0.000                      0                   21        0.083        0.000                      0                   21        3.000        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         96.948        0.000                      0                   21        0.232        0.000                      0                   21       49.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       96.958        0.000                      0                   21        0.232        0.000                      0                   21       49.500        0.000                       0                    23  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         96.948        0.000                      0                   21        0.083        0.000                      0                   21  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       96.948        0.000                      0                   21        0.083        0.000                      0                   21  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100
  To Clock:  CLK100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.948ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.526ns (55.437%)  route 1.227ns (44.563%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)       -0.150    98.810    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.810    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 96.948    

Slack (MET) :             97.001ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.732ns (58.540%)  route 1.227ns (41.460%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 97.001    

Slack (MET) :             97.085ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.648ns (57.328%)  route 1.227ns (42.672%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.984 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 97.085    

Slack (MET) :             97.098ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.615ns (56.833%)  route 1.227ns (43.167%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 97.098    

Slack (MET) :             97.105ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.628ns (57.029%)  route 1.227ns (42.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.964 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 97.105    

Slack (MET) :             97.106ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.607ns (56.711%)  route 1.227ns (43.289%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 97.106    

Slack (MET) :             97.182ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.531ns (55.518%)  route 1.227ns (44.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.867 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 97.182    

Slack (MET) :             97.202ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 1.511ns (55.193%)  route 1.227ns (44.807%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 97.202    

Slack (MET) :             97.216ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.498ns (54.979%)  route 1.227ns (45.021%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.834 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 97.216    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.490ns (54.846%)  route 1.227ns (45.154%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.826 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 97.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/serial_clk_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.491    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    LightSensor/p_1_in[1]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091    -0.507    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.042    -0.234 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107    -0.489    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091    -0.505    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.295    SevenSegmentDisplay/slowClockCounter_reg_n_0_[11]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  SevenSegmentDisplay/slowClockCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.250    SevenSegmentDisplay/slowClockCounter[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.186 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/slowClockCounter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.293    SevenSegmentDisplay/slowClockCounter_reg_n_0_[3]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.248 r  SevenSegmentDisplay/slowClockCounter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.248    SevenSegmentDisplay/slowClockCounter[0]_i_3_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.184 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/slowClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.294    SevenSegmentDisplay/slowClockCounter_reg_n_0_[7]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  SevenSegmentDisplay/slowClockCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    SevenSegmentDisplay/slowClockCounter[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.185 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.269    SevenSegmentDisplay/slowClockCounter_reg_n_0_[12]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  SevenSegmentDisplay/slowClockCounter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.224    SevenSegmentDisplay/slowClockCounter[12]_i_4_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.154 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.267    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.222    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.152 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/slowClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.268    SevenSegmentDisplay/slowClockCounter_reg_n_0_[4]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  SevenSegmentDisplay/slowClockCounter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.223    SevenSegmentDisplay/slowClockCounter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/slowClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y19     SevenSegmentDisplay/slowClockCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y21     SevenSegmentDisplay/slowClockCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y21     SevenSegmentDisplay/slowClockCounter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.958ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.526ns (55.437%)  route 1.227ns (44.563%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)       -0.150    98.820    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.820    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 96.958    

Slack (MET) :             97.011ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.732ns (58.540%)  route 1.227ns (41.460%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.079    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 97.011    

Slack (MET) :             97.095ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.648ns (57.328%)  route 1.227ns (42.672%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.984 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.079    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 97.095    

Slack (MET) :             97.108ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.615ns (56.833%)  route 1.227ns (43.167%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.140    98.950    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.059    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 97.108    

Slack (MET) :             97.115ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.628ns (57.029%)  route 1.227ns (42.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.964 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.140    98.970    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.079    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         99.079    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 97.115    

Slack (MET) :             97.116ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.607ns (56.711%)  route 1.227ns (43.289%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.140    98.950    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.059    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 97.116    

Slack (MET) :             97.192ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.531ns (55.518%)  route 1.227ns (44.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.867 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.140    98.950    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.059    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 97.192    

Slack (MET) :             97.212ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 1.511ns (55.193%)  route 1.227ns (44.807%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.140    98.950    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.059    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.059    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 97.212    

Slack (MET) :             97.226ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.498ns (54.979%)  route 1.227ns (45.021%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.834 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.060    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.060    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 97.226    

Slack (MET) :             97.234ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.490ns (54.846%)  route 1.227ns (45.154%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.826 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.140    98.951    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.060    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.060    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 97.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/serial_clk_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.491    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    LightSensor/p_1_in[1]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091    -0.507    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.042    -0.234 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107    -0.489    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091    -0.505    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.295    SevenSegmentDisplay/slowClockCounter_reg_n_0_[11]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  SevenSegmentDisplay/slowClockCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.250    SevenSegmentDisplay/slowClockCounter[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.186 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/slowClockCounter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.293    SevenSegmentDisplay/slowClockCounter_reg_n_0_[3]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.248 r  SevenSegmentDisplay/slowClockCounter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.248    SevenSegmentDisplay/slowClockCounter[0]_i_3_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.184 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/slowClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.294    SevenSegmentDisplay/slowClockCounter_reg_n_0_[7]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  SevenSegmentDisplay/slowClockCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    SevenSegmentDisplay/slowClockCounter[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.185 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.269    SevenSegmentDisplay/slowClockCounter_reg_n_0_[12]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  SevenSegmentDisplay/slowClockCounter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.224    SevenSegmentDisplay/slowClockCounter[12]_i_4_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.154 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.267    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.222    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.152 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    SevenSegmentDisplay/slowClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.268    SevenSegmentDisplay/slowClockCounter_reg_n_0_[4]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  SevenSegmentDisplay/slowClockCounter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.223    SevenSegmentDisplay/slowClockCounter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    SevenSegmentDisplay/slowClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y19     SevenSegmentDisplay/slowClockCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y21     SevenSegmentDisplay/slowClockCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y21     SevenSegmentDisplay/slowClockCounter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X63Y26     LightSensor/serial_clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y22     SevenSegmentDisplay/currentDigit_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       96.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.948ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.526ns (55.437%)  route 1.227ns (44.563%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)       -0.150    98.810    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.810    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 96.948    

Slack (MET) :             97.001ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.732ns (58.540%)  route 1.227ns (41.460%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 97.001    

Slack (MET) :             97.085ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.648ns (57.328%)  route 1.227ns (42.672%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.984 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 97.085    

Slack (MET) :             97.098ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.615ns (56.833%)  route 1.227ns (43.167%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 97.098    

Slack (MET) :             97.105ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.628ns (57.029%)  route 1.227ns (42.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.964 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 97.105    

Slack (MET) :             97.106ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.607ns (56.711%)  route 1.227ns (43.289%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 97.106    

Slack (MET) :             97.182ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.531ns (55.518%)  route 1.227ns (44.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.867 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 97.182    

Slack (MET) :             97.202ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 1.511ns (55.193%)  route 1.227ns (44.807%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 97.202    

Slack (MET) :             97.216ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.498ns (54.979%)  route 1.227ns (45.021%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.834 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 97.216    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.490ns (54.846%)  route 1.227ns (45.154%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.826 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 97.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/serial_clk_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.342    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    LightSensor/p_1_in[1]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091    -0.358    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.042    -0.234 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107    -0.340    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091    -0.356    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.295    SevenSegmentDisplay/slowClockCounter_reg_n_0_[11]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  SevenSegmentDisplay/slowClockCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.250    SevenSegmentDisplay/slowClockCounter[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.186 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.313    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/slowClockCounter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.293    SevenSegmentDisplay/slowClockCounter_reg_n_0_[3]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.248 r  SevenSegmentDisplay/slowClockCounter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.248    SevenSegmentDisplay/slowClockCounter[0]_i_3_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.184 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.311    SevenSegmentDisplay/slowClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.294    SevenSegmentDisplay/slowClockCounter_reg_n_0_[7]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  SevenSegmentDisplay/slowClockCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    SevenSegmentDisplay/slowClockCounter[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.185 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.312    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.269    SevenSegmentDisplay/slowClockCounter_reg_n_0_[12]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  SevenSegmentDisplay/slowClockCounter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.224    SevenSegmentDisplay/slowClockCounter[12]_i_4_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.154 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.313    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.267    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.222    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.152 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.311    SevenSegmentDisplay/slowClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.268    SevenSegmentDisplay/slowClockCounter_reg_n_0_[4]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  SevenSegmentDisplay/slowClockCounter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.223    SevenSegmentDisplay/slowClockCounter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.312    SevenSegmentDisplay/slowClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       96.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.948ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 1.526ns (55.437%)  route 1.227ns (44.563%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.862 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.862    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_0
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)       -0.150    98.810    SevenSegmentDisplay/slowClockCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         98.810    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 96.948    

Slack (MET) :             97.001ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 1.732ns (58.540%)  route 1.227ns (41.460%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.068 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.068    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_6
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                 97.001    

Slack (MET) :             97.085ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 1.648ns (57.328%)  route 1.227ns (42.672%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.984 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.984    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                 97.085    

Slack (MET) :             97.098ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.842ns  (logic 1.615ns (56.833%)  route 1.227ns (43.167%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.951 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.951    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_6
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[9]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.951    
  -------------------------------------------------------------------
                         slack                                 97.098    

Slack (MET) :             97.105ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 1.628ns (57.029%)  route 1.227ns (42.971%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 98.510 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.745 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.964 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.964    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    98.510    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.600    99.109    
                         clock uncertainty           -0.149    98.960    
    SLICE_X64Y22         FDRE (Setup_fdre_C_D)        0.109    99.069    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         99.069    
                         arrival time                          -1.964    
  -------------------------------------------------------------------
                         slack                                 97.105    

Slack (MET) :             97.106ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 1.607ns (56.711%)  route 1.227ns (43.289%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.943 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.943    
  -------------------------------------------------------------------
                         slack                                 97.106    

Slack (MET) :             97.182ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 1.531ns (55.518%)  route 1.227ns (44.482%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.867 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.867    
  -------------------------------------------------------------------
                         slack                                 97.182    

Slack (MET) :             97.202ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 1.511ns (55.193%)  route 1.227ns (44.807%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 98.512 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.628 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.628    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.847 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_7
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.507    98.512    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C
                         clock pessimism              0.578    99.089    
                         clock uncertainty           -0.149    98.940    
    SLICE_X64Y21         FDRE (Setup_fdre_C_D)        0.109    99.049    SevenSegmentDisplay/slowClockCounter_reg[8]
  -------------------------------------------------------------------
                         required time                         99.049    
                         arrival time                          -1.847    
  -------------------------------------------------------------------
                         slack                                 97.202    

Slack (MET) :             97.216ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.498ns (54.979%)  route 1.227ns (45.021%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.834 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_6
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 97.216    

Slack (MET) :             97.224ns  (required time - arrival time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 1.490ns (54.846%)  route 1.227ns (45.154%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 98.513 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518    -0.373 f  SevenSegmentDisplay/slowClockCounter_reg[15]/Q
                         net (fo=18, routed)          1.227     0.854    SevenSegmentDisplay/p_0_in1_in
    SLICE_X64Y19         LUT2 (Prop_lut2_I1_O)        0.124     0.978 r  SevenSegmentDisplay/slowClockCounter[0]_i_5/O
                         net (fo=1, routed)           0.000     0.978    SevenSegmentDisplay/slowClockCounter[0]_i_5_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.511 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.511    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.826 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.826    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  CLK100 (IN)
                         net (fo=0)                   0.000   100.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    98.513    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.578    99.090    
                         clock uncertainty           -0.149    98.941    
    SLICE_X64Y20         FDRE (Setup_fdre_C_D)        0.109    99.050    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         99.050    
                         arrival time                          -1.826    
  -------------------------------------------------------------------
                         slack                                 97.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  LightSensor/serial_clk_i_1/O
                         net (fo=1, routed)           0.000    -0.259    LightSensor/serial_clk_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.107    -0.342    LightSensor/serial_clk_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 LightSensor/serial_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            LightSensor/serial_clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  LightSensor/serial_clk_counter_reg[1]/Q
                         net (fo=2, routed)           0.156    -0.301    LightSensor/serial_clk_counter[1]
    SLICE_X63Y26         LUT2 (Prop_lut2_I1_O)        0.045    -0.256 r  LightSensor/serial_clk_counter[1]_i_2/O
                         net (fo=1, routed)           0.000    -0.256    LightSensor/p_1_in[1]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851    -0.839    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C
                         clock pessimism              0.240    -0.598    
                         clock uncertainty            0.149    -0.449    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091    -0.358    LightSensor/serial_clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.042    -0.234 r  SevenSegmentDisplay/currentDigit[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    SevenSegmentDisplay/currentDigit[1]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.107    -0.340    SevenSegmentDisplay/currentDigit_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.179    -0.276    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.231 r  SevenSegmentDisplay/currentDigit[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    SevenSegmentDisplay/currentDigit[0]_i_1_n_0
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.091    -0.356    SevenSegmentDisplay/currentDigit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.295    SevenSegmentDisplay/slowClockCounter_reg_n_0_[11]
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.250 r  SevenSegmentDisplay/slowClockCounter[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.250    SevenSegmentDisplay/slowClockCounter[8]_i_2_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.186 r  SevenSegmentDisplay/slowClockCounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.186    SevenSegmentDisplay/slowClockCounter_reg[8]_i_1_n_4
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C
                         clock pessimism              0.239    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.313    SevenSegmentDisplay/slowClockCounter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  SevenSegmentDisplay/slowClockCounter_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.293    SevenSegmentDisplay/slowClockCounter_reg_n_0_[3]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.248 r  SevenSegmentDisplay/slowClockCounter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.248    SevenSegmentDisplay/slowClockCounter[0]_i_3_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.184 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.184    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_4
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.311    SevenSegmentDisplay/slowClockCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.294    SevenSegmentDisplay/slowClockCounter_reg_n_0_[7]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.249 r  SevenSegmentDisplay/slowClockCounter[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.249    SevenSegmentDisplay/slowClockCounter[4]_i_2_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.185 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.185    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_4
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.312    SevenSegmentDisplay/slowClockCounter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  SevenSegmentDisplay/slowClockCounter_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.269    SevenSegmentDisplay/slowClockCounter_reg_n_0_[12]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.224 r  SevenSegmentDisplay/slowClockCounter[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.224    SevenSegmentDisplay/slowClockCounter[12]_i_4_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.154 r  SevenSegmentDisplay/slowClockCounter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.154    SevenSegmentDisplay/slowClockCounter_reg[12]_i_1_n_7
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C
                         clock pessimism              0.240    -0.596    
                         clock uncertainty            0.149    -0.447    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.313    SevenSegmentDisplay/slowClockCounter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.587    -0.594    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 f  SevenSegmentDisplay/slowClockCounter_reg[0]/Q
                         net (fo=2, routed)           0.163    -0.267    SevenSegmentDisplay/slowClockCounter_reg_n_0_[0]
    SLICE_X64Y19         LUT2 (Prop_lut2_I0_O)        0.045    -0.222 r  SevenSegmentDisplay/slowClockCounter[0]_i_6/O
                         net (fo=1, routed)           0.000    -0.222    SevenSegmentDisplay/slowClockCounter[0]_i_6_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.152 r  SevenSegmentDisplay/slowClockCounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.152    SevenSegmentDisplay/slowClockCounter_reg[0]_i_1_n_7
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.856    -0.834    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C
                         clock pessimism              0.239    -0.594    
                         clock uncertainty            0.149    -0.445    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.311    SevenSegmentDisplay/slowClockCounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/slowClockCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.586    -0.595    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  SevenSegmentDisplay/slowClockCounter_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.268    SevenSegmentDisplay/slowClockCounter_reg_n_0_[4]
    SLICE_X64Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.223 r  SevenSegmentDisplay/slowClockCounter[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.223    SevenSegmentDisplay/slowClockCounter[4]_i_5_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.153 r  SevenSegmentDisplay/slowClockCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    SevenSegmentDisplay/slowClockCounter_reg[4]_i_1_n_7
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.855    -0.835    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C
                         clock pessimism              0.239    -0.595    
                         clock uncertainty            0.149    -0.446    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.312    SevenSegmentDisplay/slowClockCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.159    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/isReading_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 4.556ns (49.867%)  route 4.580ns (50.133%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  LightSensor/isReading_reg/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.699     0.699 f  LightSensor/isReading_reg/Q
                         net (fo=3, routed)           0.675     1.374    LightSensor/isReading_reg_n_0
    SLICE_X64Y27         LUT1 (Prop_lut1_I0_O)        0.148     1.522 r  LightSensor/JA1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.905     5.427    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.709     9.136 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     9.136    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/isReading_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.382ns  (logic 4.313ns (51.456%)  route 4.069ns (48.544%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE                         0.000     0.000 r  LightSensor/isReading_reg/C
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.699     0.699 f  LightSensor/isReading_reg/Q
                         net (fo=3, routed)           0.675     1.374    LightSensor/isReading_reg_n_0
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.498 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.393     4.892    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     8.382 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     8.382    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/sample_trig_counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.060ns  (logic 0.124ns (4.052%)  route 2.936ns (95.948%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.231     2.231    LightSensor/locked
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.355 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.705     3.060    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y27         FDRE                                         r  LightSensor/sample_trig_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/sample_trig_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.124ns (4.515%)  route 2.623ns (95.485%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.231     2.231    LightSensor/locked
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.355 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.392     2.747    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/sample_trig_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.124ns (4.515%)  route 2.623ns (95.485%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.231     2.231    LightSensor/locked
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.355 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.392     2.747    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/sample_trig_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.124ns (4.515%)  route 2.623ns (95.485%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.231     2.231    LightSensor/locked
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.355 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.392     2.747    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/sample_trig_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.124ns (4.515%)  route 2.623ns (95.485%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.231     2.231    LightSensor/locked
    SLICE_X63Y26         LUT6 (Prop_lut6_I5_O)        0.124     2.355 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.392     2.747    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/isReading_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.530ns  (logic 0.882ns (34.859%)  route 1.648ns (65.141%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[4]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.634     0.634 r  LightSensor/sample_trig_counter_reg[4]/Q
                         net (fo=3, routed)           1.062     1.696    LightSensor/sample_trig_counter_reg[4]
    SLICE_X63Y26         LUT6 (Prop_lut6_I0_O)        0.124     1.820 r  LightSensor/isReading_i_2/O
                         net (fo=1, routed)           0.586     2.406    LightSensor/isReading_i_2_n_0
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.124     2.530 r  LightSensor/isReading_i_1/O
                         net (fo=1, routed)           0.000     2.530    LightSensor/isReading_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  LightSensor/isReading_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.092ns  (logic 1.531ns (73.181%)  route 0.561ns (26.819%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.634     0.634 r  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.561     1.195    LightSensor/sample_trig_counter_reg[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.869 r  LightSensor/sample_trig_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.869    LightSensor/sample_trig_counter_reg[0]_i_2_n_0
    SLICE_X62Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.092 r  LightSensor/sample_trig_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    LightSensor/sample_trig_counter_reg[4]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  LightSensor/sample_trig_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.959ns  (logic 1.398ns (71.361%)  route 0.561ns (28.639%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.634     0.634 r  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.561     1.195    LightSensor/sample_trig_counter_reg[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.764     1.959 r  LightSensor/sample_trig_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.959    LightSensor/sample_trig_counter_reg[0]_i_2_n_4
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.245ns (55.125%)  route 0.199ns (44.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.076     0.276    LightSensor/sample_trig_counter_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.124     0.444    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.245ns (55.125%)  route 0.199ns (44.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.076     0.276    LightSensor/sample_trig_counter_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.124     0.444    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.245ns (55.125%)  route 0.199ns (44.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.076     0.276    LightSensor/sample_trig_counter_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.124     0.444    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.245ns (55.125%)  route 0.199ns (44.875%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.076     0.276    LightSensor/sample_trig_counter_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I1_O)        0.045     0.321 r  LightSensor/sample_trig_counter[0]_i_1/O
                         net (fo=5, routed)           0.124     0.444    LightSensor/sample_trig_counter[0]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.311ns (68.402%)  route 0.144ns (31.598%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[2]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  LightSensor/sample_trig_counter_reg[2]/Q
                         net (fo=3, routed)           0.144     0.344    LightSensor/sample_trig_counter_reg[2]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.455 r  LightSensor/sample_trig_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.455    LightSensor/sample_trig_counter_reg[0]_i_2_n_5
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.344ns (70.540%)  route 0.144ns (29.460%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[2]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  LightSensor/sample_trig_counter_reg[2]/Q
                         net (fo=3, routed)           0.144     0.344    LightSensor/sample_trig_counter_reg[2]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.488 r  LightSensor/sample_trig_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.488    LightSensor/sample_trig_counter_reg[0]_i_2_n_4
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.315ns (62.706%)  route 0.187ns (37.294%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[4]/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  LightSensor/sample_trig_counter_reg[4]/Q
                         net (fo=3, routed)           0.187     0.387    LightSensor/sample_trig_counter_reg[4]
    SLICE_X62Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.502 r  LightSensor/sample_trig_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.502    LightSensor/sample_trig_counter_reg[4]_i_1_n_7
    SLICE_X62Y27         FDRE                                         r  LightSensor/sample_trig_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.315ns (61.788%)  route 0.195ns (38.212%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[0]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[0]/Q
                         net (fo=3, routed)           0.195     0.395    LightSensor/sample_trig_counter_reg[0]
    SLICE_X62Y26         LUT1 (Prop_lut1_I0_O)        0.045     0.440 r  LightSensor/sample_trig_counter[0]_i_3/O
                         net (fo=1, routed)           0.000     0.440    LightSensor/sample_trig_counter[0]_i_3_n_0
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.510 r  LightSensor/sample_trig_counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.510    LightSensor/sample_trig_counter_reg[0]_i_2_n_7
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/sample_trig_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.310ns (60.540%)  route 0.202ns (39.460%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 r  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.202     0.402    LightSensor/sample_trig_counter_reg[1]
    SLICE_X62Y26         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.512 r  LightSensor/sample_trig_counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.512    LightSensor/sample_trig_counter_reg[0]_i_2_n_6
    SLICE_X62Y26         FDRE                                         r  LightSensor/sample_trig_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/sample_trig_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LightSensor/isReading_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.290ns (52.889%)  route 0.258ns (47.111%))
  Logic Levels:           3  (FDRE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE                         0.000     0.000 r  LightSensor/sample_trig_counter_reg[1]/C
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.200     0.200 f  LightSensor/sample_trig_counter_reg[1]/Q
                         net (fo=3, routed)           0.073     0.273    LightSensor/sample_trig_counter_reg[1]
    SLICE_X63Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.318 r  LightSensor/isReading_i_2/O
                         net (fo=1, routed)           0.185     0.503    LightSensor/isReading_i_2_n_0
    SLICE_X64Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.548 r  LightSensor/isReading_i_1/O
                         net (fo=1, routed)           0.000     0.548    LightSensor/isReading_i_1_n_0
    SLICE_X64Y26         FDRE                                         r  LightSensor/isReading_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.208ns (50.294%)  route 4.159ns (49.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.892    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  LightSensor/serial_clk_reg/Q
                         net (fo=8, routed)           0.765     0.293    LightSensor/serial_clk
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.592 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.393     3.985    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     7.475 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     7.475    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 4.485ns (61.554%)  route 2.802ns (38.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.327     0.730 r  SevenSegmentDisplay/segments/O
                         net (fo=1, routed)           1.927     2.657    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     6.396 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.396    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.222ns (58.580%)  route 2.986ns (41.420%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.111     2.813    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.317 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.317    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.464ns (62.614%)  route 2.666ns (37.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.964     0.492    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.327     0.819 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     2.521    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.239 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.239    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.449ns (62.709%)  route 2.646ns (37.291%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.742     0.270    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.325     0.595 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     2.499    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.204 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.204    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.238ns (59.829%)  route 2.845ns (40.171%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.971     2.673    sevenSegmentSegments_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.193 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.193    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.241ns (60.987%)  route 2.713ns (39.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.964     0.492    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.299     0.791 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     2.540    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.063 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.063    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.217ns (61.517%)  route 2.638ns (38.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.742     0.270    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.299     0.569 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.896     2.466    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.965 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.965    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.254ns (62.508%)  route 2.551ns (37.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.676     2.379    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.914 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.914    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.422ns (73.010%)  route 0.526ns (26.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.344     0.115    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.352 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.352    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.386ns (68.993%)  route 0.623ns (31.007%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.282    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.213    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.413 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.413    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.410ns (68.714%)  route 0.642ns (31.286%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.250    -0.206    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.232    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.456 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.456    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.407ns (68.430%)  route 0.649ns (31.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.468     0.239    sevenSegmentSegments_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.460 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.460    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.455ns (70.268%)  route 0.616ns (29.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.282    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.208    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     1.474 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.474    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.462ns (70.240%)  route 0.620ns (29.760%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.250    -0.206    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.043    -0.163 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.370     0.207    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     1.486 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.486    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.392ns (66.466%)  route 0.702ns (33.534%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.521     0.292    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.497 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.497    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.483ns (70.086%)  route 0.633ns (29.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  SevenSegmentDisplay/segments/O
                         net (fo=1, routed)           0.452     0.221    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     1.520 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.520    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.418ns (52.840%)  route 1.266ns (47.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LightSensor/serial_clk_reg/Q
                         net (fo=8, routed)           0.279    -0.191    LightSensor/serial_clk
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.099    -0.092 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.986     0.894    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.086 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     2.086    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.367ns  (logic 4.208ns (50.294%)  route 4.159ns (49.706%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.620    -0.892    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.473 r  LightSensor/serial_clk_reg/Q
                         net (fo=8, routed)           0.765     0.293    LightSensor/serial_clk
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.299     0.592 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.393     3.985    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     7.475 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     7.475    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 4.485ns (61.554%)  route 2.802ns (38.446%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.327     0.730 r  SevenSegmentDisplay/segments/O
                         net (fo=1, routed)           1.927     2.657    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739     6.396 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.396    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.208ns  (logic 4.222ns (58.580%)  route 2.986ns (41.420%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           2.111     2.813    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.317 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.317    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.464ns (62.614%)  route 2.666ns (37.386%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.964     0.492    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.327     0.819 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     2.521    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     6.239 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.239    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.095ns  (logic 4.449ns (62.709%)  route 2.646ns (37.291%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.742     0.270    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.325     0.595 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     2.499    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     6.204 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.204    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.083ns  (logic 4.238ns (59.829%)  route 2.845ns (40.171%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.971     2.673    sevenSegmentSegments_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.193 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.193    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.954ns  (logic 4.241ns (60.987%)  route 2.713ns (39.013%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 f  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.964     0.492    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.299     0.791 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.749     2.540    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.063 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.063    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.855ns  (logic 4.217ns (61.517%)  route 2.638ns (38.483%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.742     0.270    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.299     0.569 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.896     2.466    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.965 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.965    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.805ns  (logic 4.254ns (62.508%)  route 2.551ns (37.492%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621    -0.891    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.472 r  SevenSegmentDisplay/currentDigit_reg[1]/Q
                         net (fo=7, routed)           0.875     0.403    SevenSegmentDisplay/currentDigit[1]
    SLICE_X65Y22         LUT2 (Prop_lut2_I0_O)        0.299     0.702 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.676     2.379    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     5.914 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.914    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.948ns  (logic 1.422ns (73.010%)  route 0.526ns (26.990%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.344     0.115    sevenSegmentSegments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     1.352 r  sevenSegmentSegments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.352    sevenSegmentSegments[3]
    V8                                                                r  sevenSegmentSegments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.009ns  (logic 1.386ns (68.993%)  route 0.623ns (31.007%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.282    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I2_O)        0.045    -0.237 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     0.213    sevenSegmentAnodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.413 r  sevenSegmentAnodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.413    sevenSegmentAnodes[1]
    U4                                                                r  sevenSegmentAnodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.052ns  (logic 1.410ns (68.714%)  route 0.642ns (31.286%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.250    -0.206    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     0.232    sevenSegmentAnodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     1.456 r  sevenSegmentAnodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.456    sevenSegmentAnodes[2]
    V4                                                                r  sevenSegmentAnodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.407ns (68.430%)  route 0.649ns (31.570%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.468     0.239    sevenSegmentSegments_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     1.460 r  sevenSegmentSegments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.460    sevenSegmentSegments[4]
    U5                                                                r  sevenSegmentSegments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.455ns (70.268%)  route 0.616ns (29.732%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.282    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.048    -0.234 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     0.208    sevenSegmentAnodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     1.474 r  sevenSegmentAnodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.474    sevenSegmentAnodes[0]
    U2                                                                r  sevenSegmentAnodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentAnodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.462ns (70.240%)  route 0.620ns (29.760%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.250    -0.206    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y24         LUT3 (Prop_lut3_I1_O)        0.043    -0.163 r  SevenSegmentDisplay/sevenSegmentAnodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.370     0.207    sevenSegmentAnodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     1.486 r  sevenSegmentAnodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.486    sevenSegmentAnodes[3]
    W4                                                                r  sevenSegmentAnodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.392ns (66.466%)  route 0.702ns (33.534%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.045    -0.229 r  SevenSegmentDisplay/sevenSegmentSegments_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           0.521     0.292    sevenSegmentSegments_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.206     1.497 r  sevenSegmentSegments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.497    sevenSegmentSegments[5]
    V5                                                                r  sevenSegmentSegments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/currentDigit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sevenSegmentSegments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.483ns (70.086%)  route 0.633ns (29.914%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.585    -0.596    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.455 f  SevenSegmentDisplay/currentDigit_reg[0]/Q
                         net (fo=8, routed)           0.181    -0.274    SevenSegmentDisplay/currentDigit[0]
    SLICE_X65Y22         LUT2 (Prop_lut2_I1_O)        0.043    -0.231 r  SevenSegmentDisplay/segments/O
                         net (fo=1, routed)           0.452     0.221    sevenSegmentSegments_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.299     1.520 r  sevenSegmentSegments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.520    sevenSegmentSegments[6]
    U7                                                                r  sevenSegmentSegments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LightSensor/serial_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            JA4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.418ns (52.840%)  route 1.266ns (47.160%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583    -0.598    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.470 r  LightSensor/serial_clk_reg/Q
                         net (fo=8, routed)           0.279    -0.191    LightSensor/serial_clk
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.099    -0.092 r  LightSensor/JA4_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.986     0.894    JA4_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.191     2.086 r  JA4_OBUF_inst/O
                         net (fo=0)                   0.000     2.086    JA4
    G2                                                                r  JA4 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W5                                                0.000    10.000 f  CLK100 (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414    10.414 f  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     7.752 f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     8.282    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.311 f  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     9.127    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.124ns (4.041%)  route 2.945ns (95.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.795     3.069    LightSensor/SR[0]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504    -1.491    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.124ns (4.041%)  route 2.945ns (95.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.795     3.069    LightSensor/SR[0]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504    -1.491    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.229ns  (logic 0.124ns (3.841%)  route 3.105ns (96.159%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.955     3.229    SevenSegmentDisplay/SR[0]
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y19         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[4]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[5]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[6]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.088ns  (logic 0.124ns (4.016%)  route 2.964ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.815     3.088    SevenSegmentDisplay/SR[0]
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.508    -1.487    SevenSegmentDisplay/clk_out1
    SLICE_X64Y20         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.124ns (4.041%)  route 2.945ns (95.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.795     3.069    LightSensor/SR[0]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504    -1.491    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            LightSensor/serial_clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.069ns  (logic 0.124ns (4.041%)  route 2.945ns (95.959%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           2.149     2.149    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     2.273 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.795     3.069    LightSensor/SR[0]
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.550    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.086    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          1.504    -1.491    LightSensor/clk_out1
    SLICE_X63Y26         FDRE                                         r  LightSensor/serial_clk_counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/currentDigit_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X65Y22         FDRE                                         r  SevenSegmentDisplay/currentDigit_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[12]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[13]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[14]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.045ns (3.840%)  route 1.127ns (96.160%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.202     1.172    SevenSegmentDisplay/SR[0]
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.853    -0.837    SevenSegmentDisplay/clk_out1
    SLICE_X64Y22         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[15]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[10]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[11]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            SevenSegmentDisplay/slowClockCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.228ns  (logic 0.045ns (3.664%)  route 1.183ns (96.336%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 f  clk_wiz_0/inst/mmcm_adv_inst/LOCKED
                         net (fo=7, routed)           0.924     0.924    SevenSegmentDisplay/locked
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.969 r  SevenSegmentDisplay/serial_clk_counter[1]_i_1/O
                         net (fo=21, routed)          0.259     1.228    SevenSegmentDisplay/SR[0]
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=21, routed)          0.854    -0.836    SevenSegmentDisplay/clk_out1
    SLICE_X64Y21         FDRE                                         r  SevenSegmentDisplay/slowClockCounter_reg[9]/C





