{
  "Top": "disparityMap",
  "RtlTop": "disparityMap",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": [
      "set_directive_pipeline scaleGray\/scale_gray ",
      "set_directive_pipeline scaleGray\/scaleGray_label0 ",
      "set_directive_pipeline graytorgb\/Gray_to_color ",
      "set_directive_pipeline graytorgb\/graytorgb_label1 ",
      "set_directive_pipeline disparityMap\/mat_matrix ",
      "set_directive_pipeline disparityMap\/disparityMap_label2 ",
      "set_directive_pipeline disparityMap\/disparityMap_label0 ",
      "set_directive_pipeline disparityMap\/disparityMap_label1 ",
      "set_directive_pipeline disparityMap\/Loop_d "
    ],
    "DirectiveInfo": [
      "pipeline scaleGray\/scale_gray {} {}",
      "pipeline scaleGray\/scaleGray_label0 {} {}",
      "pipeline graytorgb\/Gray_to_color {} {}",
      "pipeline graytorgb\/graytorgb_label1 {} {}",
      "pipeline disparityMap\/mat_matrix {} {}",
      "pipeline disparityMap\/disparityMap_label2 {} {}",
      "pipeline disparityMap\/disparityMap_label0 {} {}",
      "pipeline disparityMap\/disparityMap_label1 {} {}",
      "pipeline disparityMap\/Loop_d {} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"],
    "FalsePaths": [
      "set_false_path -from [get_cells disparityMap_CONTROL_BUS_s_axi_U\/int_rows_V_reg[*]]",
      "set_false_path -from [get_cells disparityMap_CONTROL_BUS_s_axi_U\/int_cols_V_reg[*]]"
    ]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "disparityMap",
    "Version": "1.0",
    "DisplayName": "Disparitymap",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/disparity_map.cpp"],
    "Vhdl": [
      "impl\/vhdl\/Block_arrayctor_loop.vhd",
      "impl\/vhdl\/disparityMap_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/disparityMap_dcmpEe0.vhd",
      "impl\/vhdl\/disparityMap_faddxdS.vhd",
      "impl\/vhdl\/disparityMap_fcmpDeQ.vhd",
      "impl\/vhdl\/disparityMap_fdivzec.vhd",
      "impl\/vhdl\/disparityMap_fmulyd2.vhd",
      "impl\/vhdl\/disparityMap_fpexCeG.vhd",
      "impl\/vhdl\/disparityMap_leftKfY.vhd",
      "impl\/vhdl\/disparityMap_leftKfY_memcore.vhd",
      "impl\/vhdl\/disparityMap_mac_IfE.vhd",
      "impl\/vhdl\/disparityMap_mul_Gfk.vhd",
      "impl\/vhdl\/disparityMap_mul_Hfu.vhd",
      "impl\/vhdl\/disparityMap_mul_JfO.vhd",
      "impl\/vhdl\/disparityMap_sitoBew.vhd",
      "impl\/vhdl\/disparityMap_uitoAem.vhd",
      "impl\/vhdl\/disparityMap_uitoFfa.vhd",
      "impl\/vhdl\/fifo_w8_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d2_A.vhd",
      "impl\/vhdl\/fifo_w32_d3_A.vhd",
      "impl\/vhdl\/fifo_w32_d4_A.vhd",
      "impl\/vhdl\/fifo_w63_d2_A.vhd",
      "impl\/vhdl\/floor.vhd",
      "impl\/vhdl\/floor_mask_table1.vhd",
      "impl\/vhdl\/Loop_2_proc.vhd",
      "impl\/vhdl\/Loop_2_proc_PAR_Lcud.vhd",
      "impl\/vhdl\/Loop_2_proc_PAR_LeOg.vhd",
      "impl\/vhdl\/Loop_2_proc_PAR_Rbkb.vhd",
      "impl\/vhdl\/Loop_2_proc_PAR_RdEe.vhd",
      "impl\/vhdl\/Loop_4_proc.vhd",
      "impl\/vhdl\/Loop_disparityMap_la.vhd",
      "impl\/vhdl\/Loop_Loop_Row_proc.vhd",
      "impl\/vhdl\/Loop_Loop_Row_profYi.vhd",
      "impl\/vhdl\/Loop_Loop_Row_prog8j.vhd",
      "impl\/vhdl\/Loop_Loop_Row_prowdI.vhd",
      "impl\/vhdl\/start_for_Loop_4_Mgi.vhd",
      "impl\/vhdl\/disparityMap.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/Block_arrayctor_loop.v",
      "impl\/verilog\/disparityMap_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/disparityMap_dcmpEe0.v",
      "impl\/verilog\/disparityMap_faddxdS.v",
      "impl\/verilog\/disparityMap_fcmpDeQ.v",
      "impl\/verilog\/disparityMap_fdivzec.v",
      "impl\/verilog\/disparityMap_fmulyd2.v",
      "impl\/verilog\/disparityMap_fpexCeG.v",
      "impl\/verilog\/disparityMap_leftKfY.v",
      "impl\/verilog\/disparityMap_leftKfY_memcore.v",
      "impl\/verilog\/disparityMap_mac_IfE.v",
      "impl\/verilog\/disparityMap_mul_Gfk.v",
      "impl\/verilog\/disparityMap_mul_Hfu.v",
      "impl\/verilog\/disparityMap_mul_JfO.v",
      "impl\/verilog\/disparityMap_sitoBew.v",
      "impl\/verilog\/disparityMap_uitoAem.v",
      "impl\/verilog\/disparityMap_uitoFfa.v",
      "impl\/verilog\/fifo_w8_d2_A.v",
      "impl\/verilog\/fifo_w32_d2_A.v",
      "impl\/verilog\/fifo_w32_d3_A.v",
      "impl\/verilog\/fifo_w32_d4_A.v",
      "impl\/verilog\/fifo_w63_d2_A.v",
      "impl\/verilog\/floor.v",
      "impl\/verilog\/floor_mask_table1.v",
      "impl\/verilog\/floor_mask_table1_rom.dat",
      "impl\/verilog\/Loop_2_proc.v",
      "impl\/verilog\/Loop_2_proc_PAR_Lcud.v",
      "impl\/verilog\/Loop_2_proc_PAR_Lcud_rom.dat",
      "impl\/verilog\/Loop_2_proc_PAR_LeOg.v",
      "impl\/verilog\/Loop_2_proc_PAR_LeOg_rom.dat",
      "impl\/verilog\/Loop_2_proc_PAR_Rbkb.v",
      "impl\/verilog\/Loop_2_proc_PAR_Rbkb_rom.dat",
      "impl\/verilog\/Loop_2_proc_PAR_RdEe.v",
      "impl\/verilog\/Loop_2_proc_PAR_RdEe_rom.dat",
      "impl\/verilog\/Loop_4_proc.v",
      "impl\/verilog\/Loop_disparityMap_la.v",
      "impl\/verilog\/Loop_Loop_Row_proc.v",
      "impl\/verilog\/Loop_Loop_Row_profYi.v",
      "impl\/verilog\/Loop_Loop_Row_profYi_rom.dat",
      "impl\/verilog\/Loop_Loop_Row_prog8j.v",
      "impl\/verilog\/Loop_Loop_Row_prowdI.v",
      "impl\/verilog\/start_for_Loop_4_Mgi.v",
      "impl\/verilog\/disparityMap.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/disparityMap_v1_0\/data\/disparityMap.mdd",
      "impl\/misc\/drivers\/disparityMap_v1_0\/data\/disparityMap.tcl",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/xdisparitymap.c",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/xdisparitymap.h",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/xdisparitymap_hw.h",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/xdisparitymap_linux.c",
      "impl\/misc\/drivers\/disparityMap_v1_0\/src\/xdisparitymap_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/disparityMap_ap_dcmp_0_no_dsp_64_ip.tcl",
      "impl\/misc\/disparityMap_ap_faddfsub_3_full_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_fdiv_14_no_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_fpext_0_no_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_sitofp_4_no_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_uitodp_4_no_dsp_32_ip.tcl",
      "impl\/misc\/disparityMap_ap_uitofp_4_no_dsp_32_ip.tcl"
    ],
    "DesignXml": "D:\/Xilinx\/Vivado\/HLS_results\/stereo_2020\/solution1\/.autopilot\/db\/disparityMap.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "disparityMap_ap_dcmp_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name disparityMap_ap_dcmp_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_faddfsub_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name disparityMap_ap_faddfsub_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name disparityMap_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_fdiv_14_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 14 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name disparityMap_ap_fdiv_14_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name disparityMap_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_fpext_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name disparityMap_ap_fpext_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_sitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name disparityMap_ap_sitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_uitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name disparityMap_ap_uitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "disparityMap_ap_uitofp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 64 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name disparityMap_ap_uitofp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "AXI_LITE_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS",
      "reset": "ap_rst_n_AXI_LITE_clk"
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "in_stream dMapout",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "ap_rst_n_AXI_LITE_clk": {
      "type": "reset",
      "ctype": {"RST": {"Type": "bool"}},
      "polarity": "ACTIVE_LOW"
    },
    "dMapout": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "dMapout",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "in_stream": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_stream",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1",
        "TUSER": "1"
      }
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "rows_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows_V"
            }]
        },
        {
          "offset": "0x1c",
          "name": "cols_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols_V"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n_AXI_LITE_clk": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "dMapout_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "dMapout_TUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dMapout_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "dMapout_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "dMapout_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "INPUT_data_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_user_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "INPUT_last_V": {
      "interfaceRef": "in_stream",
      "dir": "in"
    },
    "OUTPUT_data_V": {
      "interfaceRef": "dMapout",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "OUTPUT_user_V": {
      "interfaceRef": "dMapout",
      "dir": "out",
      "firstOutLatency": "6"
    },
    "OUTPUT_last_V": {
      "interfaceRef": "dMapout",
      "dir": "out",
      "firstOutLatency": "6"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "disparityMap",
      "Instances": [
        {
          "ModuleName": "Loop_Loop_Row_proc",
          "InstanceName": "Loop_Loop_Row_proc_U0",
          "Instances": [{
              "ModuleName": "floor",
              "InstanceName": "grp_floor_fu_2079"
            }]
        },
        {
          "ModuleName": "Loop_2_proc",
          "InstanceName": "Loop_2_proc_U0"
        },
        {
          "ModuleName": "Loop_4_proc",
          "InstanceName": "Loop_4_proc_U0"
        },
        {
          "ModuleName": "Loop_disparityMap_la",
          "InstanceName": "Loop_disparityMap_la_U0"
        },
        {
          "ModuleName": "Block_arrayctor_loop",
          "InstanceName": "Block_arrayctor_loop_U0"
        }
      ]
    },
    "Metrics": {
      "Block_arrayctor_loop": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Area": {
          "DSP48E": "4",
          "FF": "4",
          "LUT": "64",
          "BRAM_18K": "0"
        }
      },
      "Loop_disparityMap_la": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "3.451"
        },
        "Loops": [{
            "Name": "disparityMap_label1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "disparityMap_label1.1",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "2",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "FF": "336",
          "LUT": "345",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_2_proc": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.769"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "3",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "FF": "1227",
          "LUT": "532",
          "DSP48E": "0"
        }
      },
      "floor": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.054"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "190",
          "LUT": "295",
          "DSP48E": "0"
        }
      },
      "Loop_Loop_Row_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.379"
        },
        "Loops": [{
            "Name": "Loop_Row_Loop_Col",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "18",
            "PipelineDepth": "202"
          }],
        "Area": {
          "BRAM_18K": "20",
          "DSP48E": "65",
          "FF": "18161",
          "LUT": "18491"
        }
      },
      "Loop_4_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.510"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP48E": "4",
          "FF": "432",
          "LUT": "769",
          "BRAM_18K": "0"
        }
      },
      "disparityMap": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "9.379"
        },
        "Area": {
          "BRAM_18K": "148",
          "DSP48E": "73",
          "FF": "20435",
          "LUT": "21854"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "disparityMap",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2020-08-01 16:46:18 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
