# router_1x3_design_verification
This project was designed to supply data from one source to three destinations. It was built using Verilog HDL and Xilinx ISE tool. Built a complete UVM environment to verify the functional correctness of the project. 
