Running: U:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o T:/fucking uni/CAD/hw1/Q3/D_FlipFlop_isim_beh.exe -prj T:/fucking uni/CAD/hw1/Q3/D_FlipFlop_beh.prj work.D_FlipFlop work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "T:/fucking uni/CAD/hw1/Q3/SR_Latch.v" into library work
Analyzing Verilog file "T:/fucking uni/CAD/hw1/Q3/D_Latch.v" into library work
Analyzing Verilog file "T:/fucking uni/CAD/hw1/Q3/D_FlipFlop.v" into library work
Analyzing Verilog file "U:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module SR_Latch
Compiling module D_Latch
Compiling module D_FlipFlop
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable T:/fucking uni/CAD/hw1/Q3/D_FlipFlop_isim_beh.exe
Fuse Memory Usage: 29736 KB
Fuse CPU Usage: 405 ms
