Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 58bf67f755f740e7b539268d6e62375e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_UART_receiver_behav xil_defaultlib.tb_UART_receiver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.pulse_gen [pulse_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_line [delay_line_default]
Compiling architecture rtl of entity xil_defaultlib.sampler_gen [sampler_gen_default]
Compiling architecture rtl of entity xil_defaultlib.UART_receiver [uart_receiver_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_uart_receiver
Built simulation snapshot tb_UART_receiver_behav
