{"Source Block": ["hdl/library/axi_dmac/axi_register_slice.v@132:139@HdlStmAssign", "assign bwd_ready_s = fwd_ready_s;\nend endgenerate\n\nassign m_axi_data = fwd_data_s;\nassign m_axi_valid = fwd_valid_s;\nassign s_axi_ready = bwd_ready_s;\n\nendmodule\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_register_slice.v@131:139", "assign bwd_data_s = s_axi_data;\nassign bwd_ready_s = fwd_ready_s;\nend endgenerate\n\nassign m_axi_data = fwd_data_s;\nassign m_axi_valid = fwd_valid_s;\nassign s_axi_ready = bwd_ready_s;\n\nendmodule\n"], ["hdl/library/axi_dmac/axi_register_slice.v@130:139", "assign bwd_valid_s = s_axi_valid;\nassign bwd_data_s = s_axi_data;\nassign bwd_ready_s = fwd_ready_s;\nend endgenerate\n\nassign m_axi_data = fwd_data_s;\nassign m_axi_valid = fwd_valid_s;\nassign s_axi_ready = bwd_ready_s;\n\nendmodule\n"]], "Diff Content": {"Delete": [[137, "assign s_axi_ready = bwd_ready_s;\n"]], "Add": [[137, "    assign bwd_valid_s = s_axi_valid;\n"], [137, "    assign bwd_data_s = s_axi_data;\n"], [137, "    assign bwd_ready_s = fwd_ready_s;\n"], [137, "  end endgenerate\n"], [137, "  assign m_axi_data = fwd_data_s;\n"], [137, "  assign m_axi_valid = fwd_valid_s;\n"], [137, "  assign s_axi_ready = bwd_ready_s;\n"]]}}