/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:23 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_H__
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_H__

/***************************************************************************
 *XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR - Context 32 to 47
 ***************************************************************************/
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_STATUS_32_47 0x00a4f540 /* CPU interrupt Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_SET_32_47 0x00a4f544 /* CPU interrupt Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_CLEAR_32_47 0x00a4f548 /* CPU interrupt Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_MASK_STATUS_32_47 0x00a4f54c /* CPU interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_MASK_SET_32_47 0x00a4f550 /* CPU interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_CPU_MASK_CLEAR_32_47 0x00a4f554 /* CPU interrupt Mask Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_STATUS_32_47 0x00a4f558 /* PCI interrupt Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_SET_32_47 0x00a4f55c /* PCI interrupt Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_CLEAR_32_47 0x00a4f560 /* PCI interrupt Clear Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_STATUS_32_47 0x00a4f564 /* PCI interrupt Mask Status Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_SET_32_47 0x00a4f568 /* PCI interrupt Mask Set Register */
#define BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_PCI_MASK_CLEAR_32_47 0x00a4f56c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_XPT_RAVE_CDB_UPPER_THRESH_CX32_47_L2_INTR_H__ */

/* End of File */
