<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>xSysCtl API</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xSysCtl API<div class="ingroups"><a class="el" href="group__x_sys_ctl.html">XSysCtl</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>xSysCtl API Reference  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac735bf3dbb0c1ea0ff85579f9c7ff905">xSysCtlPeripheralReset</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">SysCtlPeripheralReset</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs a software reset of a peripheral. This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then deasserted, returning the internal state of the peripheral to its reset condition.  <a href="#gac735bf3dbb0c1ea0ff85579f9c7ff905">More...</a><br/></td></tr>
<tr class="separator:gac735bf3dbb0c1ea0ff85579f9c7ff905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga065374b3e5fab89caf28fbacefb44d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga065374b3e5fab89caf28fbacefb44d3f">xSysCtlPeripheralEnable</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:ga065374b3e5fab89caf28fbacefb44d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="#ga065374b3e5fab89caf28fbacefb44d3f">More...</a><br/></td></tr>
<tr class="separator:ga065374b3e5fab89caf28fbacefb44d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6e1eb25514755e5fda1b716e42a099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4d6e1eb25514755e5fda1b716e42a099">xSysCtlPeripheralDisable</a>(ulPeripheralID)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a>(ulPeripheralID)</td></tr>
<tr class="memdesc:ga4d6e1eb25514755e5fda1b716e42a099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral. Peripherals are disabled with this function. Once disabled, they will not operate or respond to register reads/writes.  <a href="#ga4d6e1eb25514755e5fda1b716e42a099">More...</a><br/></td></tr>
<tr class="separator:ga4d6e1eb25514755e5fda1b716e42a099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64554217c10a48858644ec401f66643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gac64554217c10a48858644ec401f66643">xSysCtlPeripheralEnable2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a5d5b03cfbdca583a865784de64842be0">SysCtlPeripheralEnable2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:gac64554217c10a48858644ec401f66643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="#gac64554217c10a48858644ec401f66643">More...</a><br/></td></tr>
<tr class="separator:gac64554217c10a48858644ec401f66643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f78814f46d52164669f4702f9f43c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4f78814f46d52164669f4702f9f43c33">xSysCtlPeripheralDisable2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a718653a7737098629f5c77ff589c8558">SysCtlPeripheralDisable2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:ga4f78814f46d52164669f4702f9f43c33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a peripheral. Peripherals are disabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="#ga4f78814f46d52164669f4702f9f43c33">More...</a><br/></td></tr>
<tr class="separator:ga4f78814f46d52164669f4702f9f43c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaeb99aed7c7c333098a094e1fdeb019bb">xSysCtlPeripheralReset2</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a0beabcdc407eb5700e24566adaf9538d">SysCtlPeripheralReset2</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset a peripheral. Peripherals are Reset with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes.  <a href="#gaeb99aed7c7c333098a094e1fdeb019bb">More...</a><br/></td></tr>
<tr class="separator:gaeb99aed7c7c333098a094e1fdeb019bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga9b3abcb9ea3d71518cd67ef82a91f62d">xSysCtlPeripheraIntNumGet</a>(ulPeripheralBase)&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a8a3828560e8f05a73c785a2cfa822eb5">SysCtlPeripheraIntNumGet</a>(ulPeripheralBase)</td></tr>
<tr class="memdesc:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the peripheral interrupt number through peripheral base.  <a href="#ga9b3abcb9ea3d71518cd67ef82a91f62d">More...</a><br/></td></tr>
<tr class="separator:ga9b3abcb9ea3d71518cd67ef82a91f62d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed916b87989578580df28f156be82b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gaed916b87989578580df28f156be82b09">xSysCtlClockSet</a>(ulSysClk, ulConfig)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet</a>(ulSysClk, ulConfig)</td></tr>
<tr class="memdesc:gaed916b87989578580df28f156be82b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clocking of the device. This function configures the clocking of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function.  <a href="#gaed916b87989578580df28f156be82b09">More...</a><br/></td></tr>
<tr class="separator:gaed916b87989578580df28f156be82b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516174878087d6ed826a3002ee9e74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga516174878087d6ed826a3002ee9e74cc">xSysCtlClockGet</a>()&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">SysCtlClockGet</a>()</td></tr>
<tr class="memdesc:ga516174878087d6ed826a3002ee9e74cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the processor clock rate. This function determines the clock rate of the processor clock. This is also the clock rate of all the peripheral modules (with the exception of PWM, which has its own clock divider).  <a href="#ga516174878087d6ed826a3002ee9e74cc">More...</a><br/></td></tr>
<tr class="separator:ga516174878087d6ed826a3002ee9e74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gadbc7c97638eee372a98de5dd2e0de5e4">xSysCtlDelay</a>(ulCount)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga87bc1f4fe7be0b76834c4a0fc573845f">SysCtlDelay</a>(ulCount)</td></tr>
<tr class="memdesc:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a small delay. This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use. The loop takes 3 cycles/loop.  <a href="#gadbc7c97638eee372a98de5dd2e0de5e4">More...</a><br/></td></tr>
<tr class="separator:gadbc7c97638eee372a98de5dd2e0de5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga4eb4ee134af4708cb77329d92d57ed2c">xSysCtlReset</a>()&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a>()</td></tr>
<tr class="memdesc:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset the device. This function will perform a software reset of the entire device. The processor and all peripherals will be reset and all device registers will return to their default values (with the exception of the reset cause register, which will maintain its current value but have the software reset bit set as well).  <a href="#ga4eb4ee134af4708cb77329d92d57ed2c">More...</a><br/></td></tr>
<tr class="separator:ga4eb4ee134af4708cb77329d92d57ed2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1503dd2456feffa933144bf0a61957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga9d1503dd2456feffa933144bf0a61957">xSysCtlSleep</a>()&#160;&#160;&#160;SysCtlSleep()</td></tr>
<tr class="memdesc:ga9d1503dd2456feffa933144bf0a61957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Put the processor into sleep mode. This function places the processor into sleep mode; it will not return until the processor returns to run mode. The peripherals that are enabled via SysCtlPeripheralSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate).  <a href="#ga9d1503dd2456feffa933144bf0a61957">More...</a><br/></td></tr>
<tr class="separator:ga9d1503dd2456feffa933144bf0a61957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8c526d5433a0933e918252b7b7055c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#gad8c526d5433a0933e918252b7b7055c3">xSysCtlPeripheralClockSourceSet</a>(ulPeripheralSrc, ulDivide)&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">SysCtlPeripheralClockSourceSet</a>(ulPeripheralSrc, ulDivide)</td></tr>
<tr class="memdesc:gad8c526d5433a0933e918252b7b7055c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="#gad8c526d5433a0933e918252b7b7055c3">More...</a><br/></td></tr>
<tr class="separator:gad8c526d5433a0933e918252b7b7055c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714909504079f289ad6248ca5fb1860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__x_sys_ctl___exported___a_p_is.html#ga8714909504079f289ad6248ca5fb1860">xSysCtlPeripheralClockSourceSet2</a>(ePeripheral, ulPeripheralSrc, ulDivide)</td></tr>
<tr class="memdesc:ga8714909504079f289ad6248ca5fb1860"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a peripheral clock source and peripheral divide.  <a href="#ga8714909504079f289ad6248ca5fb1860">More...</a><br/></td></tr>
<tr class="separator:ga8714909504079f289ad6248ca5fb1860"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>xSysCtl API Reference </p>
<h1><a class="anchor" id="xSysCtl_Exported_APIs_Port"></a>
CoX Port Details</h1>
<p>+-------------------------------&mdash;+-------------&mdash;+--------&mdash;+ </p>
<table class="doxtable">
<tr>
<th>xSysCtl API </th><th>CoX </th><th>LPC17xx  </th></tr>
<tr>
<td>xSysCtlPeripheralReset </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralEnable </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralDisable </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralReset2 </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralEnable2 </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralDisable2 </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheraIntNumGet </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlClockSet </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlClockGet </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlDelay </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlReset </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlSleep </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralClockSourceSet </td><td>Mandatory </td><td>Y </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
<tr>
<td>xSysCtlPeripheralClockSourceSet2 </td><td>Mandatory </td><td>N </td></tr>
<tr>
<td>-------------------------------&mdash;</td><td>-------------&mdash;</td><td>--------&mdash; </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga516174878087d6ed826a3002ee9e74cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlClockGet</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7fd64f17ef7b589c51d72df5837f13eb">SysCtlClockGet</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the processor clock rate. This function determines the clock rate of the processor clock. This is also the clock rate of all the peripheral modules (with the exception of PWM, which has its own clock divider). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The processor clock rate.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>This will not return accurate results if <a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2" title="Provides a small delay. ">SysCtlClockSet()</a> has not been called to configure the clocking of the device, or if the device is directly clocked from a crystal (or a clock source) that is not one of the supported crystal frequencies. In the later case, this function should be modified to directly return the correct system clock rate. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00962">962</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed916b87989578580df28f156be82b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlClockSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulSysClk, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulConfig&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga81b213f930110a6aad1126d0a485fdc2">SysCtlClockSet</a>(ulSysClk, ulConfig)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the clocking of the device. This function configures the clocking of the device. The input crystal frequency, oscillator to be used, use of the PLL, and the system clock divider are all configured with this function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulSysClk</td><td>is target system clock frequency. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulConfig</td><td>is the required configuration of the device clocking. <pre class="fragment">         The \e ulConfig parameter is the logical OR of several different
         values, many of which are grouped into sets where only one can
         be chosen.

         The external crystal frequency is chosen with one of the
         following values:
             \ref xSYSCTL_XTAL_4MHZ
             \ref xSYSCTL_XTAL_5MHZ
             \ref xSYSCTL_XTAL_6MHZ
                  ...
             \ref xSYSCTL_XTAL_50MHZ

         The oscillator source is chosen with one of the following values:
             \ref xSYSCTL_OSC_MAIN
             \ref xSYSCTL_OSC_INT
             \ref xSYSCTL_OSC_INTSL
             \ref xSYSCTL_OSC_EXTSL

         The internal and main oscillators and PLL are disabled with the
             \ref xSYSCTL_INT_OSC_DIS
             \ref xSYSCTL_MAIN_OSC_DIS
             \ref xSYSCTL_PLL_PWRDN
</pre></td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The external oscillator must be enabled in order to use an external clock source. Note that attempts to disable the oscillator used to clock the device will be prevented by the hardware. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00940">940</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gadbc7c97638eee372a98de5dd2e0de5e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlDelay</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulCount</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga87bc1f4fe7be0b76834c4a0fc573845f">SysCtlDelay</a>(ulCount)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Provide a small delay. This function provides a means of generating a constant length delay. It is written in assembly to keep the delay consistent across tool chains, avoiding the need to tune the delay based on the tool chain in use. The loop takes 3 cycles/loop. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ulCount</td><td>is the number of delay loop iterations to perform.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00979">979</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9b3abcb9ea3d71518cd67ef82a91f62d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheraIntNumGet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a8a3828560e8f05a73c785a2cfa822eb5">SysCtlPeripheraIntNumGet</a>(ulPeripheralBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the peripheral interrupt number through peripheral base. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheral</td><td>The peripheral's base</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It's especially useful to enable the short pin's corresponding peripheral interrupt: Use the short pin to Get the GPIO base through <a class="el" href="group__x_g_p_i_o___exported___a_p_is.html#ga8e35e7d3dc62ce7f06face8e48dbb280">xGPIOSPinToPort</a> function, and then use this function to enable the GPIO interrupt. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00897">897</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad8c526d5433a0933e918252b7b7055c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralClockSourceSet</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralSrc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulDivide&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga8bd042b9df3b233d82ba6e1c92042804">SysCtlPeripheralClockSourceSet</a>(ulPeripheralSrc, ulDivide)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a peripheral clock source and peripheral divide. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralSrc</td><td>is the peripheral clock source to set. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulDivide</td><td>is the peripheral clock divide to set.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Peripherals clock source are seted with this function. At power-up, all Peripherals clock source are Peripherals clock source; they must be set in order to operate or respond to register reads/writes. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01027">1027</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8714909504079f289ad6248ca5fb1860"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralClockSourceSet2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ePeripheral, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralSrc, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulDivide&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set a peripheral clock source and peripheral divide. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ePeripheral</td><td>is the peripheral which's clock source will be set. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralSrc</td><td>is the clock source will be set. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">ulDivide</td><td>is the peripheral clock divide to set. <pre class="fragment">    The \e ulPeripheralSrc parameter must be only one of the following values:
    \ref xSysCtl_Peripheral_Src_Clk_CoX.
</pre></td></tr>
  </table>
  </dd>
</dl>
<p>+-----------------&mdash;+----------------------&mdash;+--------------------------&mdash;+ </p>
<table class="doxtable">
<tr>
<th>manufacturer </th><th>ePeripheral </th><th>eSrc  </th></tr>
<tr>
<td>CoX Common &amp; </td><td>This parameter is a </td><td>This parameter is a </td></tr>
<tr>
<td>Mandatory </td><td>mandatory.Mandatory </td><td>mandatory. So it </td></tr>
<tr>
<td></td><td>is the format of </td><td>should be: INT </td></tr>
<tr>
<td></td><td>Variable naming.So it </td><td>HCLK HCLK_n EXTSL </td></tr>
<tr>
<td></td><td>should be: ADCn, </td><td>INTSL MAIN PLL </td></tr>
<tr>
<td></td><td>TIMERn or UARTn </td><td>PLL_n EXTTRG </td></tr>
<tr>
<td></td><td>n indicate the pin </td><td>n indicate the pin </td></tr>
<tr>
<td></td><td>number such as </td><td>number such as </td></tr>
<tr>
<td></td><td>0 1 2 3 .... </td><td>0 1 2 3 .... </td></tr>
<tr>
<td>-----------------&mdash;</td><td>----------------------&mdash;</td><td>--------------------------&mdash; </td></tr>
<tr>
<td>LPC17xx </td><td>ADC0 </td><td>MAIN PLL INT </td></tr>
<tr>
<td></td><td>PWMB </td><td>INT HCLK EXTSL MAIN </td></tr>
<tr>
<td>-----------------&mdash;</td><td>----------------------&mdash;</td><td>--------------------------&mdash; </td></tr>
</table>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>Peripherals clock source are seted with this function. At power-up, all Peripherals clock source are Peripherals clock source; they must be set in order to operate or respond to register reads/writes. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01065">1065</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4d6e1eb25514755e5fda1b716e42a099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralDisable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralID</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga2c6ae288a5a775030ec42032f98b5ac1">SysCtlPeripheralDisable</a>(ulPeripheralID)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable a peripheral. Peripherals are disabled with this function. Once disabled, they will not operate or respond to register reads/writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralID</td><td>is the peripheral to disable. This value can be one of the following value: <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">xSYSCTL_PERIPH_GPIOA</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">xSYSCTL_PERIPH_I2C0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">xSYSCTL_PERIPH_RTC</a> ... xSYSCTL_PERIPH_SPI0 <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">xSYSCTL_PERIPH_TIMER0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">xSYSCTL_PERIPH_UART0</a> More information, please refer to <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#xSysCtl_Peripheral_ID"><ol type="1">
<li>Where to use this group</li>
</ol>
</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00761">761</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4f78814f46d52164669f4702f9f43c33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralDisable2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a718653a7737098629f5c77ff589c8558">SysCtlPeripheralDisable2</a>(ulPeripheralBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable a peripheral. Peripherals are disabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralBase</td><td>a Peripheral base indicate which peripheral to be enabled. The <em>ulPeripheral</em> parameter must be only one of the following values: <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga0f2f8870d9fa61ca251ed69464081b08">xETH_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga46de39ad1686d7a1d36a2ff33eb3a690">xUSB_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8062c9b2fdc67580c0c4aa8926a1174a">xGPIO_PORTB_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaa64c871cd6013470585155343c56b2a7">xGPIO_PORTC_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga1688fddb4bd2e9bf4db0ebd7aba4ed4b">xGPIO_PORTD_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a> xPWM0_BASE <a class="el" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6b76cd78111523c38651c2920e294f1">xSSP1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gad9414c10252d772abd46c3d4e3dcba10">xSSP0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga28d97cc2b1d381d6e75ae8e745d37751">xTIMER2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab0fee14cf0a02a5027534cdbb1224b30">xUART3_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga41ee52a5bf224157db55b2890bff3846">xI2S_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga83d09fca03de4a91bd51ae4a48f75205">xRIT_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab73ce9c0c90239ecb2dc238702893759">xMCPWM_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaadd50b28c75dec3429292ad03f75530e">xQEI_BASE</a> ... More information, please Refer to <a class="el" href="group__x_low_layer___peripheral___memmap.html">xLowLayer Peripheral Memmap</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00864">864</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga065374b3e5fab89caf28fbacefb44d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralEnable</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralID</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#gabe04fe3c0a202f2b2c12945523a8003b">SysCtlPeripheralEnable</a>(ulPeripheralID)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralID</td><td>is the peripheral to enable. This value can be one of the following value: <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">xSYSCTL_PERIPH_GPIOA</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">xSYSCTL_PERIPH_I2C0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">xSYSCTL_PERIPH_RTC</a> ... xSYSCTL_PERIPH_SPI0 <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">xSYSCTL_PERIPH_TIMER0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">xSYSCTL_PERIPH_UART0</a> More information, please refer to <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#xSysCtl_Peripheral_ID"><ol type="1">
<li>Where to use this group</li>
</ol>
</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>It takes five clock cycles after the write to enable a peripheral before the the peripheral is actually enabled. During this time, attempts to access the peripheral will result in a bus fault. Care should be taken to ensure that the peripheral is not accessed during this brief time period. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00738">738</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac64554217c10a48858644ec401f66643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralEnable2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a5d5b03cfbdca583a865784de64842be0">SysCtlPeripheralEnable2</a>(ulPeripheralBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable a peripheral. Peripherals are enabled with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ulPeripheralBase</td><td>a Peripheral base indicate which peripheral to be enabled. The <em>ulPeripheral</em> parameter must be only one of the following values: <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga0f2f8870d9fa61ca251ed69464081b08">xETH_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gafda4b759514fb7c3875ebe1eaf9a28d1">xDMA0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga46de39ad1686d7a1d36a2ff33eb3a690">xUSB_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga36cf8b166896fcc956f8728d1d34ed26">xGPIO_PORTA_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8062c9b2fdc67580c0c4aa8926a1174a">xGPIO_PORTB_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaa64c871cd6013470585155343c56b2a7">xGPIO_PORTC_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga1688fddb4bd2e9bf4db0ebd7aba4ed4b">xGPIO_PORTD_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gad7c4c8bd6e98f0a97205b0c83e79e135">xGPIO_PORTE_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga6a491cb8edec03f59c9f1a57f7748d00">xWDT_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaebd55ba061c883ad93a015be7d14ff01">xTIMER0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga192043878b7458363afc6770da6f5713">xTIMER1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6230342aee6b974fc19d48a109565c0">xUART0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga332ce7535bdbacf4b79b7d23adbb618e">xUART1_BASE</a> xPWM0_BASE <a class="el" href="group__x_low_layer___peripheral___memmap.html#gacb04e98ecf989e4b2aee6126d6454a08">xI2C0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga2a192e230d89432dd43d4ca2d4365807">xSPI0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8f647b0c3173009d474bf73cef91d487">xRTC_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gac6b76cd78111523c38651c2920e294f1">xSSP1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gabcf29d7c86a8409cdb9abdefa07cd984">xADC0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga4fc7db29c2a5361dab3c087e53cd5bbb">xCAN1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga8c91d04e04d207ddf73ebbd315ee3ee6">xCAN2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga313f2fbff4105ffa511d67792ae007bc">xI2C1_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gad9414c10252d772abd46c3d4e3dcba10">xSSP0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga78e88653d308e007e8cbaae8fc8a989c">xDAC0_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga28d97cc2b1d381d6e75ae8e745d37751">xTIMER2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga48e1735c33195602f45161adfd6b3d0c">xTIMER3_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gafb753727f2bae0b4634d8ed1280ab983">xUART2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab0fee14cf0a02a5027534cdbb1224b30">xUART3_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab486716472adca8ab98e89dede261548">xI2C2_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga41ee52a5bf224157db55b2890bff3846">xI2S_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#ga83d09fca03de4a91bd51ae4a48f75205">xRIT_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gab73ce9c0c90239ecb2dc238702893759">xMCPWM_BASE</a> <a class="el" href="group__x_low_layer___peripheral___memmap.html#gaadd50b28c75dec3429292ad03f75530e">xQEI_BASE</a> ... More information, please Refer to <a class="el" href="group__x_low_layer___peripheral___memmap.html">xLowLayer Peripheral Memmap</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00812">812</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gac735bf3dbb0c1ea0ff85579f9c7ff905"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralReset</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralID</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga9d110072f28bc077c022ae393026e198">SysCtlPeripheralReset</a>(ulPeripheralID)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Performs a software reset of a peripheral. This function performs a software reset of the specified peripheral. An individual peripheral reset signal is asserted for a brief period and then deasserted, returning the internal state of the peripheral to its reset condition. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralID</td><td>is the peripheral to reset. This value can be one of the following value: <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga84d5ebdb8d9b09039b7b9b6e8bee67b7">xSYSCTL_PERIPH_GPIOA</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gae8cec407701bcbc272da259944bea976">xSYSCTL_PERIPH_I2C0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#ga9d608c1483f25ea7ec1b23ce13bca7ba">xSYSCTL_PERIPH_RTC</a> ... xSYSCTL_PERIPH_SPI0 <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gac761a61f1156ad2ce170bdf71fbaaa09">xSYSCTL_PERIPH_TIMER0</a> <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#gafd2a67f172017ae3c3191ef2ca86abd4">xSYSCTL_PERIPH_UART0</a> More information, please refer to <a class="el" href="group__x_sys_ctl___peripheral___i_d.html#xSysCtl_Peripheral_ID"><ol type="1">
<li>Where to use this group</li>
</ol>
</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00708">708</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaeb99aed7c7c333098a094e1fdeb019bb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlPeripheralReset2</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ulPeripheralBase</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="xsysctl_8c.html#a0beabcdc407eb5700e24566adaf9538d">SysCtlPeripheralReset2</a>(ulPeripheralBase)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset a peripheral. Peripherals are Reset with this function. At power-up, all peripherals are disabled; they must be enabled in order to operate or respond to register reads/writes. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ulPeripheralBase</td><td>a Peripheral base indicate which peripheral to be Reset. Details please Refer to <a class="el" href="group__x_low_layer___peripheral___memmap.html">xLowLayer Peripheral Memmap</a>.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00880">880</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4eb4ee134af4708cb77329d92d57ed2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlReset</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___exported___a_p_is.html#ga7e7eaf3273efa935f7bedfd3760d11b8">SysCtlReset</a>()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset the device. This function will perform a software reset of the entire device. The processor and all peripherals will be reset and all device registers will return to their default values (with the exception of the reset cause register, which will maintain its current value but have the software reset bit set as well). </p>
<dl class="section return"><dt>Returns</dt><dd>This function does not return. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l00994">994</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga9d1503dd2456feffa933144bf0a61957"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define xSysCtlSleep</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SysCtlSleep()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Put the processor into sleep mode. This function places the processor into sleep mode; it will not return until the processor returns to run mode. The peripherals that are enabled via SysCtlPeripheralSleepEnable() continue to operate and can wake up the processor (if automatic clock gating is enabled with SysCtlPeripheralClockGating(), otherwise all peripherals continue to operate). </p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01010">1010</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
