{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615016070192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615016070192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 06 13:04:30 2021 " "Processing started: Sat Mar 06 13:04:30 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615016070192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016070192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off Midsem -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016070192 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615016070594 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615016070595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Midsem/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089963 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Midsem/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Midsem/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089965 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Midsem/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089965 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MUX Gates.vhdl " "Entity \"MUX\" obtained from \"Gates.vhdl\" instead of from Quartus Prime megafunction library" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 85 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615016089968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 23 11 " "Found 23 design units, including 11 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MUX-Struct " "Found design unit 2: MUX-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SixBitMul-Struct " "Found design unit 3: SixBitMul-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SixBitMUX-Struct " "Found design unit 4: SixBitMUX-Struct" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 INVERTER-Equations " "Found design unit 5: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 AND_2-Equations " "Found design unit 6: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NAND_2-Equations " "Found design unit 7: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 178 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 OR_2-Equations " "Found design unit 8: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 189 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 NOR_2-Equations " "Found design unit 9: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 200 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 XOR_2-Equations " "Found design unit 10: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 212 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 XNOR_2-Equations " "Found design unit 11: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 223 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 HALF_ADDER-Equations " "Found design unit 12: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX " "Found entity 1: MUX" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "2 SixBitMul " "Found entity 2: SixBitMul" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "3 SixBitMUX " "Found entity 3: SixBitMUX" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "4 INVERTER " "Found entity 4: INVERTER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "5 AND_2 " "Found entity 5: AND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "6 NAND_2 " "Found entity 6: NAND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "7 OR_2 " "Found entity 7: OR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "8 NOR_2 " "Found entity 8: NOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "9 XOR_2 " "Found entity 9: XOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "10 XNOR_2 " "Found entity 10: XNOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""} { "Info" "ISGN_ENTITY_NAME" "11 HALF_ADDER " "Found entity 11: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-Struct " "Found design unit 1: FourBitAdder-Struct" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Midsem/FourBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089971 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Midsem/FourBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089973 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_MUL-Struct " "Found design unit 1: MY_MUL-Struct" {  } { { "MY_MUL.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089974 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_MUL " "Found entity 1: MY_MUL" {  } { { "MY_MUL.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_MUX-Struct " "Found design unit 1: MY_MUX-Struct" {  } { { "MY_MUX.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089977 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_MUX " "Found entity 1: MY_MUX" {  } { { "MY_MUX.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sixbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SixBitAdder-Struct " "Found design unit 1: SixBitAdder-Struct" {  } { { "SixBitAdder.vhd" "" { Text "S:/EE214_Labs/Midsem/SixBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089979 ""} { "Info" "ISGN_ENTITY_NAME" "1 SixBitAdder " "Found entity 1: SixBitAdder" {  } { { "SixBitAdder.vhd" "" { Text "S:/EE214_Labs/Midsem/SixBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_ADD-Struct " "Found design unit 1: MY_ADD-Struct" {  } { { "MY_ADD.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_ADD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089980 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_ADD " "Found entity 1: MY_ADD" {  } { { "MY_ADD.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_ADD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_dcr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_dcr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_DCR-Struct " "Found design unit 1: MY_DCR-Struct" {  } { { "MY_DCR.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_DCR.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089982 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_DCR " "Found entity 1: MY_DCR" {  } { { "MY_DCR.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_DCR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MY_XOR-Struct " "Found design unit 1: MY_XOR-Struct" {  } { { "MY_XOR.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_XOR.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089984 ""} { "Info" "ISGN_ENTITY_NAME" "1 MY_XOR " "Found entity 1: MY_XOR" {  } { { "MY_XOR.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_XOR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615016089984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016089984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1615016090038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_MUX MY_MUX:add_instance " "Elaborating entity \"MY_MUX\" for hierarchy \"MY_MUX:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "S:/EE214_Labs/Midsem/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_MUL MY_MUX:add_instance\|MY_MUL:f0 " "Elaborating entity \"MY_MUL\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\"" {  } { { "MY_MUX.vhd" "f0" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C1 MY_MUL.vhd(9) " "Verilog HDL or VHDL warning at MY_MUL.vhd(9): object \"C1\" assigned a value but never read" {  } { { "MY_MUL.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615016090043 "|DUT|MY_MUX:add_instance|MY_MUL:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 MY_MUX:add_instance\|MY_MUL:f0\|AND_2:f0 " "Elaborating entity \"AND_2\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|AND_2:f0\"" {  } { { "MY_MUL.vhd" "f0" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 MY_MUX:add_instance\|MY_MUL:f0\|OR_2:f3 " "Elaborating entity \"OR_2\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|OR_2:f3\"" {  } { { "MY_MUL.vhd" "f3" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixBitMul MY_MUX:add_instance\|MY_MUL:f0\|SixBitMul:f5 " "Elaborating entity \"SixBitMul\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|SixBitMul:f5\"" {  } { { "MY_MUL.vhd" "f5" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixBitAdder MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6 " "Elaborating entity \"SixBitAdder\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\"" {  } { { "MY_MUL.vhd" "f6" { Text "S:/EE214_Labs/Midsem/MY_MUL.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0 " "Elaborating entity \"Full_Adder\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0\"" {  } { { "SixBitAdder.vhd" "f0" { Text "S:/EE214_Labs/Midsem/SixBitAdder.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "S:/EE214_Labs/Midsem/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"MY_MUX:add_instance\|MY_MUL:f0\|SixBitAdder:f6\|Full_Adder:f0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "S:/EE214_Labs/Midsem/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_ADD MY_MUX:add_instance\|MY_ADD:f1 " "Elaborating entity \"MY_ADD\" for hierarchy \"MY_MUX:add_instance\|MY_ADD:f1\"" {  } { { "MY_MUX.vhd" "f1" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C0 MY_ADD.vhd(9) " "Verilog HDL or VHDL warning at MY_ADD.vhd(9): object \"C0\" assigned a value but never read" {  } { { "MY_ADD.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_ADD.vhd" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615016090069 "|DUT|MY_MUX:add_instance|MY_ADD:f1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_DCR MY_MUX:add_instance\|MY_DCR:f2 " "Elaborating entity \"MY_DCR\" for hierarchy \"MY_MUX:add_instance\|MY_DCR:f2\"" {  } { { "MY_MUX.vhd" "f2" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090077 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "C0 MY_DCR.vhd(9) " "Verilog HDL or VHDL warning at MY_DCR.vhd(9): object \"C0\" assigned a value but never read" {  } { { "MY_DCR.vhd" "" { Text "S:/EE214_Labs/Midsem/MY_DCR.vhd" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1615016090078 "|DUT|MY_MUX:add_instance|MY_DCR:f2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MY_XOR MY_MUX:add_instance\|MY_XOR:f3 " "Elaborating entity \"MY_XOR\" for hierarchy \"MY_MUX:add_instance\|MY_XOR:f3\"" {  } { { "MY_MUX.vhd" "f3" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixBitMUX MY_MUX:add_instance\|SixBitMUX:f4 " "Elaborating entity \"SixBitMUX\" for hierarchy \"MY_MUX:add_instance\|SixBitMUX:f4\"" {  } { { "MY_MUX.vhd" "f4" { Text "S:/EE214_Labs/Midsem/MY_MUX.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX MY_MUX:add_instance\|SixBitMUX:f4\|MUX:m1 " "Elaborating entity \"MUX\" for hierarchy \"MY_MUX:add_instance\|SixBitMUX:f4\|MUX:m1\"" {  } { { "Gates.vhdl" "m1" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER MY_MUX:add_instance\|SixBitMUX:f4\|MUX:m1\|INVERTER:b0 " "Elaborating entity \"INVERTER\" for hierarchy \"MY_MUX:add_instance\|SixBitMUX:f4\|MUX:m1\|INVERTER:b0\"" {  } { { "Gates.vhdl" "b0" { Text "S:/EE214_Labs/Midsem/Gates.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1615016090091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1615016090877 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1615016090877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1615016090877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1615016090877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615016091043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 06 13:04:51 2021 " "Processing ended: Sat Mar 06 13:04:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615016091043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615016091043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615016091043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615016091043 ""}
