#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x133804200 .scope module, "test_Ripple" "test_Ripple" 2 1;
 .timescale 0 0;
v0x13381f570_0 .var "a", 15 0;
v0x13381f600_0 .var "b", 15 0;
v0x13381f690_0 .var "c_in", 0 0;
v0x13381f760_0 .var "clock", 0 0;
v0x13381f810_0 .net "cout", 0 0, v0x13381ee70_0;  1 drivers
v0x13381f8e0_0 .net "sum", 15 0, v0x13381ef00_0;  1 drivers
S_0x133804370 .scope module, "uut" "ripple_carry_adder" 2 6, 3 2 0, S_0x133804200;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 16 "Tsum";
    .port_info 4 /OUTPUT 1 "Tc_out";
    .port_info 5 /INPUT 1 "clk";
P_0x133804530 .param/l "k" 0 3 3, +C4<00000000000000000000000000010000>;
L_0x133827480 .functor BUFZ 1, v0x13381f690_0, C4<0>, C4<0>, C4<0>;
v0x13381ee70_0 .var "Tc_out", 0 0;
v0x13381ef00_0 .var "Tsum", 15 0;
v0x13381efa0_0 .net *"_ivl_117", 0 0, L_0x133827480;  1 drivers
v0x13381f040_0 .net "a", 15 0, v0x13381f570_0;  1 drivers
v0x13381f0f0_0 .net "b", 15 0, v0x13381f600_0;  1 drivers
v0x13381f1e0_0 .net "c_in", 0 0, v0x13381f690_0;  1 drivers
v0x13381f280_0 .net "clk", 0 0, v0x13381f760_0;  1 drivers
v0x13381f320_0 .net "sum", 15 0, L_0x1338264b0;  1 drivers
v0x13381f3d0_0 .net "win", 16 0, L_0x1338267f0;  1 drivers
E_0x1338046f0 .event posedge, v0x13381f280_0;
L_0x13381feb0 .part v0x13381f570_0, 0, 1;
L_0x13381ff90 .part v0x13381f600_0, 0, 1;
L_0x133820070 .part L_0x1338267f0, 0, 1;
L_0x1338205b0 .part v0x13381f570_0, 1, 1;
L_0x133820650 .part v0x13381f600_0, 1, 1;
L_0x133820720 .part L_0x1338267f0, 1, 1;
L_0x133820c60 .part v0x13381f570_0, 2, 1;
L_0x133820d80 .part v0x13381f600_0, 2, 1;
L_0x133820ea0 .part L_0x1338267f0, 2, 1;
L_0x133821390 .part v0x13381f570_0, 3, 1;
L_0x133821430 .part v0x13381f600_0, 3, 1;
L_0x133821530 .part L_0x1338267f0, 3, 1;
L_0x133821a70 .part v0x13381f570_0, 4, 1;
L_0x133821b80 .part v0x13381f600_0, 4, 1;
L_0x133821c20 .part L_0x1338267f0, 4, 1;
L_0x1338220f0 .part v0x13381f570_0, 5, 1;
L_0x133822190 .part v0x13381f600_0, 5, 1;
L_0x1338222c0 .part L_0x1338267f0, 5, 1;
L_0x133822780 .part v0x13381f570_0, 6, 1;
L_0x1338229c0 .part v0x13381f600_0, 6, 1;
L_0x133822b60 .part L_0x1338267f0, 6, 1;
L_0x133822f40 .part v0x13381f570_0, 7, 1;
L_0x133822fe0 .part v0x13381f600_0, 7, 1;
L_0x133823080 .part L_0x1338267f0, 7, 1;
L_0x133823660 .part v0x13381f570_0, 8, 1;
L_0x133823700 .part v0x13381f600_0, 8, 1;
L_0x1338237a0 .part L_0x1338267f0, 8, 1;
L_0x133823cf0 .part v0x13381f570_0, 9, 1;
L_0x133823d90 .part v0x13381f600_0, 9, 1;
L_0x133823f20 .part L_0x1338267f0, 9, 1;
L_0x133824390 .part v0x13381f570_0, 10, 1;
L_0x133824530 .part v0x13381f600_0, 10, 1;
L_0x1338245d0 .part L_0x1338267f0, 10, 1;
L_0x133824a30 .part v0x13381f570_0, 11, 1;
L_0x133824ad0 .part v0x13381f600_0, 11, 1;
L_0x133824670 .part L_0x1338267f0, 11, 1;
L_0x1338250c0 .part v0x13381f570_0, 12, 1;
L_0x133824b70 .part v0x13381f600_0, 12, 1;
L_0x133825290 .part L_0x1338267f0, 12, 1;
L_0x133825770 .part v0x13381f570_0, 13, 1;
L_0x133825810 .part v0x13381f600_0, 13, 1;
L_0x133825330 .part L_0x1338267f0, 13, 1;
L_0x133825e10 .part v0x13381f570_0, 14, 1;
L_0x133822820 .part v0x13381f600_0, 14, 1;
L_0x133822a60 .part L_0x1338267f0, 14, 1;
L_0x1338266b0 .part v0x13381f570_0, 15, 1;
L_0x133826750 .part v0x13381f600_0, 15, 1;
L_0x133826410 .part L_0x1338267f0, 15, 1;
LS_0x1338264b0_0_0 .concat8 [ 1 1 1 1], L_0x13381fa80, L_0x1338201a0, L_0x133820870, L_0x133821000;
LS_0x1338264b0_0_4 .concat8 [ 1 1 1 1], L_0x1338216c0, L_0x133821d40, L_0x1338223d0, L_0x133822230;
LS_0x1338264b0_0_8 .concat8 [ 1 1 1 1], L_0x133823290, L_0x133822c20, L_0x133823860, L_0x1338244c0;
LS_0x1338264b0_0_12 .concat8 [ 1 1 1 1], L_0x133824cb0, L_0x133825180, L_0x133825a00, L_0x133825920;
L_0x1338264b0 .concat8 [ 4 4 4 4], LS_0x1338264b0_0_0, LS_0x1338264b0_0_4, LS_0x1338264b0_0_8, LS_0x1338264b0_0_12;
LS_0x1338267f0_0_0 .concat8 [ 1 1 1 1], L_0x133827480, L_0x13381fd90, L_0x133820490, L_0x133820b40;
LS_0x1338267f0_0_4 .concat8 [ 1 1 1 1], L_0x133821270, L_0x133821950, L_0x133821fd0, L_0x133822660;
LS_0x1338267f0_0_8 .concat8 [ 1 1 1 1], L_0x133822e20, L_0x133823540, L_0x133823bd0, L_0x133824270;
LS_0x1338267f0_0_12 .concat8 [ 1 1 1 1], L_0x133824910, L_0x133824fa0, L_0x133825650, L_0x133825cf0;
LS_0x1338267f0_0_16 .concat8 [ 1 0 0 0], L_0x1338265c0;
LS_0x1338267f0_1_0 .concat8 [ 4 4 4 4], LS_0x1338267f0_0_0, LS_0x1338267f0_0_4, LS_0x1338267f0_0_8, LS_0x1338267f0_0_12;
LS_0x1338267f0_1_4 .concat8 [ 1 0 0 0], LS_0x1338267f0_0_16;
L_0x1338267f0 .concat8 [ 16 1 0 0], LS_0x1338267f0_1_0, LS_0x1338267f0_1_4;
S_0x133804720 .scope generate, "loop1[0]" "loop1[0]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133804900 .param/l "i" 0 3 13, +C4<00>;
S_0x1338049a0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133804720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x13381f990 .functor XOR 1, L_0x13381feb0, L_0x13381ff90, C4<0>, C4<0>;
L_0x13381fa80 .functor XOR 1, L_0x13381f990, L_0x133820070, C4<0>, C4<0>;
L_0x13381fb70 .functor AND 1, L_0x13381f990, L_0x133820070, C4<1>, C4<1>;
L_0x13381fc60 .functor AND 1, L_0x13381feb0, L_0x13381ff90, C4<1>, C4<1>;
L_0x13381fd90 .functor OR 1, L_0x13381fb70, L_0x13381fc60, C4<0>, C4<0>;
v0x133804b90_0 .net "a", 0 0, L_0x13381feb0;  1 drivers
v0x133814c40_0 .net "b", 0 0, L_0x13381ff90;  1 drivers
v0x133814ce0_0 .net "c_in", 0 0, L_0x133820070;  1 drivers
v0x133814d90_0 .net "c_out", 0 0, L_0x13381fd90;  1 drivers
v0x133814e30_0 .net "f", 0 0, L_0x13381f990;  1 drivers
v0x133814f10_0 .net "g", 0 0, L_0x13381fb70;  1 drivers
v0x133814fb0_0 .net "h", 0 0, L_0x13381fc60;  1 drivers
v0x133815050_0 .net "sum", 0 0, L_0x13381fa80;  1 drivers
S_0x133815170 .scope generate, "loop1[1]" "loop1[1]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133815330 .param/l "i" 0 3 13, +C4<01>;
S_0x1338153b0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133815170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133820110 .functor XOR 1, L_0x1338205b0, L_0x133820650, C4<0>, C4<0>;
L_0x1338201a0 .functor XOR 1, L_0x133820110, L_0x133820720, C4<0>, C4<0>;
L_0x133820290 .functor AND 1, L_0x133820110, L_0x133820720, C4<1>, C4<1>;
L_0x133820380 .functor AND 1, L_0x1338205b0, L_0x133820650, C4<1>, C4<1>;
L_0x133820490 .functor OR 1, L_0x133820290, L_0x133820380, C4<0>, C4<0>;
v0x133815620_0 .net "a", 0 0, L_0x1338205b0;  1 drivers
v0x1338156b0_0 .net "b", 0 0, L_0x133820650;  1 drivers
v0x133815750_0 .net "c_in", 0 0, L_0x133820720;  1 drivers
v0x133815800_0 .net "c_out", 0 0, L_0x133820490;  1 drivers
v0x1338158a0_0 .net "f", 0 0, L_0x133820110;  1 drivers
v0x133815980_0 .net "g", 0 0, L_0x133820290;  1 drivers
v0x133815a20_0 .net "h", 0 0, L_0x133820380;  1 drivers
v0x133815ac0_0 .net "sum", 0 0, L_0x1338201a0;  1 drivers
S_0x133815be0 .scope generate, "loop1[2]" "loop1[2]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133815dc0 .param/l "i" 0 3 13, +C4<010>;
S_0x133815e40 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133815be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133820800 .functor XOR 1, L_0x133820c60, L_0x133820d80, C4<0>, C4<0>;
L_0x133820870 .functor XOR 1, L_0x133820800, L_0x133820ea0, C4<0>, C4<0>;
L_0x133820940 .functor AND 1, L_0x133820800, L_0x133820ea0, C4<1>, C4<1>;
L_0x133820a30 .functor AND 1, L_0x133820c60, L_0x133820d80, C4<1>, C4<1>;
L_0x133820b40 .functor OR 1, L_0x133820940, L_0x133820a30, C4<0>, C4<0>;
v0x133816080_0 .net "a", 0 0, L_0x133820c60;  1 drivers
v0x133816130_0 .net "b", 0 0, L_0x133820d80;  1 drivers
v0x1338161d0_0 .net "c_in", 0 0, L_0x133820ea0;  1 drivers
v0x133816280_0 .net "c_out", 0 0, L_0x133820b40;  1 drivers
v0x133816320_0 .net "f", 0 0, L_0x133820800;  1 drivers
v0x133816400_0 .net "g", 0 0, L_0x133820940;  1 drivers
v0x1338164a0_0 .net "h", 0 0, L_0x133820a30;  1 drivers
v0x133816540_0 .net "sum", 0 0, L_0x133820870;  1 drivers
S_0x133816660 .scope generate, "loop1[3]" "loop1[3]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133816820 .param/l "i" 0 3 13, +C4<011>;
S_0x1338168b0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133816660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133820f90 .functor XOR 1, L_0x133821390, L_0x133821430, C4<0>, C4<0>;
L_0x133821000 .functor XOR 1, L_0x133820f90, L_0x133821530, C4<0>, C4<0>;
L_0x133821070 .functor AND 1, L_0x133820f90, L_0x133821530, C4<1>, C4<1>;
L_0x133821160 .functor AND 1, L_0x133821390, L_0x133821430, C4<1>, C4<1>;
L_0x133821270 .functor OR 1, L_0x133821070, L_0x133821160, C4<0>, C4<0>;
v0x133816af0_0 .net "a", 0 0, L_0x133821390;  1 drivers
v0x133816ba0_0 .net "b", 0 0, L_0x133821430;  1 drivers
v0x133816c40_0 .net "c_in", 0 0, L_0x133821530;  1 drivers
v0x133816cf0_0 .net "c_out", 0 0, L_0x133821270;  1 drivers
v0x133816d90_0 .net "f", 0 0, L_0x133820f90;  1 drivers
v0x133816e70_0 .net "g", 0 0, L_0x133821070;  1 drivers
v0x133816f10_0 .net "h", 0 0, L_0x133821160;  1 drivers
v0x133816fb0_0 .net "sum", 0 0, L_0x133821000;  1 drivers
S_0x1338170d0 .scope generate, "loop1[4]" "loop1[4]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x1338172d0 .param/l "i" 0 3 13, +C4<0100>;
S_0x133817350 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x1338170d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133821650 .functor XOR 1, L_0x133821a70, L_0x133821b80, C4<0>, C4<0>;
L_0x1338216c0 .functor XOR 1, L_0x133821650, L_0x133821c20, C4<0>, C4<0>;
L_0x133821770 .functor AND 1, L_0x133821650, L_0x133821c20, C4<1>, C4<1>;
L_0x133821840 .functor AND 1, L_0x133821a70, L_0x133821b80, C4<1>, C4<1>;
L_0x133821950 .functor OR 1, L_0x133821770, L_0x133821840, C4<0>, C4<0>;
v0x1338175c0_0 .net "a", 0 0, L_0x133821a70;  1 drivers
v0x133817650_0 .net "b", 0 0, L_0x133821b80;  1 drivers
v0x1338176e0_0 .net "c_in", 0 0, L_0x133821c20;  1 drivers
v0x133817790_0 .net "c_out", 0 0, L_0x133821950;  1 drivers
v0x133817820_0 .net "f", 0 0, L_0x133821650;  1 drivers
v0x133817900_0 .net "g", 0 0, L_0x133821770;  1 drivers
v0x1338179a0_0 .net "h", 0 0, L_0x133821840;  1 drivers
v0x133817a40_0 .net "sum", 0 0, L_0x1338216c0;  1 drivers
S_0x133817b60 .scope generate, "loop1[5]" "loop1[5]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133817d20 .param/l "i" 0 3 13, +C4<0101>;
S_0x133817db0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133817b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133821b10 .functor XOR 1, L_0x1338220f0, L_0x133822190, C4<0>, C4<0>;
L_0x133821d40 .functor XOR 1, L_0x133821b10, L_0x1338222c0, C4<0>, C4<0>;
L_0x133821df0 .functor AND 1, L_0x133821b10, L_0x1338222c0, C4<1>, C4<1>;
L_0x133821ec0 .functor AND 1, L_0x1338220f0, L_0x133822190, C4<1>, C4<1>;
L_0x133821fd0 .functor OR 1, L_0x133821df0, L_0x133821ec0, C4<0>, C4<0>;
v0x133817ff0_0 .net "a", 0 0, L_0x1338220f0;  1 drivers
v0x1338180a0_0 .net "b", 0 0, L_0x133822190;  1 drivers
v0x133818140_0 .net "c_in", 0 0, L_0x1338222c0;  1 drivers
v0x1338181f0_0 .net "c_out", 0 0, L_0x133821fd0;  1 drivers
v0x133818290_0 .net "f", 0 0, L_0x133821b10;  1 drivers
v0x133818370_0 .net "g", 0 0, L_0x133821df0;  1 drivers
v0x133818410_0 .net "h", 0 0, L_0x133821ec0;  1 drivers
v0x1338184b0_0 .net "sum", 0 0, L_0x133821d40;  1 drivers
S_0x1338185d0 .scope generate, "loop1[6]" "loop1[6]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133818790 .param/l "i" 0 3 13, +C4<0110>;
S_0x133818820 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x1338185d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133822360 .functor XOR 1, L_0x133822780, L_0x1338229c0, C4<0>, C4<0>;
L_0x1338223d0 .functor XOR 1, L_0x133822360, L_0x133822b60, C4<0>, C4<0>;
L_0x133822480 .functor AND 1, L_0x133822360, L_0x133822b60, C4<1>, C4<1>;
L_0x133822550 .functor AND 1, L_0x133822780, L_0x1338229c0, C4<1>, C4<1>;
L_0x133822660 .functor OR 1, L_0x133822480, L_0x133822550, C4<0>, C4<0>;
v0x133818a60_0 .net "a", 0 0, L_0x133822780;  1 drivers
v0x133818b10_0 .net "b", 0 0, L_0x1338229c0;  1 drivers
v0x133818bb0_0 .net "c_in", 0 0, L_0x133822b60;  1 drivers
v0x133818c60_0 .net "c_out", 0 0, L_0x133822660;  1 drivers
v0x133818d00_0 .net "f", 0 0, L_0x133822360;  1 drivers
v0x133818de0_0 .net "g", 0 0, L_0x133822480;  1 drivers
v0x133818e80_0 .net "h", 0 0, L_0x133822550;  1 drivers
v0x133818f20_0 .net "sum", 0 0, L_0x1338223d0;  1 drivers
S_0x133819040 .scope generate, "loop1[7]" "loop1[7]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133819200 .param/l "i" 0 3 13, +C4<0111>;
S_0x133819290 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133819040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133820e20 .functor XOR 1, L_0x133822f40, L_0x133822fe0, C4<0>, C4<0>;
L_0x133822230 .functor XOR 1, L_0x133820e20, L_0x133823080, C4<0>, C4<0>;
L_0x133822920 .functor AND 1, L_0x133820e20, L_0x133823080, C4<1>, C4<1>;
L_0x133822d10 .functor AND 1, L_0x133822f40, L_0x133822fe0, C4<1>, C4<1>;
L_0x133822e20 .functor OR 1, L_0x133822920, L_0x133822d10, C4<0>, C4<0>;
v0x1338194d0_0 .net "a", 0 0, L_0x133822f40;  1 drivers
v0x133819580_0 .net "b", 0 0, L_0x133822fe0;  1 drivers
v0x133819620_0 .net "c_in", 0 0, L_0x133823080;  1 drivers
v0x1338196d0_0 .net "c_out", 0 0, L_0x133822e20;  1 drivers
v0x133819770_0 .net "f", 0 0, L_0x133820e20;  1 drivers
v0x133819850_0 .net "g", 0 0, L_0x133822920;  1 drivers
v0x1338198f0_0 .net "h", 0 0, L_0x133822d10;  1 drivers
v0x133819990_0 .net "sum", 0 0, L_0x133822230;  1 drivers
S_0x133819ab0 .scope generate, "loop1[8]" "loop1[8]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x133817290 .param/l "i" 0 3 13, +C4<01000>;
S_0x133819d30 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x133819ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133823220 .functor XOR 1, L_0x133823660, L_0x133823700, C4<0>, C4<0>;
L_0x133823290 .functor XOR 1, L_0x133823220, L_0x1338237a0, C4<0>, C4<0>;
L_0x133823340 .functor AND 1, L_0x133823220, L_0x1338237a0, C4<1>, C4<1>;
L_0x133823430 .functor AND 1, L_0x133823660, L_0x133823700, C4<1>, C4<1>;
L_0x133823540 .functor OR 1, L_0x133823340, L_0x133823430, C4<0>, C4<0>;
v0x133819fa0_0 .net "a", 0 0, L_0x133823660;  1 drivers
v0x13381a050_0 .net "b", 0 0, L_0x133823700;  1 drivers
v0x13381a0f0_0 .net "c_in", 0 0, L_0x1338237a0;  1 drivers
v0x13381a180_0 .net "c_out", 0 0, L_0x133823540;  1 drivers
v0x13381a220_0 .net "f", 0 0, L_0x133823220;  1 drivers
v0x13381a300_0 .net "g", 0 0, L_0x133823340;  1 drivers
v0x13381a3a0_0 .net "h", 0 0, L_0x133823430;  1 drivers
v0x13381a440_0 .net "sum", 0 0, L_0x133823290;  1 drivers
S_0x13381a560 .scope generate, "loop1[9]" "loop1[9]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381a720 .param/l "i" 0 3 13, +C4<01001>;
S_0x13381a7c0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133823920 .functor XOR 1, L_0x133823cf0, L_0x133823d90, C4<0>, C4<0>;
L_0x133822c20 .functor XOR 1, L_0x133823920, L_0x133823f20, C4<0>, C4<0>;
L_0x1338239d0 .functor AND 1, L_0x133823920, L_0x133823f20, C4<1>, C4<1>;
L_0x133823ac0 .functor AND 1, L_0x133823cf0, L_0x133823d90, C4<1>, C4<1>;
L_0x133823bd0 .functor OR 1, L_0x1338239d0, L_0x133823ac0, C4<0>, C4<0>;
v0x13381aa30_0 .net "a", 0 0, L_0x133823cf0;  1 drivers
v0x13381aac0_0 .net "b", 0 0, L_0x133823d90;  1 drivers
v0x13381ab60_0 .net "c_in", 0 0, L_0x133823f20;  1 drivers
v0x13381abf0_0 .net "c_out", 0 0, L_0x133823bd0;  1 drivers
v0x13381ac90_0 .net "f", 0 0, L_0x133823920;  1 drivers
v0x13381ad70_0 .net "g", 0 0, L_0x1338239d0;  1 drivers
v0x13381ae10_0 .net "h", 0 0, L_0x133823ac0;  1 drivers
v0x13381aeb0_0 .net "sum", 0 0, L_0x133822c20;  1 drivers
S_0x13381afd0 .scope generate, "loop1[10]" "loop1[10]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381b190 .param/l "i" 0 3 13, +C4<01010>;
S_0x13381b230 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381afd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133823fc0 .functor XOR 1, L_0x133824390, L_0x133824530, C4<0>, C4<0>;
L_0x133823860 .functor XOR 1, L_0x133823fc0, L_0x1338245d0, C4<0>, C4<0>;
L_0x133824070 .functor AND 1, L_0x133823fc0, L_0x1338245d0, C4<1>, C4<1>;
L_0x133824160 .functor AND 1, L_0x133824390, L_0x133824530, C4<1>, C4<1>;
L_0x133824270 .functor OR 1, L_0x133824070, L_0x133824160, C4<0>, C4<0>;
v0x13381b4a0_0 .net "a", 0 0, L_0x133824390;  1 drivers
v0x13381b530_0 .net "b", 0 0, L_0x133824530;  1 drivers
v0x13381b5d0_0 .net "c_in", 0 0, L_0x1338245d0;  1 drivers
v0x13381b660_0 .net "c_out", 0 0, L_0x133824270;  1 drivers
v0x13381b700_0 .net "f", 0 0, L_0x133823fc0;  1 drivers
v0x13381b7e0_0 .net "g", 0 0, L_0x133824070;  1 drivers
v0x13381b880_0 .net "h", 0 0, L_0x133824160;  1 drivers
v0x13381b920_0 .net "sum", 0 0, L_0x133823860;  1 drivers
S_0x13381ba40 .scope generate, "loop1[11]" "loop1[11]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381bc00 .param/l "i" 0 3 13, +C4<01011>;
S_0x13381bca0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381ba40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133824430 .functor XOR 1, L_0x133824a30, L_0x133824ad0, C4<0>, C4<0>;
L_0x1338244c0 .functor XOR 1, L_0x133824430, L_0x133824670, C4<0>, C4<0>;
L_0x133823eb0 .functor AND 1, L_0x133824430, L_0x133824670, C4<1>, C4<1>;
L_0x133824800 .functor AND 1, L_0x133824a30, L_0x133824ad0, C4<1>, C4<1>;
L_0x133824910 .functor OR 1, L_0x133823eb0, L_0x133824800, C4<0>, C4<0>;
v0x13381bf10_0 .net "a", 0 0, L_0x133824a30;  1 drivers
v0x13381bfa0_0 .net "b", 0 0, L_0x133824ad0;  1 drivers
v0x13381c040_0 .net "c_in", 0 0, L_0x133824670;  1 drivers
v0x13381c0d0_0 .net "c_out", 0 0, L_0x133824910;  1 drivers
v0x13381c170_0 .net "f", 0 0, L_0x133824430;  1 drivers
v0x13381c250_0 .net "g", 0 0, L_0x133823eb0;  1 drivers
v0x13381c2f0_0 .net "h", 0 0, L_0x133824800;  1 drivers
v0x13381c390_0 .net "sum", 0 0, L_0x1338244c0;  1 drivers
S_0x13381c4b0 .scope generate, "loop1[12]" "loop1[12]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381c670 .param/l "i" 0 3 13, +C4<01100>;
S_0x13381c710 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133824710 .functor XOR 1, L_0x1338250c0, L_0x133824b70, C4<0>, C4<0>;
L_0x133824cb0 .functor XOR 1, L_0x133824710, L_0x133825290, C4<0>, C4<0>;
L_0x133824da0 .functor AND 1, L_0x133824710, L_0x133825290, C4<1>, C4<1>;
L_0x133824e90 .functor AND 1, L_0x1338250c0, L_0x133824b70, C4<1>, C4<1>;
L_0x133824fa0 .functor OR 1, L_0x133824da0, L_0x133824e90, C4<0>, C4<0>;
v0x13381c980_0 .net "a", 0 0, L_0x1338250c0;  1 drivers
v0x13381ca10_0 .net "b", 0 0, L_0x133824b70;  1 drivers
v0x13381cab0_0 .net "c_in", 0 0, L_0x133825290;  1 drivers
v0x13381cb40_0 .net "c_out", 0 0, L_0x133824fa0;  1 drivers
v0x13381cbe0_0 .net "f", 0 0, L_0x133824710;  1 drivers
v0x13381ccc0_0 .net "g", 0 0, L_0x133824da0;  1 drivers
v0x13381cd60_0 .net "h", 0 0, L_0x133824e90;  1 drivers
v0x13381ce00_0 .net "sum", 0 0, L_0x133824cb0;  1 drivers
S_0x13381cf20 .scope generate, "loop1[13]" "loop1[13]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381d0e0 .param/l "i" 0 3 13, +C4<01101>;
S_0x13381d180 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x133824c10 .functor XOR 1, L_0x133825770, L_0x133825810, C4<0>, C4<0>;
L_0x133825180 .functor XOR 1, L_0x133824c10, L_0x133825330, C4<0>, C4<0>;
L_0x133825470 .functor AND 1, L_0x133824c10, L_0x133825330, C4<1>, C4<1>;
L_0x133825540 .functor AND 1, L_0x133825770, L_0x133825810, C4<1>, C4<1>;
L_0x133825650 .functor OR 1, L_0x133825470, L_0x133825540, C4<0>, C4<0>;
v0x13381d3f0_0 .net "a", 0 0, L_0x133825770;  1 drivers
v0x13381d480_0 .net "b", 0 0, L_0x133825810;  1 drivers
v0x13381d520_0 .net "c_in", 0 0, L_0x133825330;  1 drivers
v0x13381d5b0_0 .net "c_out", 0 0, L_0x133825650;  1 drivers
v0x13381d650_0 .net "f", 0 0, L_0x133824c10;  1 drivers
v0x13381d730_0 .net "g", 0 0, L_0x133825470;  1 drivers
v0x13381d7d0_0 .net "h", 0 0, L_0x133825540;  1 drivers
v0x13381d870_0 .net "sum", 0 0, L_0x133825180;  1 drivers
S_0x13381d990 .scope generate, "loop1[14]" "loop1[14]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381db50 .param/l "i" 0 3 13, +C4<01110>;
S_0x13381dbf0 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381d990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1338253d0 .functor XOR 1, L_0x133825e10, L_0x133822820, C4<0>, C4<0>;
L_0x133825a00 .functor XOR 1, L_0x1338253d0, L_0x133822a60, C4<0>, C4<0>;
L_0x133825af0 .functor AND 1, L_0x1338253d0, L_0x133822a60, C4<1>, C4<1>;
L_0x133825be0 .functor AND 1, L_0x133825e10, L_0x133822820, C4<1>, C4<1>;
L_0x133825cf0 .functor OR 1, L_0x133825af0, L_0x133825be0, C4<0>, C4<0>;
v0x13381de60_0 .net "a", 0 0, L_0x133825e10;  1 drivers
v0x13381def0_0 .net "b", 0 0, L_0x133822820;  1 drivers
v0x13381df90_0 .net "c_in", 0 0, L_0x133822a60;  1 drivers
v0x13381e020_0 .net "c_out", 0 0, L_0x133825cf0;  1 drivers
v0x13381e0c0_0 .net "f", 0 0, L_0x1338253d0;  1 drivers
v0x13381e1a0_0 .net "g", 0 0, L_0x133825af0;  1 drivers
v0x13381e240_0 .net "h", 0 0, L_0x133825be0;  1 drivers
v0x13381e2e0_0 .net "sum", 0 0, L_0x133825a00;  1 drivers
S_0x13381e400 .scope generate, "loop1[15]" "loop1[15]" 3 13, 3 13 0, S_0x133804370;
 .timescale 0 0;
P_0x13381e5c0 .param/l "i" 0 3 13, +C4<01111>;
S_0x13381e660 .scope module, "o1" "full_adder" 3 15, 4 1 0, S_0x13381e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_0x1338258b0 .functor XOR 1, L_0x1338266b0, L_0x133826750, C4<0>, C4<0>;
L_0x133825920 .functor XOR 1, L_0x1338258b0, L_0x133826410, C4<0>, C4<0>;
L_0x133825990 .functor AND 1, L_0x1338258b0, L_0x133826410, C4<1>, C4<1>;
L_0x133826110 .functor AND 1, L_0x1338266b0, L_0x133826750, C4<1>, C4<1>;
L_0x1338265c0 .functor OR 1, L_0x133825990, L_0x133826110, C4<0>, C4<0>;
v0x13381e8d0_0 .net "a", 0 0, L_0x1338266b0;  1 drivers
v0x13381e960_0 .net "b", 0 0, L_0x133826750;  1 drivers
v0x13381ea00_0 .net "c_in", 0 0, L_0x133826410;  1 drivers
v0x13381ea90_0 .net "c_out", 0 0, L_0x1338265c0;  1 drivers
v0x13381eb30_0 .net "f", 0 0, L_0x1338258b0;  1 drivers
v0x13381ec10_0 .net "g", 0 0, L_0x133825990;  1 drivers
v0x13381ecb0_0 .net "h", 0 0, L_0x133826110;  1 drivers
v0x13381ed50_0 .net "sum", 0 0, L_0x133825920;  1 drivers
    .scope S_0x133804370;
T_0 ;
    %wait E_0x1338046f0;
    %load/vec4 v0x13381f320_0;
    %store/vec4 v0x13381ef00_0, 0, 16;
    %load/vec4 v0x13381f3d0_0;
    %parti/s 1, 16, 6;
    %store/vec4 v0x13381ee70_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x133804200;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13381f760_0, 0, 1;
T_1.0 ;
    %delay 10, 0;
    %load/vec4 v0x13381f760_0;
    %inv;
    %store/vec4 v0x13381f760_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x133804200;
T_2 ;
    %pushi/vec4 60077, 0, 16;
    %store/vec4 v0x13381f570_0, 0, 16;
    %pushi/vec4 21877, 0, 16;
    %store/vec4 v0x13381f600_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13381f690_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 19 "$display", v0x13381f8e0_0 {0 0 0};
    %vpi_call 2 20 "$display", v0x13381f810_0 {0 0 0};
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Test_Ripple.v";
    "Ripple.v";
    "./p1.v";
