# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Final_Project.srcs/sources_1/new/clock_div_25Mhz.vhd" \
"../../../../Final_Project.srcs/sources_1/new/pixel_pusher.vhd" \
"../../../../Final_Project.srcs/sources_1/new/framebuffer.vhd" \
"../../../../Final_Project.srcs/sources_1/new/vga_ctrl.vhd" \
"../../../../Final_Project.srcs/sources_1/new/controller.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/ip/bowling_game_clock_div_25Mhz_0_0_1/sim/bowling_game_clock_div_25Mhz_0_0.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/ip/bowling_game_pixel_pusher_0_0_1/sim/bowling_game_pixel_pusher_0_0.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/ip/bowling_game_framebuffer_0_0_1/sim/bowling_game_framebuffer_0_0.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/ip/bowling_game_vga_ctrl_0_0_1/sim/bowling_game_vga_ctrl_0_0.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/ip/bowling_game_controller_0_0/sim/bowling_game_controller_0_0.vhd" \
"../../../../Final_Project.ip_user_files/bd/bowling_game/sim/bowling_game.vhd" \
"../../../../Final_Project.gen/sources_1/bd/bowling_game/hdl/bowling_game_wrapper.vhd" \
"../../../../Final_Project.srcs/sources_1/new/bowling_tb.vhd" \

# Do not sort compile order
nosort
