<stg><name>voicerec_processChunk</name>


<trans_list>

<trans id="366" from="1" to="2">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="2" to="3">
<condition id="146">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="2" to="4">
<condition id="145">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="3" to="2">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="5">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="6">
<condition id="155">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="5" to="19">
<condition id="154">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="6" to="7">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="8" to="9">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="9" to="10">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="10" to="11">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="11" to="12">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="12" to="13">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="13" to="14">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="14" to="15">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="15" to="16">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="16" to="17">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="17" to="18">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="18" to="5">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="19" to="20">
<condition id="173">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="19" to="37">
<condition id="172">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="20" to="21">
<condition id="175">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="20" to="27">
<condition id="176">
<or_exp><and_exp><literal name="tmp_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="21" to="22">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="22" to="23">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="23" to="24">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="24" to="25">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="25" to="26">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="26" to="27">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="27" to="28">
<condition id="184">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="27" to="35">
<condition id="185">
<or_exp><and_exp><literal name="tmp_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="28" to="29">
<condition id="188">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="28" to="35">
<condition id="187">
<or_exp><and_exp><literal name="tmp_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="29" to="30">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="30" to="31">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="31" to="32">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="32" to="33">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="33" to="34">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="34" to="35">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="35" to="36">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="36" to="19">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="37" to="38">
<condition id="200">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="37" to="71">
<condition id="241">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="38" to="39">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="39" to="40">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="40" to="41">
<condition id="206">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="40" to="70">
<condition id="205">
<or_exp><and_exp><literal name="tmp_72" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="423" from="41" to="42">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="42" to="43">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="43" to="44">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="44" to="45">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="45" to="46">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="46" to="47">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="47" to="48">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="48" to="49">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="49" to="50">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="50" to="51">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="51" to="52">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="52" to="53">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="53" to="54">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="54" to="55">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="55" to="56">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="56" to="57">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="57" to="58">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="58" to="59">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="59" to="60">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="60" to="61">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="61" to="62">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="62" to="63">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="63" to="64">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="64" to="65">
<condition id="231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="65" to="66">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="66" to="67">
<condition id="233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="67" to="68">
<condition id="234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="68" to="69">
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="69" to="70">
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="70" to="37">
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="71" to="72">
<condition id="243">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="72" to="73">
<condition id="245">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="72" to="86">
<condition id="244">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="73" to="74">
<condition id="247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="74" to="75">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="75" to="76">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="76" to="77">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="77" to="78">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="78" to="79">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="79" to="80">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="80" to="81">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="81" to="82">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="82" to="83">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="83" to="84">
<condition id="257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="84" to="85">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="85" to="72">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="86" to="87">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="87" to="88">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="88" to="89">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="89" to="90">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="90" to="91">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="91" to="92">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="92" to="93">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="93" to="71">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %tmp_105_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %tmp_105)

]]></node>
<StgValue><ssdm name="tmp_105_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  %sp_read = call i13 @_ssdm_op_Read.ap_auto.i13(i13 %sp)

]]></node>
<StgValue><ssdm name="sp_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="14" op_0_bw="13">
<![CDATA[
:2  %sp_cast = zext i13 %sp_read to i14

]]></node>
<StgValue><ssdm name="sp_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %0 ], [ %i_4, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="14" op_0_bw="9">
<![CDATA[
:1  %i_cast7 = zext i9 %i to i14

]]></node>
<StgValue><ssdm name="i_cast7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond3 = icmp eq i9 %i, -256

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %i_4 = add i9 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond3, label %4, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %tmp = add i14 %i_cast7, %sp_cast

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="14">
<![CDATA[
:1  %tmp_s = zext i14 %tmp to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inputSound_addr = getelementptr [8000 x float]* %inputSound, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="inputSound_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="13">
<![CDATA[
:3  %inputSound_load = load float* %inputSound_addr, align 4

]]></node>
<StgValue><ssdm name="inputSound_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @voicerec_FFT([512 x float]* @c)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="13">
<![CDATA[
:3  %inputSound_load = load float* %inputSound_addr, align 4

]]></node>
<StgValue><ssdm name="inputSound_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_69 = shl i9 %i, 1

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_40 = zext i9 %tmp_69 to i64

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %c_addr = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_40

]]></node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:7  store float %inputSound_load, float* %c_addr, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:8  %tmp_41 = or i9 %tmp_69, 1

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="64" op_0_bw="9">
<![CDATA[
:9  %tmp_42 = zext i9 %tmp_41 to i64

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %c_addr_4 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_42

]]></node>
<StgValue><ssdm name="c_addr_4"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:11  store float 0.000000e+00, float* %c_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %tmp_43 = icmp ult i9 %i, 26

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %tmp_43, label %3, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_44 = zext i9 %i to i64

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %e_addr = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_44

]]></node>
<StgValue><ssdm name="e_addr"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:2  store float 0.000000e+00, float* %e_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="125" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call fastcc void @voicerec_FFT([512 x float]* @c)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i_1 = phi i9 [ 0, %4 ], [ %i_5, %6 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond2 = icmp eq i9 %i_1, -256

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_5 = add i9 %i_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %.preheader4, label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_73 = shl i9 %i_1, 1

]]></node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="64" op_0_bw="9">
<![CDATA[
:1  %tmp_46 = zext i9 %tmp_73 to i64

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %c_addr_5 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_46

]]></node>
<StgValue><ssdm name="c_addr_5"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="9">
<![CDATA[
:3  %c_load = load float* %c_addr_5, align 8

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_48 = or i9 %tmp_73, 1

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_49 = zext i9 %tmp_48 to i64

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %c_addr_6 = getelementptr inbounds [512 x float]* @c, i64 0, i64 %tmp_49

]]></node>
<StgValue><ssdm name="c_addr_6"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="9">
<![CDATA[
:8  %c_load_2 = load float* %c_addr_6, align 4

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="9">
<![CDATA[
:3  %c_load = load float* %c_addr_5, align 8

]]></node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_47 = fmul float %c_load, %c_load

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="9">
<![CDATA[
:8  %c_load_2 = load float* %c_addr_6, align 4

]]></node>
<StgValue><ssdm name="c_load_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_50 = fmul float %c_load_2, %c_load_2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="144" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_47 = fmul float %c_load, %c_load

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_50 = fmul float %c_load_2, %c_load_2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_47 = fmul float %c_load, %c_load

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_50 = fmul float %c_load_2, %c_load_2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_47 = fmul float %c_load, %c_load

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_50 = fmul float %c_load_2, %c_load_2

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_51 = fadd float %tmp_47, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_51 = fadd float %tmp_47, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="152" st_id="12" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_51 = fadd float %tmp_47, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_51 = fadd float %tmp_47, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_51 = fadd float %tmp_47, %tmp_50

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="155" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_52 = fmul float %tmp_51, 3.906250e-03

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="156" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_52 = fmul float %tmp_51, 3.906250e-03

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="157" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_52 = fmul float %tmp_51, 3.906250e-03

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="158" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_52 = fmul float %tmp_51, 3.906250e-03

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="9">
<![CDATA[
:12  %tmp_53 = zext i9 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %spec_addr = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="spec_addr"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:14  store float %tmp_52, float* %spec_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader4:0  %i_2 = phi i9 [ %i_7, %._crit_edge6 ], [ 0, %5 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader4:1  %mellIdx = phi i32 [ %p_mellIdx, %._crit_edge6 ], [ 0, %5 ]

]]></node>
<StgValue><ssdm name="mellIdx"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="10" op_0_bw="9">
<![CDATA[
.preheader4:2  %i_2_cast = zext i9 %i_2 to i10

]]></node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:3  %exitcond1 = icmp eq i9 %i_2, -256

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4:5  %i_7 = add i9 %i_2, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:6  br i1 %exitcond1, label %.preheader, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_54 = sext i32 %mellIdx to i64

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %mell_addr = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="mell_addr"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="5">
<![CDATA[
:2  %mell_load = load i8* %mell_addr, align 1

]]></node>
<StgValue><ssdm name="mell_load"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="173" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="8" op_0_bw="5">
<![CDATA[
:2  %mell_load = load i8* %mell_addr, align 1

]]></node>
<StgValue><ssdm name="mell_load"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="10" op_0_bw="8">
<![CDATA[
:3  %mell_load_cast = zext i8 %mell_load to i10

]]></node>
<StgValue><ssdm name="mell_load_cast"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="8">
<![CDATA[
:4  %mell_load_cast_cast = zext i8 %mell_load to i9

]]></node>
<StgValue><ssdm name="mell_load_cast_cast"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %tmp_55 = icmp eq i10 %i_2_cast, %mell_load_cast

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_55, label %8, label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_56 = zext i9 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %spec_addr_1 = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_56

]]></node>
<StgValue><ssdm name="spec_addr_1"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="8">
<![CDATA[
:2  %spec_load = load float* %spec_addr_1, align 4

]]></node>
<StgValue><ssdm name="spec_load"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:3  %e_load = load float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="8">
<![CDATA[
:2  %spec_load = load float* %spec_addr_1, align 4

]]></node>
<StgValue><ssdm name="spec_load"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="32" op_0_bw="32">
<![CDATA[
:3  %e_load = load float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name="e_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="184" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_57 = fadd float %e_load, %spec_load

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="185" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_57 = fadd float %e_load, %spec_load

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="186" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_57 = fadd float %e_load, %spec_load

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="187" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_57 = fadd float %e_load, %spec_load

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="188" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_57 = fadd float %e_load, %spec_load

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="189" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store float %tmp_57, float* getelementptr inbounds ([26 x float]* @e, i64 0, i64 0), align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="tmp_55" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge5:0  %tmp_58 = icmp ugt i9 %i_2, %mell_load_cast_cast

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="192" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge5:1  br i1 %tmp_58, label %9, label %._crit_edge6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_61 = add nsw i32 %mellIdx, 1

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="194" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_62 = sext i32 %tmp_61 to i64

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="195" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %mell_addr_1 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_62

]]></node>
<StgValue><ssdm name="mell_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="27" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="5">
<![CDATA[
:3  %mell_load_1 = load i8* %mell_addr_1, align 1

]]></node>
<StgValue><ssdm name="mell_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="197" st_id="28" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="5">
<![CDATA[
:3  %mell_load_1 = load i8* %mell_addr_1, align 1

]]></node>
<StgValue><ssdm name="mell_load_1"/></StgValue>
</operation>

<operation id="198" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="9" op_0_bw="8">
<![CDATA[
:4  %mell_load_1_cast_cast = zext i8 %mell_load_1 to i9

]]></node>
<StgValue><ssdm name="mell_load_1_cast_cast"/></StgValue>
</operation>

<operation id="199" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_63 = icmp ugt i9 %i_2, %mell_load_1_cast_cast

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="200" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_63, label %._crit_edge6, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp_65 = zext i9 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="202" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %spec_addr_2 = getelementptr inbounds [256 x float]* @spec, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="spec_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
:2  %spec_load_1 = load float* %spec_addr_2, align 4

]]></node>
<StgValue><ssdm name="spec_load_1"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %e_addr_2 = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_54

]]></node>
<StgValue><ssdm name="e_addr_2"/></StgValue>
</operation>

<operation id="205" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="5">
<![CDATA[
:4  %e_load_2 = load float* %e_addr_2, align 4

]]></node>
<StgValue><ssdm name="e_load_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="206" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="8">
<![CDATA[
:2  %spec_load_1 = load float* %spec_addr_2, align 4

]]></node>
<StgValue><ssdm name="spec_load_1"/></StgValue>
</operation>

<operation id="207" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="32" op_0_bw="5">
<![CDATA[
:4  %e_load_2 = load float* %e_addr_2, align 4

]]></node>
<StgValue><ssdm name="e_load_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="208" st_id="30" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_66 = fadd float %e_load_2, %spec_load_1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="209" st_id="31" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_66 = fadd float %e_load_2, %spec_load_1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="210" st_id="32" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_66 = fadd float %e_load_2, %spec_load_1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="211" st_id="33" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_66 = fadd float %e_load_2, %spec_load_1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="212" st_id="34" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_66 = fadd float %e_load_2, %spec_load_1

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="213" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store float %tmp_66, float* %e_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_58" val="1"/>
<literal name="tmp_63" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:0  %mellIdx_1 = add nsw i32 %mellIdx, 1

]]></node>
<StgValue><ssdm name="mellIdx_1"/></StgValue>
</operation>

<operation id="216" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge6:1  %tmp_67 = sext i32 %mellIdx_1 to i64

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="217" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6:2  %mell_addr_2 = getelementptr [27 x i8]* @mell, i64 0, i64 %tmp_67

]]></node>
<StgValue><ssdm name="mell_addr_2"/></StgValue>
</operation>

<operation id="218" st_id="35" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge6:3  %mell_load_2 = load i8* %mell_addr_2, align 1

]]></node>
<StgValue><ssdm name="mell_load_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="219" st_id="36" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="5">
<![CDATA[
._crit_edge6:3  %mell_load_2 = load i8* %mell_addr_2, align 1

]]></node>
<StgValue><ssdm name="mell_load_2"/></StgValue>
</operation>

<operation id="220" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="10" op_0_bw="8">
<![CDATA[
._crit_edge6:4  %mell_load_2_cast = zext i8 %mell_load_2 to i10

]]></node>
<StgValue><ssdm name="mell_load_2_cast"/></StgValue>
</operation>

<operation id="221" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
._crit_edge6:5  %tmp_68 = icmp eq i10 %i_2_cast, %mell_load_2_cast

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="222" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge6:6  %p_mellIdx = select i1 %tmp_68, i32 %mellIdx_1, i32 %mellIdx

]]></node>
<StgValue><ssdm name="p_mellIdx"/></StgValue>
</operation>

<operation id="223" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:7  br label %.preheader4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="224" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i_3 = phi i5 [ %i_6, %13 ], [ 0, %.preheader4 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %exitcond = icmp eq i5 %i_3, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="226" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="227" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %i_6 = add i5 %i_3, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader2.preheader, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_59 = zext i5 %i_3 to i64

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="230" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %e_addr_1 = getelementptr inbounds [26 x float]* @e, i64 0, i64 %tmp_59

]]></node>
<StgValue><ssdm name="e_addr_1"/></StgValue>
</operation>

<operation id="231" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="5">
<![CDATA[
:2  %e_load_1 = load float* %e_addr_1, align 4

]]></node>
<StgValue><ssdm name="e_load_1"/></StgValue>
</operation>

<operation id="232" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
.preheader2.preheader:0  %tmp_74 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %tmp_105_read, i4 0)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="11" op_0_bw="10">
<![CDATA[
.preheader2.preheader:1  %p_shl_cast = zext i10 %tmp_74 to i11

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader2.preheader:2  %tmp_75 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %tmp_105_read, i1 false)

]]></node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="11" op_0_bw="7">
<![CDATA[
.preheader2.preheader:3  %p_shl5_cast = zext i7 %tmp_75 to i11

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader2.preheader:4  %p_addr = sub i11 %p_shl_cast, %p_shl5_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="12" op_0_bw="11">
<![CDATA[
.preheader2.preheader:5  %p_addr_cast = sext i11 %p_addr to i12

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:6  br label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="239" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="5">
<![CDATA[
:2  %e_load_1 = load float* %e_addr_1, align 4

]]></node>
<StgValue><ssdm name="e_load_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="240" st_id="39" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_71 = fcmp ole float %e_load_1, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="241" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32">
<![CDATA[
:3  %x_assign_to_int = bitcast float %e_load_1 to i32

]]></node>
<StgValue><ssdm name="x_assign_to_int"/></StgValue>
</operation>

<operation id="242" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %x_assign_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="243" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="23" op_0_bw="32">
<![CDATA[
:5  %tmp_78 = trunc i32 %x_assign_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="244" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %notlhs = icmp ne i8 %tmp_64, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="245" st_id="40" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
:7  %notrhs = icmp eq i23 %tmp_78, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="246" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %tmp_70 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="247" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %tmp_72 = and i1 %tmp_70, %tmp_71

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="248" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %tmp_72, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="30" op_0_bw="30" op_1_bw="7" op_2_bw="23">
<![CDATA[
:0  %mx_i_i = call i30 @_ssdm_op_BitConcatenate.i30.i7.i23(i7 -2, i23 %tmp_78)

]]></node>
<StgValue><ssdm name="mx_i_i"/></StgValue>
</operation>

<operation id="250" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="30">
<![CDATA[
:1  %mx_i_i_cast = zext i30 %mx_i_i to i32

]]></node>
<StgValue><ssdm name="mx_i_i_cast"/></StgValue>
</operation>

<operation id="251" st_id="40" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="252" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
:5  %tmp_3_i_i = bitcast i32 %mx_i_i_cast to float

]]></node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="253" st_id="40" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="tmp_72" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6_i_i = fadd float %tmp_3_i_i, 0x3FD6889F20000000

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="254" st_id="41" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="255" st_id="41" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6_i_i = fadd float %tmp_3_i_i, 0x3FD6889F20000000

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="256" st_id="42" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="257" st_id="42" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6_i_i = fadd float %tmp_3_i_i, 0x3FD6889F20000000

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="258" st_id="43" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="259" st_id="43" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6_i_i = fadd float %tmp_3_i_i, 0x3FD6889F20000000

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="260" st_id="44" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="261" st_id="44" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6_i_i = fadd float %tmp_3_i_i, 0x3FD6889F20000000

]]></node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="262" st_id="45" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="32" op_0_bw="32">
<![CDATA[
:2  %y = uitofp i32 %x_assign_to_int to float

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="263" st_id="45" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="264" st_id="46" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fmul float %y, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="265" st_id="46" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="266" st_id="47" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fmul float %y, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="267" st_id="47" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="268" st_id="48" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fmul float %y, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="269" st_id="48" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="270" st_id="49" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %y_1 = fmul float %y, 0x3E80000000000000

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="271" st_id="49" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="272" st_id="50" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2_i_i = fadd float %y_1, 0xC05F0E6EE0000000

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="273" st_id="50" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="274" st_id="51" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2_i_i = fadd float %y_1, 0xC05F0E6EE0000000

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="275" st_id="51" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i_i = fmul float %tmp_3_i_i, 0x3FF7F7EEA0000000

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="276" st_id="51" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="277" st_id="52" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2_i_i = fadd float %y_1, 0xC05F0E6EE0000000

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="278" st_id="52" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i_i = fmul float %tmp_3_i_i, 0x3FF7F7EEA0000000

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="279" st_id="52" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="280" st_id="53" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2_i_i = fadd float %y_1, 0xC05F0E6EE0000000

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="281" st_id="53" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i_i = fmul float %tmp_3_i_i, 0x3FF7F7EEA0000000

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="282" st_id="53" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="283" st_id="54" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_2_i_i = fadd float %y_1, 0xC05F0E6EE0000000

]]></node>
<StgValue><ssdm name="tmp_2_i_i"/></StgValue>
</operation>

<operation id="284" st_id="54" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_4_i_i = fmul float %tmp_3_i_i, 0x3FF7F7EEA0000000

]]></node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>

<operation id="285" st_id="54" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="286" st_id="55" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_i_i = fsub float %tmp_2_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="287" st_id="55" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="288" st_id="56" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_i_i = fsub float %tmp_2_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="289" st_id="56" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="290" st_id="57" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_i_i = fsub float %tmp_2_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="291" st_id="57" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="292" st_id="58" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_i_i = fsub float %tmp_2_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="293" st_id="58" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="294" st_id="59" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_5_i_i = fsub float %tmp_2_i_i, %tmp_4_i_i

]]></node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="295" st_id="59" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="296" st_id="60" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7_i_i = fdiv float 0x3FFB9D3460000000, %tmp_6_i_i

]]></node>
<StgValue><ssdm name="tmp_7_i_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="297" st_id="61" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8_i_i = fsub float %tmp_5_i_i, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="298" st_id="62" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8_i_i = fsub float %tmp_5_i_i, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="299" st_id="63" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8_i_i = fsub float %tmp_5_i_i, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="300" st_id="64" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8_i_i = fsub float %tmp_5_i_i, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="301" st_id="65" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8_i_i = fsub float %tmp_5_i_i, %tmp_7_i_i

]]></node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="302" st_id="66" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i = fmul float %tmp_8_i_i, 0x3FE62E4300000000

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="303" st_id="67" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i = fmul float %tmp_8_i_i, 0x3FE62E4300000000

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="304" st_id="68" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i = fmul float %tmp_8_i_i, 0x3FE62E4300000000

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="305" st_id="69" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_i = fmul float %tmp_8_i_i, 0x3FE62E4300000000

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="306" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="307" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge = phi float [ %tmp_i, %12 ], [ 0.000000e+00, %11 ]

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="308" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:1  store float %storemerge, float* %e_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="310" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader2:0  %k_i = phi i4 [ %k, %17 ], [ 0, %.preheader2.preheader ]

]]></node>
<StgValue><ssdm name="k_i"/></StgValue>
</operation>

<operation id="311" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader2:1  %phi_mul = phi i9 [ %next_mul, %17 ], [ 0, %.preheader2.preheader ]

]]></node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="312" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader2:2  %next_mul = add i9 %phi_mul, 26

]]></node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="313" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:3  %exitcond3_i = icmp eq i4 %k_i, -2

]]></node>
<StgValue><ssdm name="exitcond3_i"/></StgValue>
</operation>

<operation id="314" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:4  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)

]]></node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="315" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:5  %k = add i4 %k_i, 1

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="316" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:6  br i1 %exitcond3_i, label %dct_ii.exit, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_1_i = icmp eq i4 %k_i, 0

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="318" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %s = select i1 %tmp_1_i, float 0x3FE6A09E60000000, float 1.000000e+00

]]></node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="319" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="12" op_0_bw="4">
<![CDATA[
:2  %tmp_2_i_trn2_cast = zext i4 %k_i to i12

]]></node>
<StgValue><ssdm name="tmp_2_i_trn2_cast"/></StgValue>
</operation>

<operation id="320" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="exitcond3_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="exitcond3_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0">
<![CDATA[
dct_ii.exit:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="322" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %sum_i = phi float [ 0.000000e+00, %14 ], [ %sum, %16 ]

]]></node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="323" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:1  %n_i = phi i5 [ 0, %14 ], [ %n, %16 ]

]]></node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="324" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %exitcond_i = icmp eq i5 %n_i, -6

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="325" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)

]]></node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="326" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %n = add i5 %n_i, 1

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="327" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %17, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="64" op_0_bw="5">
<![CDATA[
:0  %tmp_4_i = zext i5 %n_i to i64

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="329" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="191" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %e_addr_3 = getelementptr [26 x float]* @e, i64 0, i64 %tmp_4_i

]]></node>
<StgValue><ssdm name="e_addr_3"/></StgValue>
</operation>

<operation id="330" st_id="72" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="5">
<![CDATA[
:2  %e_load_3 = load float* %e_addr_3, align 4

]]></node>
<StgValue><ssdm name="e_load_3"/></StgValue>
</operation>

<operation id="331" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="9" op_0_bw="5">
<![CDATA[
:4  %tmp_4_i_trn_cast = zext i5 %n_i to i9

]]></node>
<StgValue><ssdm name="tmp_4_i_trn_cast"/></StgValue>
</operation>

<operation id="332" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %dctMatrix_addr4 = add i9 %phi_mul, %tmp_4_i_trn_cast

]]></node>
<StgValue><ssdm name="dctMatrix_addr4"/></StgValue>
</operation>

<operation id="333" st_id="72" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_9_i = fpext float %sum_i to double

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="334" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %p_addr1 = add i12 %p_addr_cast, %tmp_2_i_trn2_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="335" st_id="73" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="32" op_0_bw="5">
<![CDATA[
:2  %e_load_3 = load float* %e_addr_3, align 4

]]></node>
<StgValue><ssdm name="e_load_3"/></StgValue>
</operation>

<operation id="336" st_id="73" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i = fmul float %s, %e_load_3

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="337" st_id="74" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i = fmul float %s, %e_load_3

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="338" st_id="75" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i = fmul float %s, %e_load_3

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="339" st_id="76" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_5_i = fmul float %s, %e_load_3

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="340" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_77 = zext i9 %dctMatrix_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="341" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dctMatrix_addr = getelementptr [676 x float]* @dctMatrix, i64 0, i64 %tmp_77

]]></node>
<StgValue><ssdm name="dctMatrix_addr"/></StgValue>
</operation>

<operation id="342" st_id="76" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="10">
<![CDATA[
:8  %dctMatrix_load = load float* %dctMatrix_addr, align 4

]]></node>
<StgValue><ssdm name="dctMatrix_load"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="343" st_id="77" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="10">
<![CDATA[
:8  %dctMatrix_load = load float* %dctMatrix_addr, align 4

]]></node>
<StgValue><ssdm name="dctMatrix_load"/></StgValue>
</operation>

<operation id="344" st_id="77" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_i = fmul float %tmp_5_i, %dctMatrix_load

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="345" st_id="78" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_i = fmul float %tmp_5_i, %dctMatrix_load

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="346" st_id="79" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_i = fmul float %tmp_5_i, %dctMatrix_load

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="347" st_id="80" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6_i = fmul float %tmp_5_i, %dctMatrix_load

]]></node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="348" st_id="81" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="349" st_id="82" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="350" st_id="83" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="351" st_id="84" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="352" st_id="85" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_i, %tmp_6_i

]]></node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="353" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="354" st_id="86" stage="6" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="355" st_id="87" stage="5" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="356" st_id="88" stage="4" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="357" st_id="89" stage="3" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="358" st_id="90" stage="2" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="359" st_id="91" stage="1" lat="6">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i1 = fmul double %tmp_9_i, 0x3FD1C01AA03BE89E

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="360" st_id="92" stage="1" lat="1">
<core>Double2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="64">
<![CDATA[
:2  %tmp_7_i = fptrunc double %tmp_i1 to float

]]></node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="361" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="12">
<![CDATA[
:4  %p_addr1_cast = sext i12 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="362" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="64" op_0_bw="32">
<![CDATA[
:5  %tmp_76 = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="363" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ret_addr = getelementptr [882 x float]* %ret, i64 0, i64 %tmp_76

]]></node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="364" st_id="93" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:7  store float %tmp_7_i, float* %ret_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
