// Seed: 2355052903
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5
);
  union packed {integer id_7;} id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1
);
  id_3 :
  assert property (@(posedge 1 or posedge 1) id_0) id_3 <= -1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2;
  wire id_1, id_2;
  genvar id_3;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[~-1 : 1'b0==1!=?-1]
);
  inout logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout tri id_1;
  wire id_8;
  integer id_9;
  initial id_9 = 1;
  assign id_6 = id_3;
  assign id_1 = -1;
  wire id_10;
  assign #(id_10) id_7 = id_3;
  module_2 modCall_1 ();
  localparam id_11 = 1;
  wire id_12;
endmodule
