/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_12z;
  wire [27:0] celloutsig_0_13z;
  wire [17:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [6:0] celloutsig_0_18z;
  reg [11:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_28z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [12:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  reg [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = !(celloutsig_1_4z[2] ? celloutsig_1_5z[1] : celloutsig_1_5z[2]);
  assign celloutsig_1_14z = !(celloutsig_1_7z ? celloutsig_1_2z : celloutsig_1_0z[3]);
  assign celloutsig_1_7z = ~(celloutsig_1_5z[0] ^ celloutsig_1_0z[4]);
  assign celloutsig_1_9z = ~(celloutsig_1_0z[7] ^ celloutsig_1_3z[13]);
  assign celloutsig_0_36z = { celloutsig_0_14z[10:6], celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_4z, celloutsig_0_28z, celloutsig_0_15z } + { celloutsig_0_3z[7], celloutsig_0_19z };
  assign celloutsig_1_5z = celloutsig_1_4z[4:2] + { celloutsig_1_4z[7:6], celloutsig_1_2z };
  assign celloutsig_1_4z = in_data[116:108] & { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_0z[3:0] & celloutsig_0_0z[3:0];
  assign celloutsig_1_2z = celloutsig_1_0z[6:4] <= celloutsig_1_0z[5:3];
  assign celloutsig_1_13z = celloutsig_1_4z[8:1] <= { celloutsig_1_4z[8:2], celloutsig_1_7z };
  assign celloutsig_1_18z = celloutsig_1_4z[7:4] <= celloutsig_1_3z[8:5];
  assign celloutsig_1_19z = celloutsig_1_3z[13:9] <= { celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_13z };
  assign celloutsig_0_6z = celloutsig_0_3z[6:0] <= { celloutsig_0_3z[5:0], celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_12z[10:8] <= celloutsig_0_0z[2:0];
  assign celloutsig_0_32z = { celloutsig_0_16z[4:2], celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_5z } <= celloutsig_0_2z[14:0];
  assign celloutsig_1_16z = { celloutsig_1_12z[2], celloutsig_1_14z, celloutsig_1_8z, celloutsig_1_13z } < { celloutsig_1_5z[2:1], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[5:1] % { 1'h1, in_data[60:57] };
  assign celloutsig_1_8z = celloutsig_1_5z % { 1'h1, celloutsig_1_1z[4], celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_0z[3:0], celloutsig_0_4z } % { 1'h1, celloutsig_0_0z[3:0] };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, celloutsig_0_2z[10:8], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_17z = celloutsig_1_12z[2:0] % { 1'h1, celloutsig_1_1z[6], celloutsig_1_16z };
  assign celloutsig_0_16z = { celloutsig_0_2z[13:11], celloutsig_0_9z } % { 1'h1, celloutsig_0_13z[20:16] };
  assign celloutsig_0_23z = celloutsig_0_13z[26:24] % { 1'h1, celloutsig_0_1z[0], celloutsig_0_6z };
  assign celloutsig_1_3z = - { in_data[169:157], celloutsig_1_2z };
  assign celloutsig_0_1z = - in_data[36:34];
  assign celloutsig_0_20z = - celloutsig_0_18z[5:0];
  assign celloutsig_1_1z = ~ { in_data[102:101], celloutsig_1_0z };
  assign celloutsig_0_30z = | celloutsig_0_19z[10:0];
  assign celloutsig_0_37z = celloutsig_0_36z[10] & celloutsig_0_15z;
  assign celloutsig_0_4z = celloutsig_0_2z[10] & celloutsig_0_0z[0];
  assign celloutsig_0_15z = celloutsig_0_12z[10] & celloutsig_0_3z[1];
  assign celloutsig_0_18z = celloutsig_0_14z[10:4] <<< { celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_9z = celloutsig_0_5z[2:0] >>> in_data[7:5];
  assign celloutsig_0_2z = { in_data[24:14], celloutsig_0_0z } >>> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[69:46], celloutsig_0_8z, celloutsig_0_4z } - { in_data[44:27], celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_4z } ~^ celloutsig_0_0z[3:1];
  assign celloutsig_0_12z = { in_data[5:2], celloutsig_0_8z, celloutsig_0_5z } ~^ in_data[64:53];
  assign celloutsig_0_14z = { celloutsig_0_2z[15:1], celloutsig_0_8z } ~^ { celloutsig_0_9z[2], celloutsig_0_5z, celloutsig_0_12z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[187:180];
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_12z = { in_data[149], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_19z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_19z = { celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_4z };
  assign { out_data[128], out_data[96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
