<profile>

<section name = "Vitis HLS Report for 'top'" level="0">
<item name = "Date">Thu Oct 15 19:28:58 2020
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">CONV_LAYER</item>
<item name = "Solution">using_index_ROM (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.027 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">44, 44, 0.132 us, 0.132 us, 45, 45, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_pe_fu_48">pe, 43, 43, 0.129 us, 0.129 us, 43, 43, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 1492, 1638, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 114, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_pe_fu_48">pe, 0, 0, 1492, 1638, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="pe_input_stream_V_0_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_1_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_2_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_3_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_4_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_5_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_6_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_7_write">9, 2, 1, 2</column>
<column name="pe_input_stream_V_8_write">9, 2, 1, 2</column>
<column name="pe_weight_stream_V_write">9, 2, 1, 2</column>
<column name="weight_stream_V_read">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="grp_pe_fu_48_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top, return value</column>
<column name="weight_stream_V_dout">in, 8, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_empty_n">in, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="weight_stream_V_read">out, 1, ap_fifo, weight_stream_V, pointer</column>
<column name="pe_input_stream_V_0_din">out, 8, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_full_n">in, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_0_write">out, 1, ap_fifo, pe_input_stream_V_0, pointer</column>
<column name="pe_input_stream_V_1_din">out, 8, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_full_n">in, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_1_write">out, 1, ap_fifo, pe_input_stream_V_1, pointer</column>
<column name="pe_input_stream_V_2_din">out, 8, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_full_n">in, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_2_write">out, 1, ap_fifo, pe_input_stream_V_2, pointer</column>
<column name="pe_input_stream_V_3_din">out, 8, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_full_n">in, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_3_write">out, 1, ap_fifo, pe_input_stream_V_3, pointer</column>
<column name="pe_input_stream_V_4_din">out, 8, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_full_n">in, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_4_write">out, 1, ap_fifo, pe_input_stream_V_4, pointer</column>
<column name="pe_input_stream_V_5_din">out, 8, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_full_n">in, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_5_write">out, 1, ap_fifo, pe_input_stream_V_5, pointer</column>
<column name="pe_input_stream_V_6_din">out, 8, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_full_n">in, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_6_write">out, 1, ap_fifo, pe_input_stream_V_6, pointer</column>
<column name="pe_input_stream_V_7_din">out, 8, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_full_n">in, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_7_write">out, 1, ap_fifo, pe_input_stream_V_7, pointer</column>
<column name="pe_input_stream_V_8_din">out, 8, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_full_n">in, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_input_stream_V_8_write">out, 1, ap_fifo, pe_input_stream_V_8, pointer</column>
<column name="pe_weight_stream_V_din">out, 8, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_full_n">in, 1, ap_fifo, pe_weight_stream_V, pointer</column>
<column name="pe_weight_stream_V_write">out, 1, ap_fifo, pe_weight_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
