Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 30 18:51:14 2025
| Host         : dorn_pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file task_q_timing_summary_routed.rpt -pb task_q_timing_summary_routed.pb -rpx task_q_timing_summary_routed.rpx -warn_on_violation
| Design       : task_q
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: d0/pb_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: d1/pb_out_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: d2/pb_out_reg/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: f0/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 278 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.593        0.000                      0                  269        0.102        0.000                      0                  269        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.593        0.000                      0                  269        0.102        0.000                      0                  269        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.196ns (31.261%)  route 2.630ns (68.739%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.569     8.907    d2/debounce_counter
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443    14.784    d2/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y50         FDSE (Setup_fdse_C_S)       -0.524    14.500    d2/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.196ns (31.261%)  route 2.630ns (68.739%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.569     8.907    d2/debounce_counter
    SLICE_X50Y50         FDRE                                         r  d2/debounce_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443    14.784    d2/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  d2/debounce_counter_reg[5]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y50         FDRE (Setup_fdre_C_R)       -0.524    14.500    d2/debounce_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.826ns  (logic 1.196ns (31.261%)  route 2.630ns (68.739%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.569     8.907    d2/debounce_counter
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.443    14.784    d2/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X50Y50         FDSE (Setup_fdse_C_S)       -0.524    14.500    d2/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.196ns (30.994%)  route 2.663ns (69.006%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.602     8.940    d2/debounce_counter
    SLICE_X49Y50         FDSE                                         r  d2/debounce_counter_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.442    14.783    d2/clk_IBUF_BUFG
    SLICE_X49Y50         FDSE                                         r  d2/debounce_counter_reg[7]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X49Y50         FDSE (Setup_fdse_C_S)       -0.429    14.577    d2/debounce_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  5.637    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.196ns (31.685%)  route 2.579ns (68.315%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.517     8.855    d2/debounce_counter
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[4]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.509    d2/pulse_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.196ns (31.685%)  route 2.579ns (68.315%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.517     8.855    d2/debounce_counter
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[6]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.509    d2/pulse_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 1.196ns (31.685%)  route 2.579ns (68.315%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.517     8.855    d2/debounce_counter
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X48Y49         FDRE                                         r  d2/pulse_counter_reg[7]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X48Y49         FDRE (Setup_fdre_C_R)       -0.429    14.509    d2/pulse_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.855    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.196ns (31.722%)  route 2.574ns (68.278%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.513     8.851    d2/debounce_counter
    SLICE_X49Y49         FDSE                                         r  d2/pulse_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  d2/pulse_counter_reg[0]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X49Y49         FDSE (Setup_fdse_C_S)       -0.429    14.509    d2/pulse_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.196ns (31.722%)  route 2.574ns (68.278%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.513     8.851    d2/debounce_counter
    SLICE_X49Y49         FDRE                                         r  d2/pulse_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  d2/pulse_counter_reg[1]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X49Y49         FDRE (Setup_fdre_C_R)       -0.429    14.509    d2/pulse_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 d2/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/pulse_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.196ns (31.722%)  route 2.574ns (68.278%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.560     5.081    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.419     5.500 f  d2/debounce_counter_reg[1]/Q
                         net (fo=6, routed)           0.895     6.395    d2/debounce_counter_reg__0[1]
    SLICE_X50Y50         LUT2 (Prop_lut2_I1_O)        0.325     6.720 f  d2/debounce_counter[6]_i_2__1/O
                         net (fo=2, routed)           0.484     7.204    d2/debounce_counter[6]_i_2__1_n_0
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.328     7.532 r  d2/debounce_counter[7]_i_4__1/O
                         net (fo=4, routed)           0.682     8.214    d2/debounce_counter[7]_i_4__1_n_0
    SLICE_X48Y50         LUT5 (Prop_lut5_I0_O)        0.124     8.338 r  d2/debounce_counter[7]_i_1__1/O
                         net (fo=16, routed)          0.513     8.851    d2/debounce_counter
    SLICE_X49Y49         FDSE                                         r  d2/pulse_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.452    14.793    d2/clk_IBUF_BUFG
    SLICE_X49Y49         FDSE                                         r  d2/pulse_counter_reg[2]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X49Y49         FDSE (Setup_fdse_C_S)       -0.429    14.509    d2/pulse_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                  5.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  d2/sample_counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.923    d2/sample_counter_reg[4]_i_1__1_n_7
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  d2/sample_counter_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.934    d2/sample_counter_reg[4]_i_1__1_n_5
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  d2/sample_counter_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     1.959    d2/sample_counter_reg[4]_i_1__1_n_6
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[5]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  d2/sample_counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.959    d2/sample_counter_reg[4]_i_1__1_n_4
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  d2/sample_counter_reg[7]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d2/sample_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.908    d2/sample_counter_reg[4]_i_1__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  d2/sample_counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.962    d2/sample_counter_reg[8]_i_1__1_n_7
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[8]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 d2/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/debounce_counter_reg[2]/Q
                         net (fo=6, routed)           0.099     1.688    d2/debounce_counter_reg__0[2]
    SLICE_X50Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  d2/debounce_counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.733    d2/debounce_counter0__1[6]
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    d2/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[6]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.121     1.582    d2/debounce_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d2/sample_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.908    d2/sample_counter_reg[4]_i_1__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  d2/sample_counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.973    d2/sample_counter_reg[8]_i_1__1_n_5
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 d1/debounce_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d1/debounce_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.189ns (60.093%)  route 0.126ns (39.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.562     1.445    d1/clk_IBUF_BUFG
    SLICE_X47Y54         FDSE                                         r  d1/debounce_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDSE (Prop_fdse_C_Q)         0.141     1.586 r  d1/debounce_counter_reg[3]/Q
                         net (fo=5, routed)           0.126     1.712    d1/debounce_counter_reg__0[3]
    SLICE_X46Y54         LUT5 (Prop_lut5_I2_O)        0.048     1.760 r  d1/debounce_counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    d1/debounce_counter0__0[4]
    SLICE_X46Y54         FDRE                                         r  d1/debounce_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.831     1.959    d1/clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  d1/debounce_counter_reg[4]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X46Y54         FDRE (Hold_fdre_C_D)         0.131     1.589    d1/debounce_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 d2/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/debounce_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X51Y50         FDRE                                         r  d2/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/debounce_counter_reg[0]/Q
                         net (fo=7, routed)           0.120     1.709    d2/debounce_counter_reg__0[0]
    SLICE_X50Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.754 r  d2/debounce_counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.754    d2/debounce_counter0__1[3]
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.835     1.963    d2/clk_IBUF_BUFG
    SLICE_X50Y50         FDSE                                         r  d2/debounce_counter_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X50Y50         FDSE (Hold_fdse_C_D)         0.120     1.581    d2/debounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 d2/sample_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d2/sample_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.565     1.448    d2/clk_IBUF_BUFG
    SLICE_X47Y49         FDRE                                         r  d2/sample_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  d2/sample_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.708    d2/sample_counter_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  d2/sample_counter_reg[0]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.869    d2/sample_counter_reg[0]_i_1__1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  d2/sample_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     1.908    d2/sample_counter_reg[4]_i_1__1_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.998 r  d2/sample_counter_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.998    d2/sample_counter_reg[8]_i_1__1_n_4
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.833     1.960    d2/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  d2/sample_counter_reg[11]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.105     1.821    d2/sample_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   d0/debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   d0/debounce_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   d0/debounce_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   d0/sample_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   d0/sample_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y55   d0/sample_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y56   d0/sample_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   d0/sample_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y52   d0/sample_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y47   f0/slow_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   f0/ctr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   d0/debounce_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   d0/debounce_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   d0/debounce_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   d0/sample_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   d0/sample_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y55   d0/sample_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y56   d0/sample_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   d0/sample_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   d0/sample_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y52   d0/sample_counter_reg[3]/C



