$date
	Wed Sep 25 23:19:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DFF_tb $end
$var wire 1 ! Q $end
$var wire 1 " Qb $end
$var reg 1 # D $end
$var reg 1 $ R $end
$var reg 1 % S $end
$var reg 1 & clk $end
$scope module DFF0 $end
$var wire 1 ' D $end
$var wire 1 ( Db $end
$var wire 1 ! Q $end
$var wire 1 " Qb $end
$var wire 1 ) R $end
$var wire 1 * S $end
$var wire 1 + clk $end
$var wire 1 , clkb $end
$var wire 1 - w1 $end
$var wire 1 . w2 $end
$var wire 1 / w3 $end
$var wire 1 0 w4 $end
$var wire 1 1 w5 $end
$var wire 1 2 w6 $end
$var wire 1 3 w7 $end
$var wire 1 4 w8 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
13
12
11
10
1/
0.
1-
0,
1+
0*
1)
1(
0'
1&
0%
1$
0#
0"
1!
$end
#4
0/
1%
1*
#10
0!
03
1"
14
02
1,
1.
0&
0+
#20
12
0,
0.
1&
1+
#30
02
1,
1.
0&
0+
#40
12
0,
0.
1&
1+
#50
02
1,
1.
0&
0+
#53
0(
1#
1'
#60
00
12
1/
0,
0-
1&
1+
#70
0"
04
1!
13
01
1,
1-
0&
0+
#80
11
0,
0-
1&
1+
#90
01
1,
1-
0&
0+
#93
1(
0#
0'
#100
0/
11
10
0,
0.
1&
1+
#110
0!
03
1"
14
02
1,
1.
0&
0+
#120
12
0,
0.
1&
1+
#130
02
1,
1.
0&
0+
#133
