#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jul 28 10:49:36 2019
# Process ID: 10588
# Current directory: C:/Users/ASUS/Desktop/ELO212/intento_fsm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11824 C:\Users\ASUS\Desktop\ELO212\intento_fsm\intento_fsm.xpr
# Log file: C:/Users/ASUS/Desktop/ELO212/intento_fsm/vivado.log
# Journal file: C:/Users/ASUS/Desktop/ELO212/intento_fsm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 644.461 ; gain = 80.449
update_compile_order -fileset sources_1
add_files -norecurse C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc
close [ open C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv w ]
add_files C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv
update_compile_order -fileset sources_1
close [ open C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv w ]
add_files C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv
update_compile_order -fileset sources_1
set_property top top_module [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/fsm_test.sv w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/fsm_test.sv
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/fsm_test.sv] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/fsm_test.sv
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv
update_compile_order -fileset sim_1
set_property top test_fsm [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv:29]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:30]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:31]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 703.777 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:30]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:31]
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
ERROR: [XSIM 43-4287] "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 37. Undefined system task '$FINISH'
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/xsim.dir/test_fsm_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/xsim.dir/test_fsm_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Jul 28 12:07:32 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 28 12:07:32 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 710.031 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 37
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 724.844 ; gain = 14.813
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 740.621 ; gain = 15.777
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 740.621 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top_module
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 858.629 ; gain = 90.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register PB_cnt_reg in module debouncer_count is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'debouncer_reset' of module 'debouncer_count' requires 6 connections, but only 3 given [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:30]
INFO: [Synth 8-6157] synthesizing module 'debouncer_2' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register PB_cnt_reg in module debouncer_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_2' (2#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:23]
WARNING: [Synth 8-350] instance 'debouncer_button' of module 'debouncer_2' requires 6 connections, but only 3 given [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:40]
WARNING: [Synth 8-87] always_comb on 'leds_out_reg' did not result in combinational logic [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (3#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (4#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 913.746 ; gain = 145.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin debouncer_reset:rst to constant 0 [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:30]
WARNING: [Synth 8-3295] tying undriven pin debouncer_button:rst to constant 0 [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:31]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 913.746 ; gain = 145.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 913.746 ; gain = 145.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1246.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1273.430 ; gain = 505.188
13 Infos, 30 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1273.430 ; gain = 505.188
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.113 ; gain = 3.340
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1302.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1305.238 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 39
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.398 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 111 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 42
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 110 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 43
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1308.398 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1356.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset_sync' on this module [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1785.789 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:23]
INFO: [Synth 8-6157] synthesizing module 'debouncer_count' [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register PB_cnt_reg in module debouncer_count is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_count' (1#1) [C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv:23]
WARNING: [Synth 8-350] instance 'debouncer_reset' of module 'debouncer_count' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:30]
INFO: [Synth 8-6157] synthesizing module 'debouncer_2' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:23]
	Parameter DELAY bound to: 15 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register PB_cnt_reg in module debouncer_2 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:60]
INFO: [Synth 8-6155] done synthesizing module 'debouncer_2' (2#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv:23]
WARNING: [Synth 8-350] instance 'debouncer_button' of module 'debouncer_2' requires 6 connections, but only 4 given [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:31]
INFO: [Synth 8-6157] synthesizing module 'fsm' [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (3#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (4#1) [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1824.754 ; gain = 38.965
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1824.754 ; gain = 38.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1824.754 ; gain = 38.965
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CA'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CB'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CC'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CD'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CE'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CF'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CG'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/ASUS/Desktop/ELO212/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1824.754 ; gain = 38.965
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [VRFC 10-2458] undeclared symbol button_sync, assumed default net type wire [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv:31]
INFO: [VRFC 10-2458] undeclared symbol reset_sync, assumed default net type wire [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv:31]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'reset_sync' on this module [C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1905.758 ; gain = 6.539
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/test_fsm/FSM/debouncer_button/PB_pressed_status}} 
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/test_fsm/FSM/debouncer_reset/PB_pressed_status}} 
save_wave_config {C:/Users/ASUS/Desktop/ELO212/intento_fsm/test_fsm_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Simtcl 6-16] Simulation closed
INFO: [Common 17-344] 'close_sim' was cancelled
close_design
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 105 ns : File "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" Line 48
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_fsm' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_fsm_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/debouncer_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/exp_6/exp_6.srcs/sources_1/new/debouncer_count.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_count
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sources_1/new/top_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.srcs/sim_1/new/test_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_fsm
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 3bc770d67da34d82b9ea6db4b3628525 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_fsm_behav xil_defaultlib.test_fsm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer_count_default
Compiling module xil_defaultlib.debouncer_2_default
Compiling module xil_defaultlib.fsm
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.test_fsm
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_fsm_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ASUS/Desktop/ELO212/intento_fsm/intento_fsm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_fsm_behav -key {Behavioral:sim_1:Functional:test_fsm} -tclbatch {test_fsm.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source test_fsm.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_fsm_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1905.758 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jul 28 15:38:16 2019...
