
*** Running vivado
    with args -log cometicus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cometicus.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source cometicus.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2018.1/data/ip'.
Command: synth_design -top cometicus -part xc7z045fbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7704 
WARNING: [Synth 8-992] sClk200 is already implicitly declared earlier [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:302]
WARNING: [Synth 8-992] mmcm_locked is already implicitly declared earlier [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:304]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 474.336 ; gain = 120.590
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cometicus' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:8]
INFO: [Synth 8-6157] synthesizing module 'arm_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/arm_interface.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arm_interface' (0#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/arm_interface.sv:1]
	Parameter SwapAdc bound to: 10'b1111011000 
	Parameter NBUSES bound to: 6 - type: integer 
	Parameter ADC_PORTS bound to: 10 - type: integer 
	Parameter TRCV_BASE_ADDR bound to: 1 - type: integer 
	Parameter FREQ_CNTR_BASE_ADDR bound to: 203 - type: integer 
	Parameter FREQ_CHANNELS bound to: 10 - type: integer 
	Parameter FREQ_ID bound to: 80'b10100000111110100000111000001111000010100000000100000010000000000000000000000000 
	Parameter RGB_0_BASE_ADDR bound to: 217 - type: integer 
	Parameter RGB_1_BASE_ADDR bound to: 219 - type: integer 
	Parameter RGB_2_BASE_ADDR bound to: 221 - type: integer 
	Parameter BASE_DMA bound to: 223 - type: integer 
	Parameter BASE_AD936X_DESER bound to: 228 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'arm_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/arm_interface.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'arm_interface' (0#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/arm_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (1#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21386]
INFO: [Synth 8-6157] synthesizing module 'adc_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/adc_interf.sv:1]
	Parameter PORTS bound to: 10 - type: integer 
	Parameter R bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adc_interf' (1#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/adc_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'deserLTC217x' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (2#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 12 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (3#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21521]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25011]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (4#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25011]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:229]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:230]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:231]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:232]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:233]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:234]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:235]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:236]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21508]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (5#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21508]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21521]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (5#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:21521]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:833]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (6#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:833]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:886]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (7#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:886]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (8#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2__parameterized0' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25011]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2__parameterized0' (8#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25011]
WARNING: [Synth 8-324] index 8 out of range [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:271]
WARNING: [Synth 8-3848] Net sIdlyCntIn in module/entity deserLTC217x does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:168]
INFO: [Synth 8-6155] done synthesizing module 'deserLTC217x' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/deserLTC217x.sv:1]
INFO: [Synth 8-6157] synthesizing module 'imi_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/imi_interf.sv:1]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'imi_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/imi_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_interface.sv:1]
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 12 - type: integer 
	Parameter WSTRB_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi3_interface' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'axi3_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_interface.sv:1]
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter ID_WIDTH bound to: 6 - type: integer 
	Parameter WSTRB_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi3_interface' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_interface.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (9#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/cpu_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'zynq' [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/synth/zynq.v:13]
INFO: [Synth 8-6157] synthesizing module 'zynq_processing_system7_0_0_0' [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/.Xil/Vivado-7800-ws2104201823/realtime/zynq_processing_system7_0_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_processing_system7_0_0_0' (10#1) [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/.Xil/Vivado-7800-ws2104201823/realtime/zynq_processing_system7_0_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'processing_system7_0_0' of module 'zynq_processing_system7_0_0_0' requires 114 connections, but only 107 given [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/synth/zynq.v:419]
INFO: [Synth 8-6155] done synthesizing module 'zynq' (11#1) [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/synth/zynq.v:13]
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (12#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/misc/cpu_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'axi3_to_inter' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_to_inter.sv:1]
	Parameter D_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 16 - type: integer 
	Parameter TIMEOUT bound to: 32 - type: integer 
	Parameter INT_BUS_BYTES bound to: 4 - type: integer 
	Parameter INT_BUS_BYTES_LOG2 bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi3_to_inter' (13#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/axi3_to_inter.sv:1]
INFO: [Synth 8-6157] synthesizing module 'connectbus' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter N_BUSES bound to: 6 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: y - type: string 
	Parameter MASTERFF bound to: y - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.addr_reg[15:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[15:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.addr_reg[15:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[15:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.addr_reg[15:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[15:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.addr_reg[15:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[15:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.addr_reg[15:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[15:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'connectbus' (14#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 20.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 20.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 5.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (15#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'IBUFGDS' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19910]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFGDS' (16#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19910]
INFO: [Synth 8-6157] synthesizing module 'BUFGMUX' [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:698]
	Parameter CLK_SEL_TYPE bound to: ASYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFGMUX' (17#1) [D:/Xlinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:698]
INFO: [Synth 8-6157] synthesizing module 'trcv' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/trcv/trcv.sv:4]
	Parameter BASEADDR bound to: 1 - type: integer 
	Parameter ADC_PORTS bound to: 10 - type: integer 
	Parameter NBUSES bound to: 7 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter BASEREGFILE bound to: 2 - type: integer 
	Parameter BASEIRQ bound to: 6 - type: integer 
	Parameter BASETIME bound to: 10 - type: integer 
	Parameter BASECORRCH bound to: 21 - type: integer 
	Parameter BASEFACQ bound to: 44 - type: integer 
	Parameter BUS_FACQ bound to: 4 - type: integer 
	Parameter BUS_REFINTER bound to: 5 - type: integer 
	Parameter BASEREFINT bound to: 104 - type: integer 
	Parameter BASECALIBR bound to: 104 - type: integer 
	Parameter BUS_CALIB bound to: 5 - type: integer 
	Parameter BASEDATCOLL bound to: 104 - type: integer 
	Parameter BUS_DATCOLL bound to: 5 - type: integer 
	Parameter BASEIMI bound to: 104 - type: integer 
	Parameter BUS_IMI bound to: 5 - type: integer 
	Parameter BASEVITDEC bound to: 153 - type: integer 
	Parameter BUS_VITDEC bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'corr_ch' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/corr_ch.sv:4]
	Parameter BASEADDR bound to: 21 - type: integer 
	Parameter PRN_GEN bound to: 1 - type: integer 
	Parameter PRN_RAM bound to: 1 - type: integer 
	Parameter IQ_DIGS bound to: 21 - type: integer 
	Parameter NBUSES bound to: 4 - type: integer 
	Parameter BASETIME bound to: 22 - type: integer 
	Parameter BASE_PRN_GEN bound to: 28 - type: integer 
	Parameter BASE_PRN_RAM bound to: 33 - type: integer 
	Parameter BASEREGFILE bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (17#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'prn_gen' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/prn_gen.sv:4]
	Parameter BASEADDR bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regs_file' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 28 - type: integer 
	Parameter ID bound to: 16'b0000000000110111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 4 - type: integer 
	Parameter SYNCI bound to: 32'b01101110011011100110111001101110 
	Parameter SYNCO bound to: 32'b01101110011011100110111001101110 
	Parameter INIT[CODE_STATES][CODE_STATE_RESERVED] bound to: 1'b0 
	Parameter INIT[CODE_STATES][LOCATA] bound to: 1'b0 
	Parameter INIT[CODE_STATES][SINGLE_SR] bound to: 1'b0 
	Parameter INIT[CODE_STATES][GPS_L5_EN] bound to: 1'b0 
	Parameter INIT[CODE_STATES][CODE_STATE2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_STATES][CODE_STATE1] bound to: 14'b00000000000000 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK_RESERVED] bound to: 2'b00 
	Parameter INIT[CODE_BITMASKS][TDMA_MODE] bound to: 2'b00 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK_RESERVED] bound to: 2'b00 
	Parameter INIT[CODE_OUT_BITMASKS][BOC_MODE] bound to: 2'b00 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[CNTR_TIME_SLOTS_EN] bound to: 1'b0 
	Parameter INIT[CNTR_TIME_SLOTS_RESERVED] bound to: 3'b000 
	Parameter INIT[CNTR_TIME_SLOT_ACTIVE_NUM] bound to: 4'b0000 
	Parameter INIT[CNTR_RESERVED] bound to: 1'b0 
	Parameter INIT[CNTR_LENGTH] bound to: 23'b00000000000000000000000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 4'b0000 
INFO: [Synth 8-6155] done synthesizing module 'regs_file' (18#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'prn_gen' (19#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/prn_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'prn_ram' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/prn_ram.sv:4]
	Parameter BASEADDR bound to: 33 - type: integer 
	Parameter RAM_SIZE bound to: 10240 - type: integer 
	Parameter ADDR_BITS bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 33 - type: integer 
	Parameter ID bound to: 16'b0000100000100110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CFG][RESERVED] bound to: 9'b000000000 
	Parameter INIT[CFG][WR_DATA] bound to: 1'b0 
	Parameter INIT[CFG][TDMA_MODE] bound to: 2'b00 
	Parameter INIT[CFG][BOC_MODE] bound to: 2'b00 
	Parameter INIT[CFG][WR_ADDR] bound to: 14'b00000000000000 
	Parameter INIT[CFG][RAM_LENGTH] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized0' (19#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6157] synthesizing module 'bram_block_v2' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/debug/verilog/bram_block_v2.v:1]
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 10240 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/debug/verilog/bram_block_v2.v:31]
INFO: [Synth 8-6155] done synthesizing module 'bram_block_v2' (20#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/debug/verilog/bram_block_v2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'prn_ram' (21#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/prn_ram.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ch_mul' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/ch_mul.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ch_mul_rom' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ch_mul_rom' (22#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'ch_mul' (23#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/ch_mul.sv:1]
INFO: [Synth 8-6157] synthesizing module 'connectbus__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
	Parameter BASEADDR bound to: 21 - type: integer 
	Parameter N_BUSES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
INFO: [Synth 8-6155] done synthesizing module 'connectbus__parameterized0' (23#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
INFO: [Synth 8-6157] synthesizing module 'time_scale_ch' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_ch.sv:28]
	Parameter BASEADDR bound to: 22 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized1' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 22 - type: integer 
	Parameter ID bound to: 16'b0000000001110100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 5 - type: integer 
	Parameter SYNCI bound to: 40'b0110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 40'b0110111001101110011011100110111001101110 
	Parameter INIT[PHASE] bound to: 0 - type: integer 
	Parameter INIT[CHIP_EPOCH][RESERVED] bound to: 4'b0000 
	Parameter INIT[CHIP_EPOCH][EPOCH] bound to: 10'b0000000000 
	Parameter INIT[CHIP_EPOCH][CHIP] bound to: 18'b000000000000000000 
	Parameter INIT[RESERVED_SEC] bound to: 12'b000000000000 
	Parameter INIT[SEC] bound to: 20'b00000000000000000000 
	Parameter INIT[CHIP_EPOCH_MAX][CHIP_MAX_RESERVED] bound to: 4'b0000 
	Parameter INIT[CHIP_EPOCH_MAX][EPOCH_MAX] bound to: 10'b0000000000 
	Parameter INIT[CHIP_EPOCH_MAX][CHIP_MAX] bound to: 18'b000000000000000000 
	Parameter INIT[CODE_RATE] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RVALID_FF bound to: 5'b00000 
INFO: [Synth 8-6157] synthesizing module 'signal_sync' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/signal_sync.sv:3]
INFO: [Synth 8-6157] synthesizing module 'level_sync' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:3]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:14]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'level_sync' (24#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ed_det' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
	Parameter TYPE bound to: ris - type: string 
	Parameter FLIP_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ed_det' (25#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ed_det__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
	Parameter TYPE bound to: fal - type: string 
	Parameter FLIP_EN bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ed_det__parameterized0' (25#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'signal_sync' (26#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/signal_sync.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized1' (26#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'time_scale_ch' (27#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_ch.sv:28]
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized2' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 35 - type: integer 
	Parameter ID bound to: 16'b1010101100010011 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 8 - type: integer 
	Parameter SYNCI bound to: 64'b0110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 64'b0110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[CFG][PN_MUX] bound to: 1'b0 
	Parameter INIT[CFG][RESERVED] bound to: 11'b00000000000 
	Parameter INIT[CFG][INP_NUM] bound to: 4'b0000 
	Parameter INIT[CFG][DELAY] bound to: 6'b000000 
	Parameter INIT[CFG][INPUT_Q] bound to: 5'b00000 
	Parameter INIT[CFG][INPUT_I] bound to: 5'b00000 
	Parameter INIT[PHASE_RATE] bound to: 0 - type: integer 
	Parameter INIT[CAR_PHASE] bound to: 0 - type: integer 
	Parameter INIT[CAR_CYCLES] bound to: 0 - type: integer 
	Parameter INIT[RESERVED_EPOCH_IRQ] bound to: 22'b0000000000000000000000 
	Parameter INIT[EPOCH_IRQ] bound to: 10'b0000000000 
	Parameter INIT[IQ][0][2] bound to: 0 - type: integer 
	Parameter INIT[IQ][0][1] bound to: 0 - type: integer 
	Parameter INIT[IQ][0][0] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 8'b00000000 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized2' (27#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'corr_ch' (28#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/corr_ch.sv:4]
INFO: [Synth 8-6157] synthesizing module 'connectbus__parameterized1' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
	Parameter BASEADDR bound to: 1 - type: integer 
	Parameter N_BUSES bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: y - type: string 
	Parameter MASTERFF bound to: y - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[1].slave_bus[1]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[2].slave_bus[2]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[3].slave_bus[3]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[4].slave_bus[4]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[5].slave_bus[5]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[6].slave_bus[6]\.addr_reg[27:0]' into 'loop_hub_buses[0].slave_bus[0]\.addr_reg[27:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[6].slave_bus[6]\.wdata_reg[31:0]' into 'loop_hub_buses[0].slave_bus[0]\.wdata_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[6].slave_bus[6]\.wr_reg' into 'loop_hub_buses[0].slave_bus[0]\.wr_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
INFO: [Synth 8-4471] merging register 'loop_hub_buses[6].slave_bus[6]\.rd_reg' into 'loop_hub_buses[0].slave_bus[0]\.rd_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[1].slave_bus[1]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[2].slave_bus[2]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[3].slave_bus[3]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[4].slave_bus[4]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[5].slave_bus[5]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[6].slave_bus[6]\.addr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:135]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[6].slave_bus[6]\.wdata_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:136]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[6].slave_bus[6]\.wr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:137]
WARNING: [Synth 8-6014] Unused sequential element loop_hub_buses[6].slave_bus[6]\.rd_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:138]
INFO: [Synth 8-6155] done synthesizing module 'connectbus__parameterized1' (28#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized3' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 2 - type: integer 
	Parameter ID bound to: 16'b1101011000100111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 3 - type: integer 
	Parameter SYNCI bound to: 24'b011011100110111001101110 
	Parameter SYNCO bound to: 24'b011011100110111001101110 
	Parameter INIT[CFG1][DLY_LEN] bound to: 8'b00000000 
	Parameter INIT[CFG1][DELAYS] bound to: 7'b0000000 
	Parameter INIT[CFG1][N_INP] bound to: 4'b0000 
	Parameter INIT[CFG1][CORR_CH] bound to: 12'b000000000000 
	Parameter INIT[CFG1][LOCK] bound to: 1'b0 
	Parameter INIT[REV][R0] bound to: 0 - type: integer 
	Parameter INIT[REV][R1] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized3' (28#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6157] synthesizing module 'irq_ctrl' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/irq_ctrl.sv:3]
	Parameter BASEADDR bound to: 6 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized4' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 6 - type: integer 
	Parameter ID bound to: 16'b0000000000010001 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 3 - type: integer 
	Parameter SYNCI bound to: 24'b011011100110111001101110 
	Parameter SYNCO bound to: 24'b011011100110111001101110 
	Parameter INIT[CFG][RESERVED] bound to: 28'b0000000000000000000000000000 
	Parameter INIT[CFG][release_pulse] bound to: 1'b0 
	Parameter INIT[CFG][polarity] bound to: 1'b0 
	Parameter INIT[CFG][sensitive] bound to: 1'b0 
	Parameter INIT[CFG][enable] bound to: 1'b0 
	Parameter INIT[PERIOD_RESERVED] bound to: 14'b00000000000000 
	Parameter INIT[PERIOD] bound to: 18'b000000000000000000 
	Parameter INIT[DURATION_RESERVED] bound to: 14'b00000000000000 
	Parameter INIT[DURATION] bound to: 18'b000000000000000000 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter RVALID_FF bound to: 3'b000 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized4' (28#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'irq_ctrl' (29#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/irq_ctrl.sv:3]
INFO: [Synth 8-6157] synthesizing module 'time_scale_com' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_com.sv:4]
	Parameter BASEADDR bound to: 10 - type: integer 
	Parameter NPULSE bound to: 3 - type: integer 
	Parameter PULSE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000011111 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized5' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 10 - type: integer 
	Parameter ID bound to: 16'b1110100111010010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 10 - type: integer 
	Parameter SYNCI bound to: 80'b01101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 80'b01101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[TM_CH][PHASE] bound to: 0 - type: integer 
	Parameter INIT[TM_CH][CHIP_EPOCH][RESERVED] bound to: 4'b0000 
	Parameter INIT[TM_CH][CHIP_EPOCH][EPOCH] bound to: 10'b0000000000 
	Parameter INIT[TM_CH][CHIP_EPOCH][CHIP] bound to: 18'b000000000000000000 
	Parameter INIT[TM_CH][RESERVED_SEC] bound to: 12'b000000000000 
	Parameter INIT[TM_CH][SEC] bound to: 20'b00000000000000000000 
	Parameter INIT[TM_CH][CHIP_EPOCH_MAX][CHIP_MAX_RESERVED] bound to: 4'b0000 
	Parameter INIT[TM_CH][CHIP_EPOCH_MAX][EPOCH_MAX] bound to: 10'b0000000000 
	Parameter INIT[TM_CH][CHIP_EPOCH_MAX][CHIP_MAX] bound to: 18'b000000000000000000 
	Parameter INIT[TM_CH][CODE_RATE] bound to: 0 - type: integer 
	Parameter INIT[TM_TRIG_FACQ][CHIP_EPOCH][RESERVED] bound to: 4'b0000 
	Parameter INIT[TM_TRIG_FACQ][CHIP_EPOCH][EPOCH] bound to: 10'b0000000000 
	Parameter INIT[TM_TRIG_FACQ][CHIP_EPOCH][CHIP] bound to: 18'b000000000000000000 
	Parameter INIT[TM_TRIG_FACQ][TRIG] bound to: 1'b0 
	Parameter INIT[TM_TRIG_FACQ][RESERVED_SEC] bound to: 11'b00000000000 
	Parameter INIT[TM_TRIG_FACQ][SEC] bound to: 20'b00000000000000000000 
	Parameter INIT[TM_TRIG_PPS][CHIP_EPOCH][RESERVED] bound to: 4'b0000 
	Parameter INIT[TM_TRIG_PPS][CHIP_EPOCH][EPOCH] bound to: 10'b0000000000 
	Parameter INIT[TM_TRIG_PPS][CHIP_EPOCH][CHIP] bound to: 18'b000000000000000000 
	Parameter INIT[TM_TRIG_PPS][TRIG] bound to: 1'b0 
	Parameter INIT[TM_TRIG_PPS][RESERVED_SEC] bound to: 11'b00000000000 
	Parameter INIT[TM_TRIG_PPS][SEC] bound to: 20'b00000000000000000000 
	Parameter INIT[PPS_CFG][RESERVED] bound to: 2'b00 
	Parameter INIT[PPS_CFG][LEN] bound to: 3'b000 
	Parameter INIT[PPS_CFG][DLY] bound to: 27'b000000000000000000000000000 
	Parameter NPULSE bound to: 3 - type: integer 
	Parameter PULSE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000100000000000000000000000000000011111 
	Parameter RVALID_FF bound to: 10'b0000000000 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized5' (29#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6157] synthesizing module 'level_sync__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:3]
	Parameter WIDTH bound to: 7 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'level_sync__parameterized0' (29#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/level_sync.sv:3]
INFO: [Synth 8-4471] merging register 'T_reg[TM_CH][CHIP_EPOCH_MAX][CHIP_MAX_RESERVED][31:28]' into 'T_reg[TM_CH][CHIP_EPOCH][RESERVED][31:28]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_com.sv:139]
WARNING: [Synth 8-6014] Unused sequential element T_reg[TM_CH][CHIP_EPOCH_MAX][CHIP_MAX_RESERVED] was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_com.sv:139]
WARNING: [Synth 8-3848] Net T[TM_CH][PHASE] in module/entity time_scale_com does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_com.sv:24]
INFO: [Synth 8-6155] done synthesizing module 'time_scale_com' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/time_scale_com.sv:4]
INFO: [Synth 8-6157] synthesizing module 'acq_IP' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/acq_IP.sv:4]
	Parameter BASEADDR bound to: 44 - type: integer 
	Parameter BRAM_DEPTH bound to: 524288 - type: integer 
	Parameter CORE_SIZE bound to: 256 - type: integer 
	Parameter KG_WIDTH bound to: 8 - type: integer 
	Parameter NKG_WIDTH bound to: 7 - type: integer 
	Parameter CORE_OUT_WIDTH bound to: 11 - type: integer 
	Parameter OUT_WIDTH_KG bound to: 19 - type: integer 
	Parameter QUAD_WIDTH bound to: 38 - type: integer 
	Parameter OUT_WIDTH_NKG bound to: 45 - type: integer 
	Parameter NBUSES bound to: 7 - type: integer 
	Parameter BASEREGFILE bound to: 45 - type: integer 
	Parameter BASEPRESTORE bound to: 47 - type: integer 
	Parameter BASEBRAMCONTROLLER bound to: 54 - type: integer 
	Parameter RAM_SIZE bound to: 10230 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter ADDR_WORD_BITS bound to: 9 - type: integer 
	Parameter BASEPRNRAM bound to: 59 - type: integer 
	Parameter BASEMAXARGS bound to: 62 - type: integer 
	Parameter BASEFSM bound to: 67 - type: integer 
	Parameter BASENOISECOLL bound to: 91 - type: integer 
	Parameter BASEDATCOLL bound to: 104 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'freq_shift_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/freq_shift.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'freq_shift_interface' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/freq_shift.sv:1]
INFO: [Synth 8-6157] synthesizing module 'psp_gen_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'psp_gen_interface' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv:3]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (30#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reset_sync' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/reset_sync.sv:1]
	Parameter RESET_POL bound to: POS - type: string 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/reset_sync.sv:12]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/reset_sync.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'reset_sync' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/reset_sync.sv:1]
INFO: [Synth 8-6157] synthesizing module 'connectbus__parameterized2' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
	Parameter BASEADDR bound to: 44 - type: integer 
	Parameter N_BUSES bound to: 7 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: y - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
INFO: [Synth 8-6155] done synthesizing module 'connectbus__parameterized2' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized6' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 45 - type: integer 
	Parameter ID bound to: 16'b0001100011111000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CFG][RESERVED] bound to: 22'b0000000000000000000000 
	Parameter INIT[CFG][IM_INP] bound to: 5'b00000 
	Parameter INIT[CFG][RE_INP] bound to: 5'b00000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized6' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6157] synthesizing module 'prestore' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/prestore.sv:4]
	Parameter BASEADDR bound to: 47 - type: integer 
	Parameter NBUSES bound to: 3 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter BASEREGFILE bound to: 48 - type: integer 
	Parameter BASEDDSSINCOS bound to: 50 - type: integer 
	Parameter BASEDDSBIN bound to: 52 - type: integer 
	Parameter BASEDDSBINEND bound to: 54 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'intbus_interf' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'intbus_interf' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:1]
INFO: [Synth 8-6157] synthesizing module 'connectbus__parameterized3' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
	Parameter BASEADDR bound to: 47 - type: integer 
	Parameter N_BUSES bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
INFO: [Synth 8-6155] done synthesizing module 'connectbus__parameterized3' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:90]
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized7' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 48 - type: integer 
	Parameter ID bound to: 16'b1010101100101100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CONF][RESERVED] bound to: 31'b0000000000000000000000000000000 
	Parameter INIT[CONF][RESET_SIGMAG] bound to: 1'b0 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000100000000000000000000000000000010 
	Parameter RVALID_FF bound to: 1'b0 
WARNING: [Synth 8-3848] Net pulse in module/entity regs_file__parameterized7 does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized7' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6157] synthesizing module 'DDS_sin_cos' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv:4]
	Parameter BASEADDR bound to: 50 - type: integer 
	Parameter BUS_EN bound to: 1 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter PHASE_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized8' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 50 - type: integer 
	Parameter ID bound to: 16'b0110001000110111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CODE] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized8' (31#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'DDS_sin_cos' (32#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/DDS_sin_cos.sv:4]
INFO: [Synth 8-6157] synthesizing module 'DDS_bin' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv:3]
	Parameter BASEADDR bound to: 52 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'regs_file__parameterized9' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter BASEADDR bound to: 52 - type: integer 
	Parameter ID bound to: 16'b0100111001000110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CODE_FREQ] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized9' (32#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'DDS_bin' (33#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/DDS_bin.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ed_det__parameterized1' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
	Parameter TYPE bound to: ed - type: string 
	Parameter FLIP_EN bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ed_det__parameterized1' (33#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sig_mag_v3' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv:1]
	Parameter WIDTH bound to: 14 - type: integer 
	Parameter N_CH bound to: 2 - type: integer 
	Parameter cntr_width bound to: 10 - type: integer 
	Parameter num_mag bound to: 341 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'max_parallel' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/max_parallel.sv:1]
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter N_CH bound to: 2 - type: integer 
	Parameter FL_EN bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net data_out in module/entity max_parallel does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/max_parallel.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'max_parallel' (34#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/max_parallel.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sig_mag_v3' (35#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/sig_mag_v3.sv:1]
INFO: [Synth 8-6157] synthesizing module 'conv_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/conv_reg.sv:1]
	Parameter width bound to: 1 - type: integer 
	Parameter length bound to: 2 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'conv_reg' (36#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/conv_reg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'prestore' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/prestore.sv:4]
INFO: [Synth 8-6157] synthesizing module 'bram_controller_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'bram_controller_interface' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:4]
INFO: [Synth 8-6157] synthesizing module 'core_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'core_interface' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:3]
INFO: [Synth 8-6157] synthesizing module 'arr_accum_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/arr_accum.sv:1]
	Parameter KG_WIDTH bound to: 8 - type: integer 
	Parameter NKG_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'arr_accum_interface' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/arr_accum.sv:1]
INFO: [Synth 8-6157] synthesizing module 'max_args_interface' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/max_args.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'max_args_interface' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/max_args.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bram_controller' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:33]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter BASEADDR bound to: 54 - type: integer 
	Parameter DEPTH bound to: 524288 - type: integer 
	Parameter OUT_WIDTH_NKG bound to: 45 - type: integer 
	Parameter AWIDTH bound to: 20 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter RVALID_FF bound to: 4'b0001 
	Parameter BASEADDR bound to: 54 - type: integer 
	Parameter ID bound to: 16'b0110010101011100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 4 - type: integer 
	Parameter SYNCI bound to: 32'b01101110011011100110111001101110 
	Parameter SYNCO bound to: 32'b01101110011011100110111001101110 
	Parameter INIT[CONTROL][DATA] bound to: 4'b0000 
	Parameter INIT[CONTROL][FIFO_RD_EN] bound to: 1'b0 
	Parameter INIT[CONTROL][FIFO_WR_EN] bound to: 1'b0 
	Parameter INIT[CONTROL][FIFO_WR] bound to: 1'b0 
	Parameter INIT[CONTROL][RESERVED] bound to: 2'b00 
	Parameter INIT[CONTROL][DEBUG][WE_RAM] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][WR_ALLOW] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][WR_END_ADDR] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][TIMEGEN_WR] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][TIME_WR_ALLOW] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][ACQ_SYNC] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][WE_SUM] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][RD_DONE] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][RD_ALLOW] bound to: 1'b0 
	Parameter INIT[CONTROL][DEBUG][RE_RAM] bound to: 1'b0 
	Parameter INIT[CONTROL][ACQ_SYNC_EPOCH] bound to: 10'b0000000000 
	Parameter INIT[CONTROL][ACQ_SYNC_EN] bound to: 1'b0 
	Parameter INIT[CONTROL][WR_DONE] bound to: 1'b0 
	Parameter INIT[CONTROL][WR_START] bound to: 1'b0 
	Parameter INIT[WR_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[RAM_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[WR_CNTR] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter RVALID_FF bound to: 4'b0001 
INFO: [Synth 8-6155] done synthesizing module 'regs_file__parameterized10' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:25]
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 524288 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram_block_v2__parameterized0' (37#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/debug/verilog/bram_block_v2.v:1]
	Parameter PRBS_SIZE bound to: 128 - type: integer 
	Parameter N_args bound to: 128 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter tree_height bound to: 7 - type: integer 
	Parameter args_in_size bound to: 384 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter N_args bound to: 128 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 4 - type: integer 
	Parameter N_sums bound to: 64 - type: integer 
	Parameter N_full_pairs bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'piped_adder_stage' (38#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v:4]
	Parameter arg_width bound to: 4 - type: integer 
	Parameter N_args bound to: 64 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 5 - type: integer 
	Parameter N_sums bound to: 32 - type: integer 
	Parameter N_full_pairs bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'piped_adder_stage__parameterized0' (38#1) [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog/piped_adder/piped_adder_stage.v:4]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter arg_width bound to: 5 - type: integer 
	Parameter N_args bound to: 32 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 6 - type: integer 
	Parameter N_sums bound to: 16 - type: integer 
	Parameter N_full_pairs bound to: 16 - type: integer 
	Parameter arg_width bound to: 6 - type: integer 
	Parameter N_args bound to: 16 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 7 - type: integer 
	Parameter N_sums bound to: 8 - type: integer 
	Parameter N_full_pairs bound to: 8 - type: integer 
	Parameter arg_width bound to: 7 - type: integer 
	Parameter N_args bound to: 8 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 8 - type: integer 
	Parameter N_sums bound to: 4 - type: integer 
	Parameter N_full_pairs bound to: 4 - type: integer 
	Parameter arg_width bound to: 8 - type: integer 
	Parameter N_args bound to: 4 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 9 - type: integer 
	Parameter N_sums bound to: 2 - type: integer 
	Parameter N_full_pairs bound to: 2 - type: integer 
	Parameter arg_width bound to: 9 - type: integer 
	Parameter N_args bound to: 2 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter N_sums bound to: 1 - type: integer 
	Parameter N_full_pairs bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'sum_out' does not match port width (10) of module 'piped_adder' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:76]
	Parameter N_args bound to: 128 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter tree_height bound to: 7 - type: integer 
	Parameter args_in_size bound to: 384 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter N_args bound to: 128 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 4 - type: integer 
	Parameter N_sums bound to: 64 - type: integer 
	Parameter N_full_pairs bound to: 64 - type: integer 
	Parameter arg_width bound to: 4 - type: integer 
	Parameter N_args bound to: 64 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 5 - type: integer 
	Parameter N_sums bound to: 32 - type: integer 
	Parameter N_full_pairs bound to: 32 - type: integer 
	Parameter arg_width bound to: 5 - type: integer 
	Parameter N_args bound to: 32 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 6 - type: integer 
	Parameter N_sums bound to: 16 - type: integer 
	Parameter N_full_pairs bound to: 16 - type: integer 
	Parameter arg_width bound to: 6 - type: integer 
	Parameter N_args bound to: 16 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 7 - type: integer 
	Parameter N_sums bound to: 8 - type: integer 
	Parameter N_full_pairs bound to: 8 - type: integer 
	Parameter arg_width bound to: 7 - type: integer 
	Parameter N_args bound to: 8 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 8 - type: integer 
	Parameter N_sums bound to: 4 - type: integer 
	Parameter N_full_pairs bound to: 4 - type: integer 
	Parameter arg_width bound to: 8 - type: integer 
	Parameter N_args bound to: 4 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 9 - type: integer 
	Parameter N_sums bound to: 2 - type: integer 
	Parameter N_full_pairs bound to: 2 - type: integer 
	Parameter arg_width bound to: 9 - type: integer 
	Parameter N_args bound to: 2 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter N_sums bound to: 1 - type: integer 
	Parameter N_full_pairs bound to: 1 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'sum_out' does not match port width (10) of module 'piped_adder__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:88]
WARNING: [Synth 8-6014] Unused sequential element detWrD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:358]
WARNING: [Synth 8-6014] Unused sequential element detRdD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:363]
WARNING: [Synth 8-6014] Unused sequential element sDetWrCnt_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:367]
WARNING: [Synth 8-6014] Unused sequential element sDetRdCnt_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:368]
WARNING: [Synth 8-6014] Unused sequential element wrStartCnt_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:383]
WARNING: [Synth 8-6014] Unused sequential element sWrStartD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:376]
WARNING: [Synth 8-6014] Unused sequential element pps_inD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:386]
WARNING: [Synth 8-6014] Unused sequential element pps_inD2_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:379]
WARNING: [Synth 8-6014] Unused sequential element pps_inD3_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:379]
WARNING: [Synth 8-6014] Unused sequential element ppsCnt_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:390]
WARNING: [Synth 8-6014] Unused sequential element sWrEnD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:428]
WARNING: [Synth 8-6014] Unused sequential element wr_start_en_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:433]
WARNING: [Synth 8-6014] Unused sequential element wr_done_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:450]
WARNING: [Synth 8-6014] Unused sequential element wr_clr_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:451]
WARNING: [Synth 8-6014] Unused sequential element wr_start_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:452]
WARNING: [Synth 8-6014] Unused sequential element wr_allow_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:453]
WARNING: [Synth 8-6014] Unused sequential element acq_sync_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:454]
WARNING: [Synth 8-6014] Unused sequential element wr_end_addr_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:455]
WARNING: [Synth 8-6014] Unused sequential element we_mux_CDC_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:456]
WARNING: [Synth 8-6014] Unused sequential element sCntWr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:495]
WARNING: [Synth 8-6014] Unused sequential element sReadAddrDetD1_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:498]
WARNING: [Synth 8-6014] Unused sequential element sReadDoneDet_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:503]
WARNING: [Synth 8-6014] Unused sequential element sCntRead_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:506]
WARNING: [Synth 8-6014] Unused sequential element sCntReadLatch_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:507]
WARNING: [Synth 8-6014] Unused sequential element sCntReadDone_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:515]
WARNING: [Synth 8-3848] Net PL[CONTROL][FIFO_WR] in module/entity bram_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:69]
WARNING: [Synth 8-3848] Net PL[CONTROL][FIFO_WR_EN] in module/entity bram_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:69]
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASEADDR bound to: 0 - type: integer 
	Parameter BUS_EN bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter PHASE_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-3848] Net bus\.addr in module/entity freq_shift does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:9]
WARNING: [Synth 8-3848] Net bus\.wdata in module/entity freq_shift does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:10]
WARNING: [Synth 8-3848] Net bus\.wr in module/entity freq_shift does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:13]
WARNING: [Synth 8-3848] Net bus\.rd in module/entity freq_shift does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/intbus_interf.sv:14]
WARNING: [Synth 8-6014] Unused sequential element prbs_seq_cnt_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/facq_prn_gen.sv:192]
	Parameter BASEADDR bound to: 59 - type: integer 
	Parameter RAM_SIZE bound to: 10230 - type: integer 
	Parameter RAM_DEPTH bound to: 320 - type: integer 
	Parameter ADDR_BITS bound to: 14 - type: integer 
	Parameter ADDR_WORD_BITS bound to: 9 - type: integer 
	Parameter BASEADDR bound to: 59 - type: integer 
	Parameter ID bound to: 16'b1100111001001110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 2 - type: integer 
	Parameter SYNCI bound to: 16'b0110111001101110 
	Parameter SYNCO bound to: 16'b0110111001101110 
	Parameter INIT[CFG][PRN_RAM_EN] bound to: 1'b0 
	Parameter INIT[CFG][REVERSE] bound to: 1'b0 
	Parameter INIT[CFG][RESERVED] bound to: 16'b0000000000000000 
	Parameter INIT[CFG][RAM_LENGTH] bound to: 14'b00000000000000 
	Parameter INIT[DATA] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 2'b00 
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 320 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter CORE_SIZE bound to: 256 - type: integer 
	Parameter in_width bound to: 3 - type: integer 
	Parameter out_width bound to: 11 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter tree_height bound to: 8 - type: integer 
	Parameter args_in_size bound to: 768 - type: integer 
	Parameter out_width bound to: 11 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 4 - type: integer 
	Parameter N_sums bound to: 128 - type: integer 
	Parameter N_full_pairs bound to: 128 - type: integer 
	Parameter arg_width bound to: 4 - type: integer 
	Parameter N_args bound to: 128 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 5 - type: integer 
	Parameter N_sums bound to: 64 - type: integer 
	Parameter N_full_pairs bound to: 64 - type: integer 
	Parameter arg_width bound to: 5 - type: integer 
	Parameter N_args bound to: 64 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 6 - type: integer 
	Parameter N_sums bound to: 32 - type: integer 
	Parameter N_full_pairs bound to: 32 - type: integer 
	Parameter arg_width bound to: 6 - type: integer 
	Parameter N_args bound to: 32 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 7 - type: integer 
	Parameter N_sums bound to: 16 - type: integer 
	Parameter N_full_pairs bound to: 16 - type: integer 
	Parameter arg_width bound to: 7 - type: integer 
	Parameter N_args bound to: 16 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 8 - type: integer 
	Parameter N_sums bound to: 8 - type: integer 
	Parameter N_full_pairs bound to: 8 - type: integer 
	Parameter arg_width bound to: 8 - type: integer 
	Parameter N_args bound to: 8 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 9 - type: integer 
	Parameter N_sums bound to: 4 - type: integer 
	Parameter N_full_pairs bound to: 4 - type: integer 
	Parameter arg_width bound to: 9 - type: integer 
	Parameter N_args bound to: 4 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter N_sums bound to: 2 - type: integer 
	Parameter N_full_pairs bound to: 2 - type: integer 
	Parameter arg_width bound to: 10 - type: integer 
	Parameter N_args bound to: 2 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter out_width bound to: 11 - type: integer 
	Parameter N_sums bound to: 1 - type: integer 
	Parameter N_full_pairs bound to: 1 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter tree_height bound to: 8 - type: integer 
	Parameter args_in_size bound to: 768 - type: integer 
	Parameter out_width bound to: 11 - type: integer 
	Parameter arg_width bound to: 3 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 4 - type: integer 
	Parameter N_sums bound to: 128 - type: integer 
	Parameter N_full_pairs bound to: 128 - type: integer 
	Parameter arg_width bound to: 4 - type: integer 
	Parameter N_args bound to: 128 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 5 - type: integer 
	Parameter N_sums bound to: 64 - type: integer 
	Parameter N_full_pairs bound to: 64 - type: integer 
	Parameter arg_width bound to: 5 - type: integer 
	Parameter N_args bound to: 64 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 6 - type: integer 
	Parameter N_sums bound to: 32 - type: integer 
	Parameter N_full_pairs bound to: 32 - type: integer 
	Parameter arg_width bound to: 6 - type: integer 
	Parameter N_args bound to: 32 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 7 - type: integer 
	Parameter N_sums bound to: 16 - type: integer 
	Parameter N_full_pairs bound to: 16 - type: integer 
	Parameter arg_width bound to: 7 - type: integer 
	Parameter N_args bound to: 16 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 8 - type: integer 
	Parameter N_sums bound to: 8 - type: integer 
	Parameter N_full_pairs bound to: 8 - type: integer 
	Parameter arg_width bound to: 8 - type: integer 
	Parameter N_args bound to: 8 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 9 - type: integer 
	Parameter N_sums bound to: 4 - type: integer 
	Parameter N_full_pairs bound to: 4 - type: integer 
	Parameter arg_width bound to: 9 - type: integer 
	Parameter N_args bound to: 4 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 10 - type: integer 
	Parameter N_sums bound to: 2 - type: integer 
	Parameter N_full_pairs bound to: 2 - type: integer 
	Parameter arg_width bound to: 10 - type: integer 
	Parameter N_args bound to: 2 - type: integer 
	Parameter dis_valid bound to: 1 - type: integer 
	Parameter out_width bound to: 11 - type: integer 
	Parameter N_sums bound to: 1 - type: integer 
	Parameter N_full_pairs bound to: 1 - type: integer 
	Parameter PRBS_SIZE bound to: 256 - type: integer 
WARNING: [Synth 8-689] width (9) of port connection 'sum_out' does not match port width (11) of module 'piped_adder__parameterized1' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:76]
WARNING: [Synth 8-689] width (9) of port connection 'sum_out' does not match port width (11) of module 'piped_adder__parameterized2' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:88]
WARNING: [Synth 8-689] width (1) of port connection 'code' does not match port width (256) of module 'mf__parameterized0' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:156]
WARNING: [Synth 8-6014] Unused sequential element dat_I_in_reg_reg[0] was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:76]
WARNING: [Synth 8-6014] Unused sequential element dat_Q_in_reg_reg[0] was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:77]
WARNING: [Synth 8-6014] Unused sequential element code_store_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:147]
WARNING: [Synth 8-6014] Unused sequential element first_run_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:146]
WARNING: [Synth 8-3848] Net code_reverse_store in module/entity core does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:156]
	Parameter IN_WIDTH bound to: 11 - type: integer 
	Parameter OUT_WIDTH bound to: 19 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter KG_MODE bound to: 1 - type: integer 
	Parameter length bound to: 2 - type: integer 
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element nkg_cntr_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/arr_accum.sv:102]
	Parameter IN_WIDTH bound to: 19 - type: integer 
	Parameter IN_WIDTH bound to: 38 - type: integer 
	Parameter OUT_WIDTH bound to: 45 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter KG_MODE bound to: 0 - type: integer 
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter BASEADDR bound to: 62 - type: integer 
	Parameter IN_WIDTH bound to: 45 - type: integer 
	Parameter N_args bound to: 256 - type: integer 
	Parameter BASEADDR bound to: 62 - type: integer 
	Parameter ID bound to: 16'b0001011101100000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 4 - type: integer 
	Parameter SYNCI bound to: 32'b01101110011011100110111001101110 
	Parameter SYNCO bound to: 32'b01101110011011100110111001101110 
	Parameter INIT[TAU] bound to: 0 - type: integer 
	Parameter INIT[FREQ_RESERVED] bound to: 16'b0000000000000000 
	Parameter INIT[FREQ] bound to: 16'b0000000000000000 
	Parameter INIT[R_LO] bound to: 0 - type: integer 
	Parameter INIT[R_HI] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 4'b0000 
	Parameter length bound to: 3 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter length bound to: 1 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
	Parameter width bound to: 16 - type: integer 
	Parameter length bound to: 1 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
	Parameter BASEADDR bound to: 67 - type: integer 
	Parameter CORE_SIZE bound to: 256 - type: integer 
	Parameter DEPTH bound to: 524288 - type: integer 
	Parameter ADDR_WORD_BITS bound to: 9 - type: integer 
	Parameter NPULSE bound to: 4 - type: integer 
	Parameter PULSE bound to: 256'b0000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000011111 
	Parameter AWIDTH bound to: 20 - type: integer 
	Parameter BASEADDR bound to: 67 - type: integer 
	Parameter ID bound to: 16'b1111011001000110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 23 - type: integer 
	Parameter SYNCI bound to: 184'b0110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 184'b0110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[RESERVED_CORE_SIZE] bound to: 16'b0000000000000000 
	Parameter INIT[CORE_SIZE] bound to: 16'b0000000000000000 
	Parameter INIT[KG] bound to: 16'b0000000000000000 
	Parameter INIT[NKG] bound to: 16'b0000000000000000 
	Parameter INIT[N_TAU_ZONE] bound to: 16'b0000000000000000 
	Parameter INIT[N_F] bound to: 16'b0000000000000000 
	Parameter INIT[CONTROL][RESET_FSM] bound to: 1'b0 
	Parameter INIT[CONTROL][RESERVED] bound to: 23'b00000000000000000000000 
	Parameter INIT[CONTROL][RESERVED_FOR_STATE] bound to: 1'b0 
	Parameter INIT[CONTROL][STATE] bound to: 3'b000 
	Parameter INIT[CONTROL][ACQ_GLOBAL_RESETN] bound to: 1'b0 
	Parameter INIT[CONTROL][ACQ_DONE] bound to: 1'b0 
	Parameter INIT[CONTROL][ACQ_START] bound to: 1'b0 
	Parameter INIT[CONTROL][DO_INIT] bound to: 1'b0 
	Parameter INIT[BRAM_RD_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[FREQ_SHIFT_CODE_INIT] bound to: 0 - type: integer 
	Parameter INIT[FREQ_SHIFT_CODE_STEP] bound to: 0 - type: integer 
	Parameter INIT[PSP][RESERVED] bound to: 22'b0000000000000000000000 
	Parameter INIT[PSP][SINGLE_SR] bound to: 1'b0 
	Parameter INIT[PSP][GPS_L5_RESET_EN] bound to: 1'b0 
	Parameter INIT[PSP][FREQ_DIV] bound to: 8'b00000000 
	Parameter INIT[PSP][CODE_STATE1_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_STATE1] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_RESET_STATE1_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_RESET_STATE1] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_BITMASK1_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_OUT_BITMASK1_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_OUT_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_STATE2_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_STATE2] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_RESET_STATE2_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_RESET_STATE2] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_BITMASK2_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[PSP][CODE_OUT_BITMASK2_RESERVED] bound to: 18'b000000000000000000 
	Parameter INIT[PSP][CODE_OUT_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[PSP][PRN_LENGTH_RESERVED] bound to: 9'b000000000 
	Parameter INIT[PSP][PRN_LENGTH] bound to: 23'b00000000000000000000000 
	Parameter INIT[PSP][PRN_INIT_RESERVED] bound to: 9'b000000000 
	Parameter INIT[PSP][PRN_INIT] bound to: 23'b00000000000000000000000 
	Parameter INIT[PSP][OVL_RESERVED] bound to: 7'b0000000 
	Parameter INIT[PSP][OVL_LENGTH] bound to: 5'b00000 
	Parameter INIT[PSP][OVL] bound to: 20'b00000000000000000000 
	Parameter INIT[KG_CNTR] bound to: 16'b0000000000000000 
	Parameter INIT[NKG_CNTR] bound to: 16'b0000000000000000 
	Parameter INIT[NF_CNTR] bound to: 16'b0000000000000000 
	Parameter INIT[NTAU_CNTR] bound to: 16'b0000000000000000 
	Parameter INIT[TARGET][RESERVED] bound to: 2'b00 
	Parameter INIT[TARGET][STATE][9] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][8] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][7] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][6] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][5] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][4] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][3] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][2] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][1] bound to: 3'b000 
	Parameter INIT[TARGET][STATE][0] bound to: 3'b000 
	Parameter INIT[RESERVED] bound to: 31'b0000000000000000000000000000000 
	Parameter INIT[TIME_SEPARATION] bound to: 1'b0 
	Parameter NPULSE bound to: 4 - type: integer 
	Parameter PULSE bound to: 256'b0000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000000110000000000000000000000000000000100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000011111 
	Parameter RVALID_FF bound to: 23'b00000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:361]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:382]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:425]
	Parameter TYPE bound to: fal - type: string 
	Parameter FLIP_EN bound to: 0 - type: integer 
WARNING: [Synth 8-3848] Net arr_accum_interface\.end_n_tau in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:20]
WARNING: [Synth 8-3848] Net PL[TIME_SEPARATION] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][0] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][1] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][2] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][3] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][4] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][5] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][6] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][7] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][8] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][STATE][9] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[TARGET][RESERVED] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[CONTROL][RESET_FSM] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
WARNING: [Synth 8-3848] Net PL[RESERVED_CORE_SIZE] in module/entity fsm_controller does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:27]
	Parameter BASEADDR bound to: 91 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
	Parameter RAM_TYPE bound to: BLOCK - type: string 
	Parameter RAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000011000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 12'b010000000000 
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEPTH bound to: 1024 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter PS_FF bound to: y - type: string 
	Parameter PL_FF bound to: y - type: string 
	Parameter BASEADDR bound to: 91 - type: integer 
	Parameter ID bound to: 16'b1011000010111010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 12 - type: integer 
	Parameter SYNCI bound to: 96'b011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 96'b011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[DATA_COLL_NUM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_NUM_PORTS] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WIDTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_SOFT_RESETN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_BUS_CHAN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_TRIG_EN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WR_PERM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WR_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_RW_REG] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_RAM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WE_DIS] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000011000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 12'b010000000000 
	Parameter BASEADDR bound to: 104 - type: integer 
	Parameter MSUM_WIDTH bound to: 18 - type: integer 
	Parameter AWGN_RAW_WIDTH bound to: 10 - type: integer 
	Parameter AWGN_SHIFT bound to: 7 - type: integer 
	Parameter AWGN_WIDTH bound to: 17 - type: integer 
	Parameter NOISED_FULL_WIDTH bound to: 19 - type: integer 
	Parameter NBUSES bound to: 4 - type: integer 
	Parameter BASEREGFILE bound to: 105 - type: integer 
	Parameter BASE_LIMCNTR bound to: 135 - type: integer 
	Parameter BASE_NORMALIZER bound to: 137 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASEADDR bound to: 107 - type: integer 
	Parameter OUT_WIDTH bound to: 18 - type: integer 
	Parameter PRN_GEN bound to: 1 - type: integer 
	Parameter PRN_RAM bound to: 1 - type: integer 
	Parameter NBUSES bound to: 4 - type: integer 
	Parameter BASETIME bound to: 108 - type: integer 
	Parameter BASE_PRN_GEN bound to: 114 - type: integer 
	Parameter BASE_PRN_RAM bound to: 119 - type: integer 
	Parameter BASEREGFILE bound to: 121 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASEADDR bound to: 114 - type: integer 
	Parameter BASEADDR bound to: 114 - type: integer 
	Parameter ID bound to: 16'b0000000000110111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 4 - type: integer 
	Parameter SYNCI bound to: 32'b01101110011011100110111001101110 
	Parameter SYNCO bound to: 32'b01101110011011100110111001101110 
	Parameter INIT[CODE_STATES][CODE_STATE_RESERVED] bound to: 1'b0 
	Parameter INIT[CODE_STATES][LOCATA] bound to: 1'b0 
	Parameter INIT[CODE_STATES][SINGLE_SR] bound to: 1'b0 
	Parameter INIT[CODE_STATES][GPS_L5_EN] bound to: 1'b0 
	Parameter INIT[CODE_STATES][CODE_STATE2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_STATES][CODE_STATE1] bound to: 14'b00000000000000 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK_RESERVED] bound to: 2'b00 
	Parameter INIT[CODE_BITMASKS][TDMA_MODE] bound to: 2'b00 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_BITMASKS][CODE_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK_RESERVED] bound to: 2'b00 
	Parameter INIT[CODE_OUT_BITMASKS][BOC_MODE] bound to: 2'b00 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK2] bound to: 14'b00000000000000 
	Parameter INIT[CODE_OUT_BITMASKS][CODE_OUT_BITMASK1] bound to: 14'b00000000000000 
	Parameter INIT[CNTR_TIME_SLOTS_EN] bound to: 1'b0 
	Parameter INIT[CNTR_TIME_SLOTS_RESERVED] bound to: 3'b000 
	Parameter INIT[CNTR_TIME_SLOT_ACTIVE_NUM] bound to: 4'b0000 
	Parameter INIT[CNTR_RESERVED] bound to: 1'b0 
	Parameter INIT[CNTR_LENGTH] bound to: 23'b00000000000000000000000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 4'b0000 
	Parameter BASEADDR bound to: 119 - type: integer 
	Parameter RAM_SIZE bound to: 10240 - type: integer 
	Parameter ADDR_BITS bound to: 14 - type: integer 
	Parameter BASEADDR bound to: 119 - type: integer 
	Parameter ID bound to: 16'b0000100000100110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CFG][RESERVED] bound to: 9'b000000000 
	Parameter INIT[CFG][WR_DATA] bound to: 1'b0 
	Parameter INIT[CFG][TDMA_MODE] bound to: 2'b00 
	Parameter INIT[CFG][BOC_MODE] bound to: 2'b00 
	Parameter INIT[CFG][WR_ADDR] bound to: 14'b00000000000000 
	Parameter INIT[CFG][RAM_LENGTH] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter BASEADDR bound to: 107 - type: integer 
	Parameter N_BUSES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
	Parameter BASEADDR bound to: 108 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter BASEADDR bound to: 108 - type: integer 
	Parameter ID bound to: 16'b0000000001110100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 5 - type: integer 
	Parameter SYNCI bound to: 40'b0110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 40'b0110111001101110011011100110111001101110 
	Parameter INIT[PHASE] bound to: 0 - type: integer 
	Parameter INIT[CHIP_EPOCH][RESERVED] bound to: 4'b0000 
	Parameter INIT[CHIP_EPOCH][EPOCH] bound to: 10'b0000000000 
	Parameter INIT[CHIP_EPOCH][CHIP] bound to: 18'b000000000000000000 
	Parameter INIT[RESERVED_SEC] bound to: 12'b000000000000 
	Parameter INIT[SEC] bound to: 20'b00000000000000000000 
	Parameter INIT[CHIP_EPOCH_MAX][CHIP_MAX_RESERVED] bound to: 4'b0000 
	Parameter INIT[CHIP_EPOCH_MAX][EPOCH_MAX] bound to: 10'b0000000000 
	Parameter INIT[CHIP_EPOCH_MAX][CHIP_MAX] bound to: 18'b000000000000000000 
	Parameter INIT[CODE_RATE] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter RVALID_FF bound to: 5'b00000 
	Parameter BASEADDR bound to: 121 - type: integer 
	Parameter ID bound to: 16'b0110101111111000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 13 - type: integer 
	Parameter SYNCI bound to: 104'b01101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 104'b01101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[CFG][PN_MUX] bound to: 1'b0 
	Parameter INIT[CFG][RESERVED] bound to: 19'b0000000000000000000 
	Parameter INIT[CFG][CH_EN] bound to: 1'b0 
	Parameter INIT[CFG][ADIVEXP] bound to: 3'b000 
	Parameter INIT[CFG][AMULT] bound to: 8'b00000000 
	Parameter INIT[PHASE_RATE] bound to: 0 - type: integer 
	Parameter INIT[CAR_PHASE] bound to: 0 - type: integer 
	Parameter INIT[CAR_CYCLES] bound to: 0 - type: integer 
	Parameter INIT[RESERVED_EPOCH_IRQ] bound to: 22'b0000000000000000000000 
	Parameter INIT[EPOCH_IRQ] bound to: 10'b0000000000 
	Parameter INIT[DATA][DATA_0_RESERVED] bound to: 28'b0000000000000000000000000000 
	Parameter INIT[DATA][DATA_0] bound to: 100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT[DATA][DATA_1_RESERVED] bound to: 28'b0000000000000000000000000000 
	Parameter INIT[DATA][DATA_1] bound to: 100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 13'b0000000000000 
	Parameter IQ_WIDTH bound to: 10 - type: integer 
	Parameter PHASE_WIDTH bound to: 9 - type: integer 
	Parameter TABLE_NAME bound to: dds_iq_hd_ph9_iq_10.txt - type: string 
	Parameter ROM_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'dds_iq_hd_ph9_iq_10.txt' is read successfully [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv:23]
	Parameter BASEADDR bound to: 104 - type: integer 
	Parameter N_BUSES bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
	Parameter BASEADDR bound to: 105 - type: integer 
	Parameter ID bound to: 16'b1101100101011111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CFG][RESERVED] bound to: 19'b0000000000000000000 
	Parameter INIT[CFG][OUT_SHIFT] bound to: 5'b00000 
	Parameter INIT[CFG][ADIV_WIDTH] bound to: 4'b0000 
	Parameter INIT[CFG][AMULT_WIDTH] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter INIT_STATE bound to: 1'b1 
	Parameter number bound to: 0 - type: integer 
	Parameter number bound to: 0 - type: integer 
	Parameter number bound to: 1 - type: integer 
	Parameter number bound to: 2 - type: integer 
	Parameter number bound to: 3 - type: integer 
	Parameter number bound to: 1 - type: integer 
	Parameter number bound to: 4 - type: integer 
	Parameter number bound to: 5 - type: integer 
	Parameter number bound to: 6 - type: integer 
	Parameter number bound to: 7 - type: integer 
	Parameter N_args bound to: 1 - type: integer 
	Parameter arg_width bound to: 18 - type: integer 
	Parameter dis_valid bound to: 0 - type: integer 
	Parameter tree_height bound to: 0 - type: integer 
	Parameter args_in_size bound to: 18 - type: integer 
	Parameter out_width bound to: 18 - type: integer 
	Parameter BASEADDR bound to: 135 - type: integer 
	Parameter IN_WIDTH bound to: 18 - type: integer 
	Parameter OUT_WIDTH bound to: 12 - type: integer 
	Parameter PERIOD_2N bound to: 15 - type: integer 
	Parameter CUT_DIG bound to: 6 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000011111 
	Parameter BASEADDR bound to: 135 - type: integer 
	Parameter ID bound to: 16'b1111001101000000 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[CFG][RESERVED] bound to: 12'b000000000000 
	Parameter INIT[CFG][PERIOD_2N] bound to: 4'b0000 
	Parameter INIT[CFG][CNTR] bound to: 16'b0000000000000000 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000011111 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter in_width bound to: 18 - type: integer 
	Parameter out_width bound to: 12 - type: integer 
	Parameter SYMMETRICAL bound to: 0 - type: integer 
	Parameter cut_dig bound to: 6 - type: integer 
	Parameter lat_valid bound to: 1 - type: integer 
	Parameter length bound to: 1 - type: integer 
	Parameter BASEADDR bound to: 137 - type: integer 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter TWIDTH bound to: 16 - type: integer 
	Parameter WIDTH_SQ bound to: 22 - type: integer 
	Parameter NBUSES bound to: 2 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000011110 
	Parameter BASEREG bound to: 138 - type: integer 
	Parameter BASEDATCOLL bound to: 140 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASEADDR bound to: 137 - type: integer 
	Parameter N_BUSES bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter MASTERFF bound to: n - type: string 
	Parameter TIMEOUT bound to: 15 - type: integer 
	Parameter TOP_LEVEL bound to: 0 - type: integer 
	Parameter HUB_OUTS_ID_OFFSET bound to: 0 - type: integer 
	Parameter HUB_ID bound to: 16'b0100011011100100 
	Parameter BASEADDR bound to: 138 - type: integer 
	Parameter ID bound to: 16'b0101000100101101 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[WR] bound to: 1'b0 
	Parameter INIT[CLR] bound to: 1'b0 
	Parameter INIT[SHIFT] bound to: 5'b00000 
	Parameter INIT[BYPASS] bound to: 1'b0 
	Parameter INIT[DATA] bound to: 24'b000000000000000000000000 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000011110 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter width bound to: 24 - type: integer 
	Parameter length bound to: 3 - type: integer 
	Parameter INIT_STATE bound to: 1'b0 
	Parameter BASEADDR bound to: 140 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter DATA_DEPTH bound to: 100 - type: integer 
	Parameter RAM_TYPE bound to: BLOCK - type: string 
	Parameter RAM_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000011000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 12'b010000000000 
	Parameter OUT_REG bound to: EN - type: string 
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter BASEADDR bound to: 140 - type: integer 
	Parameter ID bound to: 16'b1011000010111010 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 12 - type: integer 
	Parameter SYNCI bound to: 96'b011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 96'b011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[DATA_COLL_NUM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_NUM_PORTS] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WIDTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_SOFT_RESETN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_BUS_CHAN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_TRIG_EN] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WR_PERM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WR_DEPTH] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_RW_REG] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_RAM] bound to: 0 - type: integer 
	Parameter INIT[DATA_COLL_WE_DIS] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000011000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 12'b010000000000 
	Parameter BASEADDR bound to: 153 - type: integer 
	Parameter k bound to: 7 - type: integer 
	Parameter Nvert bound to: 64 - type: integer 
	Parameter G1 bound to: 9'b001011011 
	Parameter G2 bound to: 9'b001111001 
	Parameter G1_r bound to: 109 - type: integer 
	Parameter G2_r bound to: 79 - type: integer 
	Parameter H_SIZE bound to: 8 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ENC_WORD_SIZE bound to: 5 - type: integer 
	Parameter ENC_PAIR_SIZE bound to: 4 - type: integer 
	Parameter PAIR_SIZE bound to: 16 - type: integer 
	Parameter RAM_SIZE bound to: 32768 - type: integer 
	Parameter ADDR_SIZE bound to: 15 - type: integer 
	Parameter BASEADDR bound to: 153 - type: integer 
	Parameter ID bound to: 16'b1110101001101100 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 49 - type: integer 
	Parameter SYNCI bound to: 392'b01101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter SYNCO bound to: 392'b01101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110011011100110111001101110 
	Parameter INIT[CFG][RESERVED] bound to: 14'b00000000000000 
	Parameter INIT[CFG][BIT2_USE] bound to: 4'b0000 
	Parameter INIT[CFG][MODE] bound to: 2'b00 
	Parameter INIT[CFG][DAT_BUF] bound to: 5'b00000 
	Parameter INIT[CFG][DAT_REGS] bound to: 5'b00000 
	Parameter INIT[CFG][DONE] bound to: 1'b0 
	Parameter INIT[CFG][START] bound to: 1'b0 
	Parameter INIT[ENC_DATA][0][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][0][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][1][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][2][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][3][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][4][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][5][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][6][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][7][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][8][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][9][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][10][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][11][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][12][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][13][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][14][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][15][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][16][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][17][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][18][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][19][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][20][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][21][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][22][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][23][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][24][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][25][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][26][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][27][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][28][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][29][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][30][0] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][15] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][14] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][13] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][12] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][11] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][10] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][9] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][8] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][7] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][6] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][5] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][4] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][3] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][2] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][1] bound to: 2'b00 
	Parameter INIT[ENC_DATA][31][0] bound to: 2'b00 
	Parameter INIT[DEC_DATA][0] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][1] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][2] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][3] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][4] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][5] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][6] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][7] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][8] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][9] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][10] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][11] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][12] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][13] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][14] bound to: 0 - type: integer 
	Parameter INIT[DEC_DATA][15] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 1 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 49'b0000000000000000000000000000000000000000000000000 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 32768 - type: integer 
	Parameter AWIDTH bound to: 15 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element state_hi_half_d_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/vitdec.sv:232]
	Parameter BASEADDR bound to: 203 - type: integer 
	Parameter CHANNELS bound to: 10 - type: integer 
	Parameter FREQ_REF_HZ bound to: 50000000 - type: integer 
	Parameter MAX_FREQ bound to: 200000000 - type: integer 
	Parameter PERIOD_MS bound to: 10 - type: integer 
	Parameter FREQ_ID bound to: 80'b10100000111110100000111000001111000010100000000100000010000000000000000000000000 
	Parameter PULSE_MODE bound to: 10'b0001100000 
	Parameter PERIOD_MEAS_ND bound to: 500001 - type: integer 
	Parameter PERIOD_MEAS bound to: 16'b0000000000010011 
	Parameter DATA_WIDTH bound to: 16'b0000000000010111 
	Parameter TYPE bound to: ris - type: string 
	Parameter FLIP_EN bound to: 1 - type: integer 
	Parameter BASEADDR bound to: 217 - type: integer 
	Parameter FREQ bound to: 100000000.000000 - type: float 
	Parameter FPS bound to: 300 - type: integer 
	Parameter PER bound to: 333333.333333 - type: float 
	Parameter L_elem bound to: 20833 - type: integer 
	Parameter L_WIDTH bound to: 15 - type: integer 
	Parameter BASEADDR bound to: 217 - type: integer 
	Parameter ID bound to: 16'b1000101111111111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[RGB][WIDTH_RGB] bound to: 4'b0000 
	Parameter INIT[RGB][RESERVED] bound to: 16'b0000000000000000 
	Parameter INIT[RGB][B] bound to: 4'b0000 
	Parameter INIT[RGB][G] bound to: 4'b0000 
	Parameter INIT[RGB][R] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter BASEADDR bound to: 219 - type: integer 
	Parameter FREQ bound to: 100000000.000000 - type: float 
	Parameter FPS bound to: 300 - type: integer 
	Parameter PER bound to: 333333.333333 - type: float 
	Parameter L_elem bound to: 20833 - type: integer 
	Parameter L_WIDTH bound to: 15 - type: integer 
	Parameter BASEADDR bound to: 219 - type: integer 
	Parameter ID bound to: 16'b1000101111111111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[RGB][WIDTH_RGB] bound to: 4'b0000 
	Parameter INIT[RGB][RESERVED] bound to: 16'b0000000000000000 
	Parameter INIT[RGB][B] bound to: 4'b0000 
	Parameter INIT[RGB][G] bound to: 4'b0000 
	Parameter INIT[RGB][R] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter BASEADDR bound to: 221 - type: integer 
	Parameter FREQ bound to: 100000000.000000 - type: float 
	Parameter FPS bound to: 300 - type: integer 
	Parameter PER bound to: 333333.333333 - type: float 
	Parameter L_elem bound to: 20833 - type: integer 
	Parameter L_WIDTH bound to: 15 - type: integer 
	Parameter BASEADDR bound to: 221 - type: integer 
	Parameter ID bound to: 16'b1000101111111111 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 1 - type: integer 
	Parameter SYNCI bound to: 8'b01101110 
	Parameter SYNCO bound to: 8'b01101110 
	Parameter INIT[RGB][WIDTH_RGB] bound to: 4'b0000 
	Parameter INIT[RGB][RESERVED] bound to: 16'b0000000000000000 
	Parameter INIT[RGB][B] bound to: 4'b0000 
	Parameter INIT[RGB][G] bound to: 4'b0000 
	Parameter INIT[RGB][R] bound to: 4'b0000 
	Parameter NPULSE bound to: 0 - type: integer 
	Parameter PULSE bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter RVALID_FF bound to: 1'b0 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
	Parameter SLEW bound to: FAST - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter BUFR_DIVIDE bound to: BYPASS - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter BASEADDR bound to: 223 - type: integer 
	Parameter AXI_WIDTH bound to: 32 - type: integer 
	Parameter STREAM_READ_MODE bound to: 0 - type: integer 
	Parameter FIFO bound to: 1 - type: integer 
	Parameter MAX_AXLEN bound to: 15 - type: integer 
	Parameter AXI_AXSIZE bound to: 2 - type: integer 
	Parameter BURST_ADDR_SIZE bound to: 4 - type: integer 
	Parameter FIFO_DWIDTH bound to: 4 - type: integer 
	Parameter ADDR_4B8B_AWIDTH bound to: 16 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000011110 
	Parameter BASEADDR bound to: 223 - type: integer 
	Parameter ID bound to: 16'b0000101111010001 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter OUTFF bound to: n - type: string 
	Parameter NREGS bound to: 4 - type: integer 
	Parameter SYNCI bound to: 32'b01101110011011100110111001101110 
	Parameter SYNCO bound to: 32'b01101110011011100110111001101110 
	Parameter INIT[CFG][START] bound to: 1'b0 
	Parameter INIT[CFG][RESET] bound to: 1'b0 
	Parameter INIT[CFG][IRQ_EN] bound to: 1'b0 
	Parameter INIT[CFG][RESERVED] bound to: 13'b0000000000000 
	Parameter INIT[CFG][RD_SIZE] bound to: 16'b0000000000000000 
	Parameter INIT[ADDR_RD] bound to: 0 - type: integer 
	Parameter INIT[ADDR_WR] bound to: 0 - type: integer 
	Parameter INIT[TIMER] bound to: 0 - type: integer 
	Parameter NPULSE bound to: 2 - type: integer 
	Parameter PULSE bound to: 128'b00000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000000000000000000000000000011110 
	Parameter RVALID_FF bound to: 4'b0000 
WARNING: [Synth 8-3848] Net axi_uart_irq in module/entity cometicus does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:266]
WARNING: [Synth 8-3848] Net AD_rx_clk in module/entity cometicus does not have driver. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:234]
WARNING: [Synth 8-3917] design cometicus has port MEMS_SYNC driven by constant 0
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[5]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[4]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[3]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[2]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[1]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bid[0]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bresp[1]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.bresp[0]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[5]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[4]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[3]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[2]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[1]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rid[0]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rlast
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rresp[1]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3\.rresp[0]
WARNING: [Synth 8-3331] design dma has unconnected port s_axi3_aclk
WARNING: [Synth 8-3331] design regs_file__parameterized26 has unconnected port clk
WARNING: [Synth 8-3331] design regs_file__parameterized25 has unconnected port clk
WARNING: [Synth 8-3331] design regs_file__parameterized24 has unconnected port clk
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[31]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[30]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[29]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[28]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[27]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[26]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[25]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[24]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[23]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[22]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[21]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[20]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[19]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[18]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[17]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[16]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[15]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[14]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[13]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[12]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[11]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[10]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[9]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[8]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[7]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[6]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[5]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[4]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[3]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[2]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[1]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wdata[0]
WARNING: [Synth 8-3331] design freq_counter has unconnected port bus\.wr
WARNING: [Synth 8-3331] design regs_file__parameterized2 has unconnected port clk
WARNING: [Synth 8-3331] design regs_file__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design regs_file has unconnected port clk
WARNING: [Synth 8-3331] design corr_ch has unconnected port adc\.valid
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][127]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][126]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][125]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][124]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][123]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][122]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][121]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][120]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][119]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][118]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][117]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][116]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][115]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][114]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][113]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][112]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][111]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][110]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][109]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][108]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][107]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][106]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][105]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][104]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][103]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][102]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][101]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_0_RESERVED][100]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][127]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][126]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][125]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][124]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][123]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][122]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][121]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][120]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][119]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][118]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][117]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][116]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][115]
WARNING: [Synth 8-3331] design wiper has unconnected port data[DATA_1_RESERVED][114]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 770.957 ; gain = 417.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin regs_file_bram_controller_inst:in[CONTROL][FIFO_WR_EN][26] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:94]
WARNING: [Synth 8-3295] tying undriven pin regs_file_bram_controller_inst:in[CONTROL][FIFO_WR][25] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/bram_controller.sv:94]
WARNING: [Synth 8-3295] tying undriven pin MFcode:code[0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/core.sv:153]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][31] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][30] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][29] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][28] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][27] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][26] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][25] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][24] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][23] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][22] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][21] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][20] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][19] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][18] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][17] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[RESERVED_CORE_SIZE][16] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[CONTROL][RESET_FSM][31] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][RESERVED][31] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][RESERVED][30] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][9][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][9][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][9][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][8][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][8][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][8][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][7][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][7][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][7][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][6][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][6][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][6][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][5][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][5][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][5][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][4][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][4][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][4][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][3][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][3][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][3][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][2][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][2][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][2][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][1][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][1][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][1][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][0][2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][0][1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TARGET][STATE][0][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin regs_file_fsm_controller_inst:in[TIME_SEPARATION][0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:45]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[29] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[28] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[27] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[26] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[25] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[24] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[23] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[22] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[21] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[18] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[17] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[16] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[15] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[13] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[12] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[11] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[9] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[8] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[7] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[6] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[5] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[4] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[3] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:gpio_i[0] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:irq[4] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:irq[3] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:irq[2] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin cpu_top_inst:irq[1] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:271]
WARNING: [Synth 8-3295] tying undriven pin FREQ_COUNTER:in_clk[9] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:553]
WARNING: [Synth 8-3295] tying undriven pin FREQ_COUNTER:in_clk[7] to constant 0 [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:553]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 770.957 ; gain = 417.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 770.957 ; gain = 417.211
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 61 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z045fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ip/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0_in_context.xdc] for cell 'cpu_top_inst/zynq_inst/processing_system7_0_0'
Finished Parsing XDC File [c:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/clonicus/zynq/ip/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0/zynq_processing_system7_0_0_0_in_context.xdc] for cell 'cpu_top_inst/zynq_inst/processing_system7_0_0'
Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.353 . Memory (MB): peak = 1228.840 ; gain = 1.379
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1228.840 ; gain = 875.094
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1228.840 ; gain = 875.094
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element Qpow_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:94]
WARNING: [Synth 8-6014] Unused sequential element Qpow_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/mf.sv:94]
INFO: [Synth 8-5546] ROM "zero_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'tau_max_reg[31:0]' into 'PL_reg[TAU][31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/max_args.sv:212]
WARNING: [Synth 8-6014] Unused sequential element tau_max_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/max_args.sv:212]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/fsm_controller.sv:328]
INFO: [Synth 8-5544] ROM "psp_gen_interface\.freq_div" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_psp_cntr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "cntr_ovfl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'I2_sign_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:111]
WARNING: [Synth 8-3936] Found unconnected internal register 'Q2_sign_reg' and it is trimmed from '23' to '22' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:112]
WARNING: [Synth 8-6014] Unused sequential element I2Q2_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:122]
WARNING: [Synth 8-6014] Unused sequential element K_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:131]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:147]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:148]
WARNING: [Synth 8-6014] Unused sequential element rom_reg_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/dds_iq_hd.sv:34]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/imitator/verilog/imitator_channel.sv:182]
WARNING: [Synth 8-6014] Unused sequential element AMULT_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/imitator/verilog/imitator_channel.sv:238]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/imitator/verilog/imitator_channel.sv:232]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/imitator/verilog/imitator_channel.sv:233]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_state_reg' in module 'vitdec'
INFO: [Synth 8-5546] ROM "H_reg[63][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[62][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[61][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[60][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[59][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[58][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[57][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[56][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[55][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[54][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[53][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[52][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[51][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[50][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[49][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[48][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[47][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[46][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[45][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[44][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[43][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[42][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[41][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[40][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[39][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[38][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[37][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[36][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[35][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[34][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[33][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[32][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[31][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[30][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[29][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[28][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[27][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[26][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[25][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[24][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[23][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[22][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[21][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[20][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[19][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[18][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[17][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[16][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[15][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[14][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[13][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[12][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[11][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[10][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[9][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[8][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[7][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[6][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[5][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[4][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[3][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[2][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[1][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "H_reg[0][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PL_reg[DEC_DATA][15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/ch_mul_rom.sv:9]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/corr_ch.sv:204]
WARNING: [Synth 8-3936] Found unconnected internal register 'INPUT_Q_reg[0]' and it is trimmed from '5' to '4' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/corr_ch.sv:240]
WARNING: [Synth 8-3936] Found unconnected internal register 'INPUT_I_reg[0]' and it is trimmed from '5' to '4' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/correlator_new/verilog/corr_ch.sv:239]
INFO: [Synth 8-5544] ROM "INPUT_I_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "I" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/dma.sv:126]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/dma.sv:305]
INFO: [Synth 8-5544] ROM "mmcm_reset" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-6430] The Block RAM RAM_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               FSM_RESET |                     000000010000 |                             0000
               FSM_READY |                     000001000000 |                             0001
                FSM_VIRT |                     000000001000 |                             0010
              FSM_H_MIRR |                     000000000001 |                             0011
             FSM_H_L_MIN |                     000000000010 |                             0101
           FSM_H_END_MIN |                     100000000000 |                             0110
        FSM_RST_WRD_CNTR |                     001000000000 |                             0111
              FSM_RD_WAY |                     000100000000 |                             1000
            FSM_DATA_DEC |                     010000000000 |                             1001
         FSM_NXT_DAT_DEC |                     000010000000 |                             1010
                FSM_DONE |                     000000100000 |                             1011
         FSM_NXT_DAT_ENC |                     000000000100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_state_reg' using encoding 'one-hot' in module 'vitdec'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 1228.840 ; gain = 875.094
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p' (ed_det__parameterized0) to 'FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.ed_det_start_syn_p'
RAM Pipeline Warning: Read Address Register Found For RAM RAM_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+-------------------+------------+----------+
|      |RTL Partition      |Replication |Instances |
+------+-------------------+------------+----------+
|1     |deserLTC217x__GC0  |           1|        92|
|2     |core__GB0          |           1|     23707|
|3     |mf__parameterized0 |           1|     19619|
|4     |acq_IP__GC0        |           1|     36743|
|5     |trcv__GC0          |           1|     34094|
|6     |cometicus__GC0     |           1|      6359|
+------+-------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 27    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 29    
	   2 Input      9 Bit       Adders := 26    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 60    
	   3 Input      8 Bit       Adders := 8     
	   2 Input      7 Bit       Adders := 100   
	   2 Input      6 Bit       Adders := 201   
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 398   
	   2 Input      4 Bit       Adders := 792   
	   2 Input      3 Bit       Adders := 1537  
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               14 Bit    Wide XORs := 12    
	                7 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              256 Bit    Registers := 2     
	              100 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               45 Bit    Registers := 6     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               32 Bit    Registers := 231   
	               31 Bit    Registers := 2     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 3     
	               23 Bit    Registers := 14    
	               20 Bit    Registers := 10    
	               19 Bit    Registers := 9     
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 19    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 20    
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 17    
	               11 Bit    Registers := 8     
	               10 Bit    Registers := 40    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 767   
	                7 Bit    Registers := 102   
	                6 Bit    Registers := 197   
	                5 Bit    Registers := 395   
	                4 Bit    Registers := 805   
	                3 Bit    Registers := 2060  
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 541   
+---RAMs : 
	            2048K Bit         RAMs := 1     
	            1024K Bit         RAMs := 1     
	              32K Bit         RAMs := 2     
	              11K Bit         RAMs := 1     
	              10K Bit         RAMs := 3     
	               4K Bit         RAMs := 2     
	               1K Bit         RAMs := 4     
	              512 Bit         RAMs := 2     
	               32 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input    768 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input    100 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 19    
	   3 Input     32 Bit        Muxes := 1     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 5     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 5     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 6     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 10    
	   4 Input     14 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 9     
	   4 Input     12 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   2 Input      9 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      5 Bit        Muxes := 16    
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   4 Input      3 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 1538  
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 193   
	   3 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 6     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module cometicus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module deserLTC217x 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 128   
+---Registers : 
	                4 Bit    Registers := 128   
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 64    
+---Registers : 
	                5 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 32    
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 16    
+---Registers : 
	                7 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 128   
+---Registers : 
	                4 Bit    Registers := 128   
Module piped_adder_stage__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 64    
+---Registers : 
	                5 Bit    Registers := 64    
Module piped_adder_stage__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 32    
+---Registers : 
	                6 Bit    Registers := 32    
Module piped_adder_stage__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 16    
+---Registers : 
	                7 Bit    Registers := 16    
Module piped_adder_stage__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 8     
Module piped_adder_stage__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
Module piped_adder_stage__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
Module piped_adder_stage__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module mf__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 512   
+---Registers : 
	               19 Bit    Registers := 1     
	                3 Bit    Registers := 512   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 512   
Module piped_adder_stage__parameterized13__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 128   
+---Registers : 
	                4 Bit    Registers := 128   
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized14__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 64    
+---Registers : 
	                5 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized15__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 32    
+---Registers : 
	                6 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized16__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 16    
+---Registers : 
	                7 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized17__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized19__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized20__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized21__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 128   
+---Registers : 
	                4 Bit    Registers := 128   
Module piped_adder_stage__parameterized22__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 64    
+---Registers : 
	                5 Bit    Registers := 64    
Module piped_adder_stage__parameterized23__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 32    
+---Registers : 
	                6 Bit    Registers := 32    
Module piped_adder_stage__parameterized24__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 16    
+---Registers : 
	                7 Bit    Registers := 16    
Module piped_adder_stage__parameterized25__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 8     
Module piped_adder_stage__parameterized26__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 4     
Module piped_adder_stage__parameterized27__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
Module piped_adder_stage__parameterized28__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 512   
+---Registers : 
	              256 Bit    Registers := 2     
	                3 Bit    Registers := 1022  
+---Muxes : 
	   2 Input    768 Bit        Muxes := 2     
	   2 Input    256 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 512   
	   2 Input      1 Bit        Muxes := 2     
Module reset_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module connectbus__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 33    
Module regs_file__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regs_file__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module regs_file__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DDS_sin_cos 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module regs_file__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module DDS_bin 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ed_det__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sig_mag_v3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module conv_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module prestore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module level_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module bram_block_v2__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---RAMs : 
	            2048K Bit         RAMs := 1     
Module piped_adder_stage__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 32    
+---Registers : 
	                5 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
+---Registers : 
	                6 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized3__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized4__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized5__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized6__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 64    
Module piped_adder_stage__parameterized7__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 32    
+---Registers : 
	                5 Bit    Registers := 32    
Module piped_adder_stage__parameterized8__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
+---Registers : 
	                6 Bit    Registers := 16    
Module piped_adder_stage__parameterized9__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 8     
Module piped_adder_stage__parameterized10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
Module piped_adder_stage__parameterized11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module piped_adder_stage__parameterized12__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module mf__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 256   
+---Registers : 
	               19 Bit    Registers := 1     
	                3 Bit    Registers := 256   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 256   
Module piped_adder_stage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 32    
+---Registers : 
	                5 Bit    Registers := 32    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
+---Registers : 
	                6 Bit    Registers := 16    
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 8     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module piped_adder_stage__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 64    
+---Registers : 
	                4 Bit    Registers := 64    
Module piped_adder_stage__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 32    
+---Registers : 
	                5 Bit    Registers := 32    
Module piped_adder_stage__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 16    
+---Registers : 
	                6 Bit    Registers := 16    
Module piped_adder_stage__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 8     
+---Registers : 
	                7 Bit    Registers := 8     
Module piped_adder_stage__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 4     
Module piped_adder_stage__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 2     
Module piped_adder_stage__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
Module mf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 256   
+---Registers : 
	               19 Bit    Registers := 1     
	                3 Bit    Registers := 256   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 256   
Module bram_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module DDS_sin_cos__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module freq_shift 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module facq_prn_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
+---XORs : 
	               14 Bit    Wide XORs := 4     
+---Registers : 
	               23 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module regs_file__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module bram_block_v2__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module facq_prn_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module latency__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module bram_block_v2__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module arr_accum__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module latency 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module bram_block_v2__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module arr_accum 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module latency__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module quad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     38 Bit       Adders := 1     
+---Registers : 
	               38 Bit    Registers := 1     
	               37 Bit    Registers := 2     
Module latency__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module latency__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module bram_block_v2__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
+---RAMs : 
	              11K Bit         RAMs := 1     
Module arr_accum__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               45 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     38 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module regs_file__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module latency__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module conv_reg__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module conv_reg__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module max_args 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 4     
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module level_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 23    
	                1 Bit    Registers := 4     
Module level_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 10    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     23 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 2     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 1     
Module pipe_line_bus__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module level_sync__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module bram_block_v2__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module data_collector 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module acq_IP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ed_det__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module connectbus__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 35    
Module level_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module level_sync__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module irq_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module level_sync__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 10    
	                1 Bit    Registers := 3     
Module level_sync__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
Module time_scale_com 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 4     
	               18 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module regs_file__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module level_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module randn_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
Module randn_u__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn_u__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 56    
Module randn__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
Module level_sync__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module lim_cntr 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module latency__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lim_qnt__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module latency__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lim_qnt 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module level_sync__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module conv_reg__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
Module pipe_line_bus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module level_sync__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module bram_block_v2__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module bram_block_v2__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module bram_block_v2__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module bram_block_v2__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module data_collector__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
Module normalizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module regs_file__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module prn_gen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	               14 Bit    Wide XORs := 4     
+---Registers : 
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module regs_file__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module bram_block_v2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module prn_ram__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module level_sync__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
Module time_scale_ch__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regs_file__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 13    
Module dds_iq_hd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               20 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module wiper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	              100 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module imitator_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     18 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module imitator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	               11 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module level_sync__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 49    
	                1 Bit    Registers := 1     
Module ram_block_sp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module vitdec 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                7 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               32 Bit    Registers := 17    
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 258   
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	  12 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 89    
	  12 Input      1 Bit        Muxes := 1     
Module regs_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
Module prn_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	               14 Bit    Wide XORs := 4     
+---Registers : 
	               14 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module regs_file__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module bram_block_v2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
Module prn_ram 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module level_sync__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 2     
Module time_scale_ch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               20 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module regs_file__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
Module ch_mul_rom 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module corr_ch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               61 Bit    Registers := 2     
	               32 Bit    Registers := 7     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
Module trcv 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi3_to_inter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              512 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module connectbus 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 35    
Module level_sync__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_sync__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module reset_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module freq_counter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 10    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   5 Input     26 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 3     
Module regs_file__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rgb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module regs_file__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rgb__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module regs_file__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module rgb__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module level_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ed_det__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module level_sync__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module signal_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module regs_file__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module level_sync__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ed_det 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
WARNING: [Synth 8-6014] Unused sequential element ed_det_finish_stop_inst/lat_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
WARNING: [Synth 8-6014] Unused sequential element ed_det_finish_stop_inst/lat_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
WARNING: [Synth 8-6014] Unused sequential element ed_det_finish_stop_inst/lat_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
WARNING: [Synth 8-6014] Unused sequential element ed_det_finish_stop_inst/lat_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
WARNING: [Synth 8-6014] Unused sequential element ed_det_finish_stop_inst/lat_reg was removed.  [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-4471] merging register 'ed_det_finish_stop_inst/lat_reg' into 'ed_det_finish_start_inst/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/sync/verilog/ed_det.sv:26]
INFO: [Synth 8-5546] ROM "zero_mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "zero_mem" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator Q_sq0 is absorbed into DSP p_1_out.
DSP Report: operator Q_sq0 is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_1_out, operation Mode is: (C or 0)+A*B.
DSP Report: operator I_sq0 is absorbed into DSP p_1_out.
DSP Report: operator I_sq0 is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'PL_reg[R_LO][31:0]' into 'amp_max_reg[31:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/max_args.sv:56]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[2].reg_wdata_reg[2]' and it is trimmed from '32' to '18' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '3' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '18' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[9].reg_wdata_reg[9]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[3].reg_wdata_reg[3]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[2].reg_wdata_reg[2]' and it is trimmed from '32' to '20' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
INFO: [Synth 8-5546] ROM "cntr_ovfl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Q_pipe_reg[11:0]' into 'Q_pipe_reg[11:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:104]
INFO: [Synth 8-4471] merging register 'I_pipe_reg[11:0]' into 'I_pipe_reg[11:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:103]
INFO: [Synth 8-4471] merging register 'Q_pipe_reg[11:0]' into 'Q_pipe_reg[11:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:104]
INFO: [Synth 8-4471] merging register 'I_pipe_reg[11:0]' into 'I_pipe_reg[11:0]' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/normalizer.sv:103]
WARNING: [Synth 8-3936] Found unconnected internal register 'regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'DATA_COLLECTOR/RF/WR_GEN[5].reg_wdata_reg[5]' and it is trimmed from '32' to '2' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
DSP Report: Generating DSP Q2_sign_reg, operation Mode is: (A2*B2)'.
DSP Report: register Q_pipe_reg is absorbed into DSP Q2_sign_reg.
DSP Report: register Q_pipe_reg is absorbed into DSP Q2_sign_reg.
DSP Report: register Q2_sign_reg is absorbed into DSP Q2_sign_reg.
DSP Report: operator Q2_sign0 is absorbed into DSP Q2_sign_reg.
DSP Report: Generating DSP I2_sign_reg, operation Mode is: (A2*B2)'.
DSP Report: register I_pipe_reg is absorbed into DSP I2_sign_reg.
DSP Report: register I_pipe_reg is absorbed into DSP I2_sign_reg.
DSP Report: register I2_sign_reg is absorbed into DSP I2_sign_reg.
DSP Report: operator I2_sign0 is absorbed into DSP I2_sign_reg.
DSP Report: Generating DSP In_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP In_reg.
DSP Report: register B is absorbed into DSP In_reg.
DSP Report: register A is absorbed into DSP In_reg.
DSP Report: register In_reg is absorbed into DSP In_reg.
DSP Report: operator In0 is absorbed into DSP In_reg.
DSP Report: Generating DSP Qn_reg, operation Mode is: (A2*B'')'.
DSP Report: register IQ_pipe_K/reg_mem_gen[1].reg_mem_reg[1] is absorbed into DSP Qn_reg.
DSP Report: register IQ_pipe_K/reg_mem_gen[2].reg_mem_reg[2] is absorbed into DSP Qn_reg.
DSP Report: register A is absorbed into DSP Qn_reg.
DSP Report: register Qn_reg is absorbed into DSP Qn_reg.
DSP Report: operator Qn0 is absorbed into DSP Qn_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[2].reg_wdata_reg[2]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '23' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[3].reg_wdata_reg[3]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[2].reg_wdata_reg[2]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '23' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[3].reg_wdata_reg[3]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[1].reg_wdata_reg[1]' and it is trimmed from '32' to '28' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
INFO: [Synth 8-4471] merging register 'ref_cntr_MSB_cdc_reg' into 'FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg' [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/dsp/verilog_sv/freq_counter.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '12' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '12' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '12' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3936] Found unconnected internal register 'RF/WR_GEN[0].reg_wdata_reg[0]' and it is trimmed from '32' to '30' bits. [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/interfaces/regs_file.sv:80]
WARNING: [Synth 8-3917] design cometicus has port MEMS_SYNC driven by constant 0
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM RAM_GEN[0].bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DATA_COLLECTOR/RAM_GEN[0].bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DATA_COLLECTOR/RAM_GEN[1].bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DATA_COLLECTOR/RAM_GEN[2].bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM DATA_COLLECTOR/RAM_GEN[3].bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-6430] The Block RAM RAM_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-4652] Swapped enable and write-enable on 16 RAM instances of RAM RAM_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM PRN_RAM_CH/bram_block_v2_inst/ram_reg to conserve power
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM RAM_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[255][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[254][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[253][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[127].sum_reg_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[127].sum_reg_reg[127][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[252][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[251][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[251][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[127].sum_reg_reg[127][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[126].sum_reg_reg[126][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[126].sum_reg_reg[126][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[127].sum_reg_reg[127][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[126].sum_reg_reg[126][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[126].sum_reg_reg[126][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[250][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[63].sum_reg_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[63].sum_reg_reg[63][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[249][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[249][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[126].sum_reg_reg[126][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[125].sum_reg_reg[125][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[125].sum_reg_reg[125][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[126].sum_reg_reg[126][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[125].sum_reg_reg[125][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[125].sum_reg_reg[125][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[248][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[247][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[247][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[125].sum_reg_reg[125][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[124].sum_reg_reg[124][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[124].sum_reg_reg[124][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[125].sum_reg_reg[125][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[124].sum_reg_reg[124][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[124].sum_reg_reg[124][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[246][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[246][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[63].sum_reg_reg[63][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[62].sum_reg_reg[62][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[62].sum_reg_reg[62][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[63].sum_reg_reg[63][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[62].sum_reg_reg[62][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[62].sum_reg_reg[62][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[245][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[245][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[124].sum_reg_reg[124][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[123].sum_reg_reg[123][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[123].sum_reg_reg[123][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[124].sum_reg_reg[124][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[123].sum_reg_reg[123][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[123].sum_reg_reg[123][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[31].sum_reg_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[31].sum_reg_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[244][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[243][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[243][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[123].sum_reg_reg[123][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[122].sum_reg_reg[122][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[122].sum_reg_reg[122][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[123].sum_reg_reg[123][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[122].sum_reg_reg[122][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[122].sum_reg_reg[122][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[242][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[242][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[62].sum_reg_reg[62][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[61].sum_reg_reg[61][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[61].sum_reg_reg[61][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[62].sum_reg_reg[62][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[61].sum_reg_reg[61][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[61].sum_reg_reg[61][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[241][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[241][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[122].sum_reg_reg[122][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[121].sum_reg_reg[121][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[121].sum_reg_reg[121][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[122].sum_reg_reg[122][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[121].sum_reg_reg[121][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[121].sum_reg_reg[121][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[240][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[240][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[121].sum_reg_reg[121][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[120].sum_reg_reg[120][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[120].sum_reg_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[239][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[121].sum_reg_reg[121][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[120].sum_reg_reg[120][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[120].sum_reg_reg[120][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[239][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[238][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[238][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[61].sum_reg_reg[61][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[60].sum_reg_reg[60][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[60].sum_reg_reg[60][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[61].sum_reg_reg[61][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[60].sum_reg_reg[60][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[60].sum_reg_reg[60][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[237][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[237][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[120].sum_reg_reg[120][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[119].sum_reg_reg[119][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[119].sum_reg_reg[119][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[120].sum_reg_reg[120][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[119].sum_reg_reg[119][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[119].sum_reg_reg[119][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[31].sum_reg_reg[31][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[30].sum_reg_reg[30][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[30].sum_reg_reg[30][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[31].sum_reg_reg[31][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[30].sum_reg_reg[30][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[30].sum_reg_reg[30][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[236][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[235][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[235][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[119].sum_reg_reg[119][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[118].sum_reg_reg[118][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[118].sum_reg_reg[118][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[119].sum_reg_reg[119][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[118].sum_reg_reg[118][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[118].sum_reg_reg[118][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[234][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[234][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[60].sum_reg_reg[60][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[59].sum_reg_reg[59][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[59].sum_reg_reg[59][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[60].sum_reg_reg[60][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[59].sum_reg_reg[59][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[59].sum_reg_reg[59][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[233][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[233][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[118].sum_reg_reg[118][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[117].sum_reg_reg[117][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[117].sum_reg_reg[117][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[118].sum_reg_reg[118][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[117].sum_reg_reg[117][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[117].sum_reg_reg[117][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[232][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[231][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[231][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[117].sum_reg_reg[117][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[116].sum_reg_reg[116][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[116].sum_reg_reg[116][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[117].sum_reg_reg[117][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[116].sum_reg_reg[116][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[116].sum_reg_reg[116][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[230][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[230][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[59].sum_reg_reg[59][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[58].sum_reg_reg[58][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[58].sum_reg_reg[58][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[59].sum_reg_reg[59][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[58].sum_reg_reg[58][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[1].ADDER_STAGE /\loop_sum_reg[58].sum_reg_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[229][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[229][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[116].sum_reg_reg[116][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[115].sum_reg_reg[115][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[115].sum_reg_reg[115][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[116].sum_reg_reg[116][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[115].sum_reg_reg[115][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[0].ADDER_STAGE /\loop_sum_reg[115].sum_reg_reg[115][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[30].sum_reg_reg[30][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[29].sum_reg_reg[29][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_I_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[29].sum_reg_reg[29][0] )
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[30].sum_reg_reg[30][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[29].sum_reg_reg[29][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /SUM_Q_INST/\adder_stage[2].ADDER_STAGE /\loop_sum_reg[29].sum_reg_reg[29][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_I_reg[228][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\TRCV/ACQ_IP/core_inst/MFcode /\dat_Q_reg[228][0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[115].sum_reg_reg[115][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[114].sum_reg_reg[114][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[115].sum_reg_reg[115][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[114].sum_reg_reg[114][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[58].sum_reg_reg[58][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[57].sum_reg_reg[57][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[58].sum_reg_reg[58][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[57].sum_reg_reg[57][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[114].sum_reg_reg[114][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[113].sum_reg_reg[113][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[114].sum_reg_reg[114][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[113].sum_reg_reg[113][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[113].sum_reg_reg[113][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[112].sum_reg_reg[112][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[113].sum_reg_reg[113][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[112].sum_reg_reg[112][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[57].sum_reg_reg[57][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[56].sum_reg_reg[56][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[57].sum_reg_reg[57][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[56].sum_reg_reg[56][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[112].sum_reg_reg[112][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[111].sum_reg_reg[111][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[112].sum_reg_reg[112][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[111].sum_reg_reg[111][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[29].sum_reg_reg[29][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[28].sum_reg_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[29].sum_reg_reg[29][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[28].sum_reg_reg[28][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[111].sum_reg_reg[111][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[110].sum_reg_reg[110][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[111].sum_reg_reg[111][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[110].sum_reg_reg[110][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[56].sum_reg_reg[56][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[55].sum_reg_reg[55][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[56].sum_reg_reg[56][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[55].sum_reg_reg[55][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[110].sum_reg_reg[110][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[109].sum_reg_reg[109][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[110].sum_reg_reg[110][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[109].sum_reg_reg[109][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[109].sum_reg_reg[109][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[108].sum_reg_reg[108][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[109].sum_reg_reg[109][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[108].sum_reg_reg[108][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[55].sum_reg_reg[55][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[54].sum_reg_reg[54][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[55].sum_reg_reg[55][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[54].sum_reg_reg[54][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[108].sum_reg_reg[108][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[107].sum_reg_reg[107][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[108].sum_reg_reg[108][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[107].sum_reg_reg[107][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[28].sum_reg_reg[28][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[27].sum_reg_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[28].sum_reg_reg[28][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[27].sum_reg_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[107].sum_reg_reg[107][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[106].sum_reg_reg[106][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[107].sum_reg_reg[107][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[106].sum_reg_reg[106][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[54].sum_reg_reg[54][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[53].sum_reg_reg[53][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[54].sum_reg_reg[54][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[53].sum_reg_reg[53][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[106].sum_reg_reg[106][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[105].sum_reg_reg[105][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[106].sum_reg_reg[106][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[105].sum_reg_reg[105][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[105].sum_reg_reg[105][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[104].sum_reg_reg[104][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[105].sum_reg_reg[105][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[104].sum_reg_reg[104][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[53].sum_reg_reg[53][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[52].sum_reg_reg[52][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[53].sum_reg_reg[53][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[52].sum_reg_reg[52][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[104].sum_reg_reg[104][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[103].sum_reg_reg[103][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[104].sum_reg_reg[104][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[103].sum_reg_reg[103][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[27].sum_reg_reg[27][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[26].sum_reg_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[27].sum_reg_reg[27][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[26].sum_reg_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[103].sum_reg_reg[103][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[102].sum_reg_reg[102][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[103].sum_reg_reg[103][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[102].sum_reg_reg[102][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[52].sum_reg_reg[52][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[51].sum_reg_reg[51][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[52].sum_reg_reg[52][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[51].sum_reg_reg[51][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[102].sum_reg_reg[102][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[101].sum_reg_reg[101][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[102].sum_reg_reg[102][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[101].sum_reg_reg[101][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[101].sum_reg_reg[101][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[100].sum_reg_reg[100][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[101].sum_reg_reg[101][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[100].sum_reg_reg[100][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[51].sum_reg_reg[51][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[50].sum_reg_reg[50][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[51].sum_reg_reg[51][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[50].sum_reg_reg[50][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[100].sum_reg_reg[100][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[99].sum_reg_reg[99][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[100].sum_reg_reg[100][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[99].sum_reg_reg[99][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[26].sum_reg_reg[26][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[25].sum_reg_reg[25][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[26].sum_reg_reg[26][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[25].sum_reg_reg[25][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[99].sum_reg_reg[99][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[98].sum_reg_reg[98][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[99].sum_reg_reg[99][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[98].sum_reg_reg[98][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[50].sum_reg_reg[50][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[49].sum_reg_reg[49][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[50].sum_reg_reg[50][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[49].sum_reg_reg[49][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[98].sum_reg_reg[98][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_I_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[97].sum_reg_reg[97][0]'
INFO: [Synth 8-3886] merging instance 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[98].sum_reg_reg[98][0]' (FD) to 'TRCV/ACQ_IP/core_inst/MFcode/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[97].sum_reg_reg[97][0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized13.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized13.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized14.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized14.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized15.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized15.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized16.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized17.
WARNING: [Synth 8-3332] Sequential element (reg_valid_reg) is unused and will be removed from module piped_adder_stage__parameterized18.
WARNING: [Synth 8-3332] Sequential element (adder_stage[6].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][9]) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (adder_stage[6].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][9]) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (adder_stage[7].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][10]) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (adder_stage[7].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][9]) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (adder_stage[6].ADDER_STAGE/reg_valid_reg) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (adder_stage[7].ADDER_STAGE/reg_valid_reg) is unused and will be removed from module piped_adder__parameterized1.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized21.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized22.
WARNING: [Synth 8-3332] Sequential element (loop_sum_reg[0].sum_reg_reg[0][0]) is unused and will be removed from module piped_adder_stage__parameterized23.
WARNING: [Synth 8-3332] Sequential element (adder_stage[6].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][9]) is unused and will be removed from module piped_adder__parameterized2.
WARNING: [Synth 8-3332] Sequential element (adder_stage[6].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][9]) is unused and will be removed from module piped_adder__parameterized2.
WARNING: [Synth 8-3332] Sequential element (adder_stage[7].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][10]) is unused and will be removed from module piped_adder__parameterized2.
WARNING: [Synth 8-3332] Sequential element (adder_stage[7].ADDER_STAGE/loop_sum_reg[0].sum_reg_reg[0][9]) is unused and will be removed from module piped_adder__parameterized2.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[255][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[254][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[253][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[252][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[251][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[250][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[249][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[248][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[247][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[246][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[245][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[244][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[243][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[242][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[241][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[240][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[239][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[238][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[237][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[236][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[235][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[234][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[233][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[232][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[231][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[230][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[229][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[228][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[227][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[226][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[225][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[224][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[223][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[222][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[221][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[220][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[219][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[218][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[217][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[216][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[215][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[214][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[213][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[212][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[211][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[210][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[209][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[208][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[207][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[206][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[205][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[204][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[203][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[202][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[201][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[200][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[199][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[198][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[197][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[196][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[195][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[194][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[193][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[192][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[191][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[190][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[189][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[188][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[187][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[186][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[185][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[184][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[183][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[182][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[181][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[180][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[179][0]) is unused and will be removed from module mf__parameterized0.
WARNING: [Synth 8-3332] Sequential element (dat_I_reg[178][0]) is unused and will be removed from module mf__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:38 ; elapsed = 00:02:42 . Memory (MB): peak = 1337.219 ; gain = 983.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------+---------------+----------------+
|Module Name | RTL Object                 | Depth x Width | Implemented As | 
+------------+----------------------------+---------------+----------------+
|DDS_sin_cos | sin                        | 32x3          | LUT            | 
|DDS_sin_cos | cos                        | 32x3          | LUT            | 
|DDS_sin_cos | sin                        | 32x3          | LUT            | 
|DDS_sin_cos | cos                        | 32x3          | LUT            | 
|dds_iq_hd   | rom_reg_reg                | 512x20        | Block RAM      | 
|ch_mul_rom  | data_reg                   | 512x10        | Block RAM      | 
|prestore    | DDS_sin_cos_inst/sin       | 32x3          | LUT            | 
|prestore    | DDS_sin_cos_inst/cos       | 32x3          | LUT            | 
|freq_shift  | DDS_sin_cos_inst/sin       | 32x3          | LUT            | 
|freq_shift  | DDS_sin_cos_inst/cos       | 32x3          | LUT            | 
|dds_iq_hd   | rom_reg_reg                | 512x20        | Block RAM      | 
|corr_ch     | INP[0].CH_MUL/ROM/data_reg | 512x10        | Block RAM      | 
+------------+----------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_block_v2__parameterized0: | ram_reg    | 512 K x 4(NO_CHANGE)   | W |   | 512 K x 4(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|bram_block_v2__parameterized1: | ram_reg    | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized2: | ram_reg    | 256 x 19(NO_CHANGE)    | W |   | 256 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized2: | ram_reg    | 256 x 19(NO_CHANGE)    | W |   | 256 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized3: | ram_reg    | 256 x 45(NO_CHANGE)    | W |   | 256 x 45(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|bram_block_v2__parameterized4: | ram_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|normalizer:                    | RAM_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|bram_block_v2:                 | ram_reg    | 16 K x 1(NO_CHANGE)    | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_block_sp:                  | ram_reg    | 32 K x 1(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|bram_block_v2:                 | ram_reg    | 16 K x 1(NO_CHANGE)    | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------+-----------+----------------------+----------------+
|cometicus   | axi3_to_inter_0_inst/rdata_fifo_reg | Implied   | 16 x 32              | RAM32M x 6     | 
|cometicus   | axi3_to_inter_0_inst/rresp_fifo_reg | Implied   | 16 x 2               | RAM16X1D x 2   | 
|cometicus   | dma_inst/fifo_wr_reg                | Implied   | 16 x 32              | RAM32M x 6     | 
+------------+-------------------------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|quad        | (C or 0)+A*B | 19     | 18     | 18     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|quad        | (C or 0)+A*B | 19     | 18     | 18     | -      | 36     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|normalizer  | (A2*B2)'     | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|normalizer  | (A2*B2)'     | 12     | 12     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|normalizer  | (A2*B'')'    | 17     | 12     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|normalizer  | (A2*B'')'    | 17     | 12     | -      | -      | 29     | 1    | 2    | -    | -    | -     | 1    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_11_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_11_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_11_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_11_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_13_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_13_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_13_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_13_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_15_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_15_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_15_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/bram_controller_inst/i_1/bram_block_v2_inst/ram_reg_15_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/facq_prn_ram_inst/i_0/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/arr_accum_I_kg_inst/i_0/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/arr_accum_Q_kg_inst/i_0/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/arr_accum_quad_nkg_inst/i_0/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ACQ_IPi_3/DATA_COLLECTOR_NOISE/i_1/RAM_GEN[0].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_1/DATA_COLLECTOR/RAM_GEN[0].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_2/DATA_COLLECTOR/RAM_GEN[1].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_3/DATA_COLLECTOR/RAM_GEN[2].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_4/DATA_COLLECTOR/RAM_GEN[3].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/normalizer_ins/i_6/RAM_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/CH[0].IMI_CH/i_12/PRN_RAM_CH/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/CH[0].IMI_CH/i_64/dds_iq_hd/rom_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/IMI/CH[0].IMI_CH/i_64/dds_iq_hd/rom_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/VITDEC/i_0/RAM/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/i_130/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCVi_4/i_180/CORR_GEN[0].CORR_CH/INP[0].CH_MUL/ROM/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |deserLTC217x__GC0 |           1|        28|
|2     |core__GB0         |           1|     26841|
|3     |acq_IP__GC0       |           1|      8416|
|4     |trcv__GC0         |           1|     20051|
|5     |cometicus__GC0    |           1|      3463|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_top_inst/zynq_inst/processing_system7_0_0/FCLK_CLK0' to pin 'cpu_top_inst/zynq_inst/processing_system7_0_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'cpu_top_inst/zynq_inst/processing_system7_0_0/FCLK_CLK1' to pin 'cpu_top_inst/zynq_inst/processing_system7_0_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:52 ; elapsed = 00:02:56 . Memory (MB): peak = 1337.219 ; gain = 983.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:08 ; elapsed = 00:03:13 . Memory (MB): peak = 1337.219 ; gain = 983.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized5: | ram_reg    | 128 x 12(NO_CHANGE)    | W |   | 128 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|normalizer:                    | RAM_reg    | 64 K x 16(READ_FIRST)  | W |   | 64 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 32     | 
|bram_block_v2:                 | ram_reg    | 16 K x 1(NO_CHANGE)    | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|ram_block_sp:                  | ram_reg    | 32 K x 1(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 1      | 
|bram_block_v2:                 | ram_reg    | 16 K x 1(NO_CHANGE)    | W |   | 16 K x 1(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized0: | ram_reg    | 512 K x 4(NO_CHANGE)   | W |   | 512 K x 4(WRITE_FIRST) |   | R | Port A and B     | 0      | 64     | 
|bram_block_v2__parameterized1: | ram_reg    | 512 x 32(NO_CHANGE)    | W |   | 512 x 32(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized2: | ram_reg    | 256 x 19(NO_CHANGE)    | W |   | 256 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized2: | ram_reg    | 256 x 19(NO_CHANGE)    | W |   | 256 x 19(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|bram_block_v2__parameterized3: | ram_reg    | 256 x 45(NO_CHANGE)    | W |   | 256 x 45(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|bram_block_v2__parameterized4: | ram_reg    | 1 K x 32(NO_CHANGE)    | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------+-----------+----------------------+----------------+
|Module Name | RTL Object                          | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------+-----------+----------------------+----------------+
|cometicus   | axi3_to_inter_0_inst/rdata_fifo_reg | Implied   | 16 x 32              | RAM32M x 6     | 
|cometicus   | axi3_to_inter_0_inst/rresp_fifo_reg | Implied   | 16 x 2               | RAM16X1D x 2   | 
|cometicus   | dma_inst/fifo_wr_reg                | Implied   | 16 x 32              | RAM32M x 6     | 
+------------+-------------------------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |deserLTC217x__GC0 |           1|        28|
|2     |trcv__GC0         |           1|     20051|
|3     |cometicus__GC0    |           1|      3463|
|4     |cometicus_GT0     |           1|     35428|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/quad.sv:39]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/quad.sv:33]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/quad.sv:41]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/sub/acquisition/verilog_sv/quad.sv:35]
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[0].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[1].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[2].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[3].bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/normalizer_ins/RAM_reg_1_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/CH[0].IMI_CH/dds_iq_hd/rom_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/IMI/CH[0].IMI_CH/dds_iq_hd/rom_reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/VITDEC/RAM/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/CORR_GEN[0].CORR_CH/INP[0].CH_MUL/ROM/data_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:20 ; elapsed = 00:03:24 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net \TRCV/IMI/normalizer_ins/wr_ram  is driving 128 big block pins (URAM, BRAM and DSP loads). Created 13 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver ADC_CLK_MUX:O [C:/Users/User/Desktop/misc-main/cometicus/src/hdl/cometicus.sv:416]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:22 ; elapsed = 00:03:26 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:22 ; elapsed = 00:03:26 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:25 ; elapsed = 00:03:29 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:25 ; elapsed = 00:03:29 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:25 ; elapsed = 00:03:30 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:25 ; elapsed = 00:03:30 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cometicus   | TRCV/IMI/CH[0].IMI_CH/PN_LINE_reg[30]                                     | 31     | 2     | NO           | NO                 | YES               | 0      | 2       | 
|cometicus   | TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[7].ADDER_STAGE/reg_valid_reg | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[3].RANDN_U/X_reg[13][1]                           | 7      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[3].RANDN_U/X_reg[29][2]                           | 5      | 12    | YES          | NO                 | YES               | 12     | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[2].RANDN_U/X_reg[30][2]                           | 4      | 18    | YES          | NO                 | YES               | 18     | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[1].RANDN_U/X_reg[42][0]                           | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cometicus   | TRCV/IMI/AWGN_Q/genblk1[3].RANDN_U/X_reg[12][1]                           | 6      | 8     | YES          | NO                 | YES               | 8      | 0       | 
|cometicus   | TRCV/IMI/AWGN_Q/genblk1[3].RANDN_U/X_reg[18][1]                           | 4      | 14    | YES          | NO                 | YES               | 14     | 0       | 
|cometicus   | TRCV/IMI/AWGN_Q/genblk1[2].RANDN_U/X_reg[31][1]                           | 5      | 5     | YES          | NO                 | YES               | 5      | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[0].RANDN_U/X_reg[16][1]                           | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cometicus   | TRCV/IMI/AWGN_I/genblk1[0].RANDN_U/X_reg[44][2]                           | 11     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cometicus   | TRCV/IMI/AWGN_Q/genblk1[2].RANDN_U/X_reg[16][0]                           | 8      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|cometicus   | TRCV/IMI/AWGN_Q/genblk1[2].RANDN_U/X_reg[52][0]                           | 7      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |zynq_processing_system7_0_0_0 |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |zynq_processing_system7_0_0_0 |     1|
|2     |BUFG                          |     7|
|3     |BUFGMUX                       |     1|
|4     |BUFIO                         |     1|
|5     |BUFR                          |     1|
|6     |BUFR_1                        |     1|
|7     |CARRY4                        |   845|
|8     |DSP48E1_1                     |     2|
|9     |DSP48E1_2                     |     2|
|10    |DSP48E1_3                     |     2|
|11    |IDDR                          |     1|
|12    |IDDR_1                        |    16|
|13    |IDELAYCTRL                    |     1|
|14    |IDELAYE2                      |     1|
|15    |IDELAYE2_1                    |     9|
|16    |ISERDESE2                     |     1|
|17    |ISERDESE2_1                   |     9|
|18    |LUT1                          |   356|
|19    |LUT2                          |  1811|
|20    |LUT3                          |  3312|
|21    |LUT4                          |  1191|
|22    |LUT5                          |  1257|
|23    |LUT6                          |  4645|
|24    |MMCME2_ADV                    |     1|
|25    |MUXF7                         |   425|
|26    |MUXF8                         |   198|
|27    |ODDR                          |     2|
|28    |RAM16X1D                      |     2|
|29    |RAM32M                        |    12|
|30    |RAMB18E1                      |     3|
|31    |RAMB18E1_1                    |     4|
|32    |RAMB18E1_2                    |     2|
|33    |RAMB18E1_3                    |     1|
|34    |RAMB18E1_4                    |     1|
|35    |RAMB36E1                      |    32|
|36    |RAMB36E1_1                    |    32|
|37    |RAMB36E1_2                    |     1|
|38    |RAMB36E1_3                    |     1|
|39    |RAMB36E1_4                    |    16|
|40    |RAMB36E1_5                    |    16|
|41    |RAMB36E1_6                    |     1|
|42    |SRL16E                        |    70|
|43    |SRLC32E                       |     2|
|44    |FDCE                          |   112|
|45    |FDPE                          |     6|
|46    |FDRE                          | 16411|
|47    |FDSE                          |  1173|
|48    |IBUF                          |    21|
|49    |IBUFDS                        |    12|
|50    |IBUFGDS                       |     2|
|51    |IOBUF                         |     3|
|52    |OBUF                          |    32|
|53    |OBUFDS                        |     1|
+------+------------------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                       |Module                             |Cells |
+------+---------------------------------------------------------------+-----------------------------------+------+
|1     |top                                                            |                                   | 32381|
|2     |  deserLTC217x_i                                               |deserLTC217x                       |    37|
|3     |  FREQ_COUNTER                                                 |freq_counter                       |   542|
|4     |    \FREQ_CH[0].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_133         |     3|
|5     |    \FREQ_CH[0].CLK_MODE.level_sync_cntr_high                  |level_sync_134                     |     2|
|6     |    \FREQ_CH[1].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_135         |     3|
|7     |    \FREQ_CH[1].CLK_MODE.level_sync_cntr_high                  |level_sync_136                     |     2|
|8     |    \FREQ_CH[2].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_137         |     3|
|9     |    \FREQ_CH[2].CLK_MODE.level_sync_cntr_high                  |level_sync_138                     |     2|
|10    |    \FREQ_CH[3].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_139         |     3|
|11    |    \FREQ_CH[3].CLK_MODE.level_sync_cntr_high                  |level_sync_140                     |     2|
|12    |    \FREQ_CH[4].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_141         |     3|
|13    |    \FREQ_CH[4].CLK_MODE.level_sync_cntr_high                  |level_sync_142                     |     2|
|14    |    \FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p                  |ed_det__parameterized0_143         |     3|
|15    |    \FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst                   |ed_det__parameterized3             |     2|
|16    |    \FREQ_CH[5].PULSE_MODE.puls_sync_inst                      |reset_sync_144                     |     3|
|17    |    \FREQ_CH[6].PULSE_MODE.puls_sync_ed_inst                   |ed_det__parameterized3_145         |     2|
|18    |    \FREQ_CH[6].PULSE_MODE.puls_sync_inst                      |reset_sync_146                     |     3|
|19    |    \FREQ_CH[7].CLK_MODE.level_sync_cntr_high                  |level_sync_147                     |     2|
|20    |    \FREQ_CH[8].CLK_MODE.ed_det_start_syn                      |ed_det__parameterized0_148         |     3|
|21    |    \FREQ_CH[8].CLK_MODE.level_sync_cntr_high                  |level_sync_149                     |     2|
|22    |    \FREQ_CH[9].CLK_MODE.level_sync_cntr_high                  |level_sync_150                     |     2|
|23    |  PPS_SYNC                                                     |level_sync                         |     3|
|24    |  RGB_0                                                        |rgb                                |    93|
|25    |    RF                                                         |regs_file__parameterized24         |    12|
|26    |  RGB_1                                                        |rgb__parameterized0                |    93|
|27    |    RF                                                         |regs_file__parameterized25         |    12|
|28    |  RGB_2                                                        |rgb__parameterized1                |    93|
|29    |    RF                                                         |regs_file__parameterized26         |    12|
|30    |  TRCV                                                         |trcv                               | 30016|
|31    |    ED_DET_IRQ_INST                                            |ed_det_9                           |     1|
|32    |    ED_DET_SEC                                                 |ed_det_10                          |     1|
|33    |    ACQ_IP                                                     |acq_IP                             | 16602|
|34    |      facq_prn_gen_inst                                        |facq_prn_gen                       |   134|
|35    |      DATA_COLLECTOR_NOISE                                     |data_collector                     |   198|
|36    |        \RAM_GEN[0].bram_block_v2_inst                         |bram_block_v2__parameterized4      |     1|
|37    |        RF                                                     |regs_file__parameterized14         |   108|
|38    |          \WR_GEN[6].PULSING.(null)[0].(null)[0].PULSE_SYNC    |signal_sync_128                    |    21|
|39    |            ed_det_finish_start_inst                           |ed_det_129                         |     2|
|40    |            ed_det_finish_stop_inst                            |ed_det__parameterized0_130         |    13|
|41    |            level_sync_finish_inst                             |level_sync_131                     |     2|
|42    |            level_sync_rqst_start_inst                         |level_sync_132                     |     2|
|43    |        pipe_line_bus                                          |pipe_line_bus_127                  |    44|
|44    |      arr_accum_I_kg_inst                                      |arr_accum                          |   139|
|45    |        LATENCY_WE_MEM_INST                                    |latency_125                        |     3|
|46    |        bram_block_v2_inst                                     |bram_block_v2__parameterized2_126  |    43|
|47    |      arr_accum_Q_kg_inst                                      |arr_accum_87                       |   137|
|48    |        bram_block_v2_inst                                     |bram_block_v2__parameterized2      |    43|
|49    |      arr_accum_quad_nkg_inst                                  |arr_accum__parameterized0          |   295|
|50    |        LATENCY_VALID_INST                                     |latency_123                        |     5|
|51    |        LATENCY_WE_MEM_INST                                    |latency_124                        |    10|
|52    |        bram_block_v2_inst                                     |bram_block_v2__parameterized3      |   102|
|53    |      bram_controller_inst                                     |bram_controller                    |   500|
|54    |        bram_block_v2_inst                                     |bram_block_v2__parameterized0      |    93|
|55    |        regs_file_bram_controller_inst                         |regs_file__parameterized10         |   257|
|56    |          \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC    |signal_sync_113                    |    81|
|57    |            ed_det_finish_start_inst                           |ed_det_119                         |     2|
|58    |            ed_det_finish_stop_inst                            |ed_det__parameterized0_120         |    72|
|59    |            level_sync_finish_inst                             |level_sync_121                     |     2|
|60    |            level_sync_rqst_start_inst                         |level_sync_122                     |     2|
|61    |          \WR_GEN[0].PULSING.(null)[25].(null)[1].PULSE_SYNC   |signal_sync_114                    |    23|
|62    |            ed_det_finish_start_inst                           |ed_det_115                         |     2|
|63    |            ed_det_finish_stop_inst                            |ed_det__parameterized0_116         |    14|
|64    |            level_sync_finish_inst                             |level_sync_117                     |     2|
|65    |            level_sync_rqst_start_inst                         |level_sync_118                     |     2|
|66    |      connectbus_inst                                          |connectbus__parameterized2         |    61|
|67    |      core_inst                                                |core                               | 11787|
|68    |        SUM_I_INST                                             |piped_adder__parameterized1        |  3851|
|69    |          \adder_stage[0].ADDER_STAGE                          |piped_adder_stage__parameterized13 |  2238|
|70    |          \adder_stage[1].ADDER_STAGE                          |piped_adder_stage__parameterized14 |   672|
|71    |          \adder_stage[2].ADDER_STAGE                          |piped_adder_stage__parameterized15 |   400|
|72    |          \adder_stage[3].ADDER_STAGE                          |piped_adder_stage__parameterized16 |   248|
|73    |          \adder_stage[4].ADDER_STAGE                          |piped_adder_stage__parameterized17 |   140|
|74    |          \adder_stage[5].ADDER_STAGE                          |piped_adder_stage__parameterized18 |    82|
|75    |          \adder_stage[6].ADDER_STAGE                          |piped_adder_stage__parameterized19 |    46|
|76    |          \adder_stage[7].ADDER_STAGE                          |piped_adder_stage__parameterized20 |    25|
|77    |        SUM_Q_INST                                             |piped_adder__parameterized2        |  4103|
|78    |          \adder_stage[0].ADDER_STAGE                          |piped_adder_stage__parameterized21 |  2492|
|79    |          \adder_stage[1].ADDER_STAGE                          |piped_adder_stage__parameterized22 |   672|
|80    |          \adder_stage[2].ADDER_STAGE                          |piped_adder_stage__parameterized23 |   400|
|81    |          \adder_stage[3].ADDER_STAGE                          |piped_adder_stage__parameterized24 |   248|
|82    |          \adder_stage[4].ADDER_STAGE                          |piped_adder_stage__parameterized25 |   140|
|83    |          \adder_stage[5].ADDER_STAGE                          |piped_adder_stage__parameterized26 |    82|
|84    |          \adder_stage[6].ADDER_STAGE                          |piped_adder_stage__parameterized27 |    45|
|85    |          \adder_stage[7].ADDER_STAGE                          |piped_adder_stage__parameterized28 |    24|
|86    |      facq_prn_ram_inst                                        |facq_prn_ram                       |   173|
|87    |        RF                                                     |regs_file__parameterized11         |    87|
|88    |        bram_block_v2_inst                                     |bram_block_v2__parameterized1      |    10|
|89    |      freq_shift_inst                                          |freq_shift                         |    90|
|90    |        DDS_sin_cos_inst                                       |DDS_sin_cos__parameterized0        |    69|
|91    |      fsm_controller_inst                                      |fsm_controller                     |  1640|
|92    |        acq_global_resetp_core_inst                            |signal_sync_88                     |    13|
|93    |          ed_det_finish_start_inst                             |ed_det_109                         |     2|
|94    |          ed_det_finish_stop_inst                              |ed_det__parameterized0_110         |     4|
|95    |          level_sync_finish_inst                               |level_sync_111                     |     2|
|96    |          level_sync_rqst_start_inst                           |level_sync_112                     |     2|
|97    |        ed_det_core_resetp_fsm_late                            |ed_det__parameterized2             |     4|
|98    |        regs_file_fsm_controller_inst                          |regs_file__parameterized13         |   878|
|99    |          \WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC    |signal_sync_89                     |    86|
|100   |            ed_det_finish_start_inst                           |ed_det_105                         |     2|
|101   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_106         |    77|
|102   |            level_sync_finish_inst                             |level_sync_107                     |     2|
|103   |            level_sync_rqst_start_inst                         |level_sync_108                     |     2|
|104   |          \WR_GEN[3].PULSING.(null)[1].(null)[1].PULSE_SYNC    |signal_sync_90                     |    15|
|105   |            ed_det_finish_start_inst                           |ed_det_101                         |     2|
|106   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_102         |     6|
|107   |            level_sync_finish_inst                             |level_sync_103                     |     2|
|108   |            level_sync_rqst_start_inst                         |level_sync_104                     |     2|
|109   |          \WR_GEN[3].PULSING.(null)[31].(null)[3].PULSE_SYNC   |signal_sync_91                     |    11|
|110   |            ed_det_finish_start_inst                           |ed_det_97                          |     2|
|111   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_98          |     2|
|112   |            level_sync_finish_inst                             |level_sync_99                      |     2|
|113   |            level_sync_rqst_start_inst                         |level_sync_100                     |     2|
|114   |          \WR_GEN[3].PULSING.(null)[3].(null)[2].PULSE_SYNC    |signal_sync_92                     |    11|
|115   |            ed_det_finish_start_inst                           |ed_det_93                          |     2|
|116   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_94          |     2|
|117   |            level_sync_finish_inst                             |level_sync_95                      |     2|
|118   |            level_sync_rqst_start_inst                         |level_sync_96                      |     2|
|119   |      max_args                                                 |max_args                           |   787|
|120   |        LATENCY_WE_MEM_INST                                    |latency__parameterized0            |     6|
|121   |        conv_reg_freq_cntr_inst                                |conv_reg__parameterized1           |    16|
|122   |        conv_reg_tau_cntr_inst                                 |conv_reg__parameterized0           |    32|
|123   |      prestore_inst                                            |prestore                           |   495|
|124   |        DDS_bin_inst                                           |DDS_bin                            |   139|
|125   |          regs_file_dds_bin_inst                               |regs_file__parameterized9          |    72|
|126   |        DDS_sin_cos_inst                                       |DDS_sin_cos                        |   132|
|127   |          \bus_interface.regs_file_dds_sin_cos_inst            |regs_file__parameterized8          |    40|
|128   |        conv_reg_time_inst                                     |conv_reg                           |     2|
|129   |        sig_mag_v3_I                                           |sig_mag_v3                         |    45|
|130   |        valid_ed_inst                                          |ed_det__parameterized1             |     2|
|131   |      quad_inst                                                |quad                               |   127|
|132   |        latency_WE_qnt_inst                                    |latency                            |     2|
|133   |      regs_file_acq_ip_inst                                    |regs_file__parameterized6          |    22|
|134   |      reset_sync_fsm_reset_rf                                  |reset_sync                         |     2|
|135   |    \CORR_GEN[0].CORR_CH                                       |corr_ch                            |  1705|
|136   |      \INP[0].CH_MUL                                           |ch_mul                             |   149|
|137   |        ROM                                                    |ch_mul_rom                         |   149|
|138   |      PRN_GEN_CH                                               |prn_gen                            |   267|
|139   |        RF                                                     |regs_file                          |   188|
|140   |      PRN_RAM_CH                                               |prn_ram                            |    42|
|141   |        RF                                                     |regs_file__parameterized0          |    25|
|142   |        bram_block_v2_inst                                     |bram_block_v2_86                   |     1|
|143   |      RF                                                       |regs_file__parameterized2          |   239|
|144   |      TIME_SCALE_CH                                            |time_scale_ch                      |   398|
|145   |        RF                                                     |regs_file__parameterized1          |   106|
|146   |          \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC    |signal_sync_76                     |    26|
|147   |            ed_det_finish_start_inst                           |ed_det_82                          |     2|
|148   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_83          |    17|
|149   |            level_sync_finish_inst                             |level_sync_84                      |     3|
|150   |            level_sync_rqst_start_inst                         |level_sync_85                      |     2|
|151   |          \WR_GEN[0].PULSING.(null)[1].(null)[1].PULSE_SYNC    |signal_sync_77                     |    12|
|152   |            ed_det_finish_start_inst                           |ed_det_78                          |     2|
|153   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_79          |     3|
|154   |            level_sync_finish_inst                             |level_sync_80                      |     3|
|155   |            level_sync_rqst_start_inst                         |level_sync_81                      |     2|
|156   |    IMI                                                        |imitator                           |  4314|
|157   |      AWGN_I                                                   |randn                              |   688|
|158   |        \genblk1[0].RANDN_U                                    |randn_u                            |   153|
|159   |        \genblk1[1].RANDN_U                                    |randn_u__parameterized0            |   147|
|160   |        \genblk1[2].RANDN_U                                    |randn_u__parameterized1            |   156|
|161   |        \genblk1[3].RANDN_U                                    |randn_u__parameterized2            |   149|
|162   |      AWGN_Q                                                   |randn__parameterized0              |   674|
|163   |        \genblk1[0].RANDN_U                                    |randn_u__parameterized3            |   148|
|164   |        \genblk1[1].RANDN_U                                    |randn_u__parameterized4            |   166|
|165   |        \genblk1[2].RANDN_U                                    |randn_u__parameterized5            |   149|
|166   |        \genblk1[3].RANDN_U                                    |randn_u__parameterized6            |   153|
|167   |      \CH[0].IMI_CH                                            |imitator_channel                   |  1946|
|168   |        PRN_GEN_CH                                             |prn_gen__parameterized0            |   267|
|169   |          RF                                                   |regs_file__parameterized15         |   188|
|170   |        PRN_RAM_CH                                             |prn_ram__parameterized0            |    42|
|171   |          RF                                                   |regs_file__parameterized16         |    25|
|172   |          bram_block_v2_inst                                   |bram_block_v2                      |     1|
|173   |        RF                                                     |regs_file__parameterized18         |   247|
|174   |        TIME_SCALE_CH                                          |time_scale_ch__parameterized0      |   494|
|175   |          RF                                                   |regs_file__parameterized17         |   104|
|176   |            \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC  |signal_sync_66                     |    25|
|177   |              ed_det_finish_start_inst                         |ed_det_72                          |     2|
|178   |              ed_det_finish_stop_inst                          |ed_det__parameterized0_73          |    17|
|179   |              level_sync_finish_inst                           |level_sync_74                      |     2|
|180   |              level_sync_rqst_start_inst                       |level_sync_75                      |     2|
|181   |            \WR_GEN[0].PULSING.(null)[1].(null)[1].PULSE_SYNC  |signal_sync_67                     |    11|
|182   |              ed_det_finish_start_inst                         |ed_det_68                          |     2|
|183   |              ed_det_finish_stop_inst                          |ed_det__parameterized0_69          |     3|
|184   |              level_sync_finish_inst                           |level_sync_70                      |     2|
|185   |              level_sync_rqst_start_inst                       |level_sync_71                      |     2|
|186   |        WIPER                                                  |wiper                              |   118|
|187   |        dds_iq_hd                                              |dds_iq_hd                          |   288|
|188   |      LIM_QNT_I                                                |lim_qnt                            |    26|
|189   |      LIM_QNT_Q                                                |lim_qnt_42                         |    26|
|190   |      RF                                                       |regs_file__parameterized19         |   128|
|191   |      SET_INST                                                 |level_sync__parameterized1         |     4|
|192   |      connectbus_inst                                          |connectbus__parameterized5         |     5|
|193   |      lim_cntr_inst                                            |lim_cntr                           |    76|
|194   |        RF                                                     |regs_file__parameterized20         |    11|
|195   |          \WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC   |signal_sync_61                     |    10|
|196   |            ed_det_finish_start_inst                           |ed_det_62                          |     2|
|197   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_63          |     2|
|198   |            level_sync_finish_inst                             |level_sync_64                      |     2|
|199   |            level_sync_rqst_start_inst                         |level_sync_65                      |     2|
|200   |      normalizer_ins                                           |normalizer                         |   615|
|201   |        DATA_COLLECTOR                                         |data_collector__parameterized0     |   260|
|202   |          \RAM_GEN[0].bram_block_v2_inst                       |bram_block_v2__parameterized5      |     1|
|203   |          \RAM_GEN[1].bram_block_v2_inst                       |bram_block_v2__parameterized5_53   |     1|
|204   |          \RAM_GEN[2].bram_block_v2_inst                       |bram_block_v2__parameterized5_54   |     1|
|205   |          \RAM_GEN[3].bram_block_v2_inst                       |bram_block_v2__parameterized5_55   |     1|
|206   |          RF                                                   |regs_file__parameterized22         |   113|
|207   |            \WR_GEN[6].PULSING.(null)[0].(null)[0].PULSE_SYNC  |signal_sync_56                     |    18|
|208   |              ed_det_finish_start_inst                         |ed_det_57                          |     2|
|209   |              ed_det_finish_stop_inst                          |ed_det__parameterized0_58          |     9|
|210   |              level_sync_finish_inst                           |level_sync_59                      |     2|
|211   |              level_sync_rqst_start_inst                       |level_sync_60                      |     2|
|212   |          pipe_line_bus                                        |pipe_line_bus                      |    96|
|213   |        IQ_pipe_K                                              |conv_reg__parameterized2           |    24|
|214   |        regs_file_fsm_controller_inst                          |regs_file__parameterized21         |   194|
|215   |          \WR_GEN[0].PULSING.(null)[30].(null)[1].PULSE_SYNC   |signal_sync_43                     |    11|
|216   |            ed_det_finish_start_inst                           |ed_det_49                          |     2|
|217   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_50          |     2|
|218   |            level_sync_finish_inst                             |level_sync_51                      |     2|
|219   |            level_sync_rqst_start_inst                         |level_sync_52                      |     2|
|220   |          \WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC   |signal_sync_44                     |    39|
|221   |            ed_det_finish_start_inst                           |ed_det_45                          |    16|
|222   |            ed_det_finish_stop_inst                            |ed_det__parameterized0_46          |    16|
|223   |            level_sync_finish_inst                             |level_sync_47                      |     2|
|224   |            level_sync_rqst_start_inst                         |level_sync_48                      |     2|
|225   |    IRQ                                                        |irq_ctrl                           |   136|
|226   |      RF                                                       |regs_file__parameterized4          |    90|
|227   |        \WR_GEN[0].PULSING.(null)[3].(null)[0].PULSE_SYNC      |signal_sync_37                     |    12|
|228   |          ed_det_finish_start_inst                             |ed_det_38                          |     2|
|229   |          ed_det_finish_stop_inst                              |ed_det__parameterized0_39          |     3|
|230   |          level_sync_finish_inst                               |level_sync_40                      |     3|
|231   |          level_sync_rqst_start_inst                           |level_sync_41                      |     2|
|232   |    RF                                                         |regs_file__parameterized3          |    19|
|233   |      \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC        |signal_sync_32                     |    12|
|234   |        ed_det_finish_start_inst                               |ed_det_33                          |     2|
|235   |        ed_det_finish_stop_inst                                |ed_det__parameterized0_34          |     2|
|236   |        level_sync_finish_inst                                 |level_sync_35                      |     3|
|237   |        level_sync_rqst_start_inst                             |level_sync_36                      |     2|
|238   |    TIME_SCALE_COM                                             |time_scale_com                     |   571|
|239   |      PPS_DLY_SYNC                                             |level_sync_16                      |     2|
|240   |      PPS_LEN_SYNC                                             |level_sync__parameterized0         |    21|
|241   |      RF                                                       |regs_file__parameterized5          |   205|
|242   |        \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC      |signal_sync_17                     |    63|
|243   |          ed_det_finish_start_inst                             |ed_det_28                          |     2|
|244   |          ed_det_finish_stop_inst                              |ed_det__parameterized0_29          |    54|
|245   |          level_sync_finish_inst                               |level_sync_30                      |     3|
|246   |          level_sync_rqst_start_inst                           |level_sync_31                      |     2|
|247   |        \WR_GEN[0].PULSING.(null)[1].(null)[1].PULSE_SYNC      |signal_sync_18                     |    12|
|248   |          ed_det_finish_start_inst                             |ed_det_24                          |     2|
|249   |          ed_det_finish_stop_inst                              |ed_det__parameterized0_25          |     3|
|250   |          level_sync_finish_inst                               |level_sync_26                      |     3|
|251   |          level_sync_rqst_start_inst                           |level_sync_27                      |     2|
|252   |        \WR_GEN[8].PULSING.(null)[31].(null)[2].PULSE_SYNC     |signal_sync_19                     |    12|
|253   |          ed_det_finish_start_inst                             |ed_det_20                          |     2|
|254   |          ed_det_finish_stop_inst                              |ed_det__parameterized0_21          |     3|
|255   |          level_sync_finish_inst                               |level_sync_22                      |     3|
|256   |          level_sync_rqst_start_inst                           |level_sync_23                      |     2|
|257   |    VITDEC                                                     |vitdec                             |  5637|
|258   |      RAM                                                      |ram_block_sp                       |   490|
|259   |      RF                                                       |regs_file__parameterized23         |  1695|
|260   |        \WR_GEN[0].PULSING.(null)[0].(null)[0].PULSE_SYNC      |signal_sync_11                     |    14|
|261   |          ed_det_finish_start_inst                             |ed_det_12                          |     2|
|262   |          ed_det_finish_stop_inst                              |ed_det__parameterized0_13          |     5|
|263   |          level_sync_finish_inst                               |level_sync_14                      |     2|
|264   |          level_sync_rqst_start_inst                           |level_sync_15                      |     2|
|265   |    connectbus_inst                                            |connectbus__parameterized1         |  1029|
|266   |  axi3_to_inter_0_inst                                         |axi3_to_inter                      |   175|
|267   |  connectbus_0_inst                                            |connectbus                         |   295|
|268   |  cpu_top_inst                                                 |cpu_top                            |   324|
|269   |    zynq_inst                                                  |zynq                               |   314|
|270   |  dma_inst                                                     |dma                                |   563|
|271   |    ED_DET_IRQ_INST                                            |ed_det                             |     1|
|272   |    RF                                                         |regs_file__parameterized27         |   276|
|273   |      \WR_GEN[0].PULSING.(null)[30].(null)[1].PULSE_SYNC       |signal_sync                        |    11|
|274   |        ed_det_finish_start_inst                               |ed_det_5                           |     2|
|275   |        ed_det_finish_stop_inst                                |ed_det__parameterized0_6           |     2|
|276   |        level_sync_finish_inst                                 |level_sync_7                       |     3|
|277   |        level_sync_rqst_start_inst                             |level_sync_8                       |     2|
|278   |      \WR_GEN[0].PULSING.(null)[31].(null)[0].PULSE_SYNC       |signal_sync_1                      |    38|
|279   |        ed_det_finish_start_inst                               |ed_det_2                           |     2|
|280   |        ed_det_finish_stop_inst                                |ed_det__parameterized0             |    29|
|281   |        level_sync_finish_inst                                 |level_sync_3                       |     3|
|282   |        level_sync_rqst_start_inst                             |level_sync_4                       |     2|
|283   |    level_sync_irq                                             |level_sync_0                       |     2|
+------+---------------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:25 ; elapsed = 00:03:30 . Memory (MB): peak = 1502.457 ; gain = 1148.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8521 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:55 ; elapsed = 00:03:16 . Memory (MB): peak = 1502.457 ; gain = 690.828
Synthesis Optimization Complete : Time (s): cpu = 00:03:26 ; elapsed = 00:03:30 . Memory (MB): peak = 1502.457 ; gain = 1148.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1680 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 10 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  BUFGMUX => BUFGCTRL (inverted pins: CE0): 1 instances
  IBUFGDS => IBUFDS: 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
734 Infos, 461 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:34 ; elapsed = 00:03:42 . Memory (MB): peak = 1502.457 ; gain = 1158.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/misc-main/cometicus/prj/cometicus/cometicus.runs/synth_1/cometicus.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cometicus_utilization_synth.rpt -pb cometicus_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1502.457 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 20 10:03:07 2024...
