$date
	Wed Jul 30 21:08:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module equality_comparator_tb $end
$var wire 1 ! c $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ A [3:0] $end
$var wire 4 % B [3:0] $end
$var wire 1 ! C $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
b0 $
b0 #
b0 "
1!
$end
#10
b1010 #
b1010 %
1!
b1010 "
b1010 $
#20
b0 #
b0 %
0!
b1111 "
b1111 $
#30
b1100 #
b1100 %
b11 "
b11 $
#40
1!
b1001 #
b1001 %
b1001 "
b1001 $
#50
