// Seed: 1373984509
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output supply1 id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  bit id_6 = {~id_5, 1'h0};
  tri1 [1 : -1 'b0] id_7 = -1;
  assign id_3 = id_6 - 1;
  logic id_8;
  always @(posedge id_8) begin : LABEL_0
    id_6 <= 1;
    assume (id_5);
    if (1) disable id_9;
  end
  logic id_10;
  wire  id_11 = id_8;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  id_2 :
  assert property (@(posedge 1) -1)
  else $unsigned(81);
  ;
  always @(posedge id_2 or 1'b0) id_2 = (1);
endmodule
