{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651406150374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651406150375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  1 12:55:49 2022 " "Processing started: Sun May  1 12:55:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651406150375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406150375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Examples -c Examples " "Command: quartus_map --read_settings_files=on --write_settings_files=off Examples -c Examples" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406150375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651406150660 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651406150660 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "Example3.qsys " "Elaborating Platform Designer system entity \"Example3.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651406158958 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:02 Progress: Loading quatusExamples2/Example3.qsys " "2022.05.01.12:56:02 Progress: Loading quatusExamples2/Example3.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406162635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:03 Progress: Reading input file " "2022.05.01.12:56:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406163420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:03 Progress: Adding axi4Slave_0 \[axi4Slave 1.0\] " "2022.05.01.12:56:03 Progress: Adding axi4Slave_0 \[axi4Slave 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406163472 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Parameterizing module axi4Slave_0 " "2022.05.01.12:56:04 Progress: Parameterizing module axi4Slave_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Adding axiMaster_0 \[axiMaster 1.0\] " "2022.05.01.12:56:04 Progress: Adding axiMaster_0 \[axiMaster 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Parameterizing module axiMaster_0 " "2022.05.01.12:56:04 Progress: Parameterizing module axiMaster_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Adding clk_0 \[clock_source 21.1\] " "2022.05.01.12:56:04 Progress: Adding clk_0 \[clock_source 21.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Parameterizing module clk_0 " "2022.05.01.12:56:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Building connections " "2022.05.01.12:56:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Parameterizing connections " "2022.05.01.12:56:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Validating " "2022.05.01.12:56:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.05.01.12:56:04 Progress: Done reading input file " "2022.05.01.12:56:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406164355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Example3: Generating Example3 \"Example3\" for QUARTUS_SYNTH " "Example3: Generating Example3 \"Example3\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406165402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has arid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406166623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has awid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406166623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has bid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406166623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide. " "Interconnect is inserted between master axiMaster_0.altera_axi4_master and slave axi4Slave_0.altera_axi4_slave because the master has rid signal 1 bit wide, but the slave is 2 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406166623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Axi4Slave_0: \"Example3\" instantiated axi4Slave \"axi4Slave_0\" " "Axi4Slave_0: \"Example3\" instantiated axi4Slave \"axi4Slave_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406168870 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AxiMaster_0: \"Example3\" instantiated axiMaster \"axiMaster_0\" " "AxiMaster_0: \"Example3\" instantiated axiMaster \"axiMaster_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406168873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"Example3\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"Example3\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406171124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"Example3\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"Example3\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406171130 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "AxiMaster_0_altera_axi4_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"axiMaster_0_altera_axi4_master_translator\" " "AxiMaster_0_altera_axi4_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_axi_translator \"axiMaster_0_altera_axi4_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406171134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Example3: Done \"Example3\" with 6 modules, 8 files " "Example3: Done \"Example3\" with 6 modules, 8 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406171135 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "Example3.qsys " "Finished elaborating Platform Designer system entity \"Example3.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651406171890 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" Example3_inst.vhd(1) " "VHDL syntax error at Example3_inst.vhd(1) near text \"component\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "Example3/Example3_inst.vhd" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/Example3_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example3/example3_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file example3/example3_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172292 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" Example3_inst.v(1) " "Verilog HDL syntax error at Example3_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "Example3/Example3_inst.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/Example3_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1651406172294 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects Example3_inst.v(1) " "Verilog HDL error at Example3_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "Example3/Example3_inst.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/Example3_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1651406172294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example3/example3_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file example3/example3_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example3/example3_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file example3/example3_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Example3 " "Found entity 1: Example3" {  } { { "Example3/Example3_bb.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/Example3_bb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651406172296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172296 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Example3 Example3.v(6) " "Verilog HDL error at Example3.v(6): module \"Example3\" cannot be declared more than once" {  } { { "Example3/simulation/Example3.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/simulation/Example3.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1651406172298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Example3 Example3_bb.v(2) " "HDL info at Example3_bb.v(2): see declaration for object \"Example3\"" {  } { { "Example3/Example3_bb.v" "" { Text "D:/Mega/Documents/CS/TLoB/quatusExamples2/Example3/Example3_bb.v" 2 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651406172299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "example3/simulation/example3.v 0 0 " "Found 0 design units, including 0 entities, in source file example3/simulation/example3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/example3.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/example3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172299 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/example3_mm_interconnect_0.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/example3_mm_interconnect_0.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_merlin_axi_translator.sv " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_merlin_axi_translator.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_controller.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_synchronizer.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/altera_reset_synchronizer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172300 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/aximaster_synth.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/aximaster_synth.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172301 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/axislave_synth.v " "Can't analyze file -- file d:/mega/documents/cs/tlob/quatusexamples2/db/ip/example3/submodules/axislave_synth.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1651406172301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4861 " "Peak virtual memory: 4861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651406172400 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  1 12:56:12 2022 " "Processing ended: Sun May  1 12:56:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651406172400 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651406172400 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651406172400 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406172400 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651406173054 ""}
