TimeQuest Timing Analyzer report for cam_proj
Mon Nov 11 13:46:55 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 15. Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 16. Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 17. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 18. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'
 20. Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'
 21. Slow 1200mV 85C Model Setup: 'PCLK_cam'
 22. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'PCLK_cam'
 24. Slow 1200mV 85C Model Hold: 'clk50'
 25. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 27. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 28. Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 29. Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 30. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'
 31. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'
 34. Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 35. Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk50'
 44. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 46. Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 47. Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 48. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 50. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 51. Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 52. Slow 1200mV 0C Model Setup: 'PCLK_cam'
 53. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'PCLK_cam'
 55. Slow 1200mV 0C Model Hold: 'clk50'
 56. Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 57. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 58. Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 59. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 63. Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 64. Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 65. Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 66. Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk50'
 74. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 76. Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 77. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 79. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 80. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 81. Fast 1200mV 0C Model Setup: 'PCLK_cam'
 82. Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 83. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'PCLK_cam'
 85. Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 86. Fast 1200mV 0C Model Hold: 'clk50'
 87. Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 88. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 89. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 90. Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 91. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 93. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 95. Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 96. Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; cam_proj                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  18.1%      ;
;     Processor 3            ;  13.9%      ;
;     Processor 4            ;  11.7%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; clk50                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { clk50 }                                                       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble }       ;
; PCLK_cam                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { PCLK_cam }                                                    ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk50  ; pll2|altpll_component|auto_generated|pll1|inclk[0]            ; { pll2|altpll_component|auto_generated|pll1|clk[0] }            ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] } ;
; sdram_controller:SDRAM|busy                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|busy }                                 ;
; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|rd_ready_r }                           ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|conv_TOP:conv|STOP }                             ;
; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|memorywork:block|step[0] }                       ;
; TOP:neiroset|nextstep                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|nextstep }                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 45.98 MHz  ; 45.98 MHz       ; clk50                                                       ;                                                               ;
; 108.55 MHz ; 108.55 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 127.78 MHz ; 127.78 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 137.74 MHz ; 137.74 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 143.91 MHz ; 143.91 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 176.09 MHz ; 176.09 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 211.28 MHz ; 211.28 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 239.01 MHz ; 239.01 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 250.69 MHz ; 250.69 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 353.23 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 603.14 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -18.484 ; -6205.377     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -10.898 ; -87.188       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.949  ; -2693.894     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.610  ; -92.576       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.726  ; -55.744       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.733  ; -236.585      ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.662  ; -137.219      ;
; sdram_controller:SDRAM|busy                                 ; -2.989  ; -227.313      ;
; TOP:neiroset|nextstep                                       ; -1.909  ; -9.545        ;
; PCLK_cam                                                    ; -1.831  ; -85.540       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.174  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.153 ; 0.000         ;
; clk50                                                       ; 0.229 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.308 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.323 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.326 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.341 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.343 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.357 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.358 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.401 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.809 ; -20.915       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.441 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.173 ; -11.294       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.248  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.746  ; 0.000         ;
; clk50                                                       ; 9.408  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.746 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -18.484 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.176     ; 15.793     ;
; -18.406 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.147     ; 15.744     ;
; -18.390 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 15.712     ;
; -18.368 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.176     ; 15.677     ;
; -18.362 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.176     ; 15.671     ;
; -18.290 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.147     ; 15.628     ;
; -18.284 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.147     ; 15.622     ;
; -18.274 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 15.596     ;
; -18.272 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.407     ;
; -18.268 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 15.590     ;
; -18.252 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 15.388     ;
; -18.248 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.440     ; 15.793     ;
; -18.246 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.176     ; 15.555     ;
; -18.222 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.532     ;
; -18.170 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.411     ; 15.744     ;
; -18.168 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.147     ; 15.506     ;
; -18.164 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.152     ; 15.497     ;
; -18.156 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.291     ;
; -18.154 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.427     ; 15.712     ;
; -18.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.163     ; 15.474     ;
; -18.150 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.285     ;
; -18.136 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 15.272     ;
; -18.132 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.440     ; 15.677     ;
; -18.130 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 15.266     ;
; -18.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.440     ; 15.671     ;
; -18.125 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.260     ;
; -18.106 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.416     ;
; -18.100 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.410     ;
; -18.054 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.411     ; 15.628     ;
; -18.048 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.411     ; 15.622     ;
; -18.048 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.152     ; 15.381     ;
; -18.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.152     ; 15.375     ;
; -18.038 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.427     ; 15.596     ;
; -18.036 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.614     ; 15.407     ;
; -18.034 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.169     ;
; -18.032 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.427     ; 15.590     ;
; -18.030 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.340     ;
; -18.026 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 15.325     ;
; -18.016 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.613     ; 15.388     ;
; -18.014 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 15.150     ;
; -18.010 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.440     ; 15.555     ;
; -18.009 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.144     ;
; -18.003 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.138     ;
; -18.001 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.241     ; 15.245     ;
; -17.986 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.439     ; 15.532     ;
; -17.984 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.294     ;
; -17.960 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 15.096     ;
; -17.950 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.185     ; 15.250     ;
; -17.932 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.411     ; 15.506     ;
; -17.928 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.416     ; 15.497     ;
; -17.926 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.152     ; 15.259     ;
; -17.923 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.212     ; 15.196     ;
; -17.920 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.614     ; 15.291     ;
; -17.916 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.427     ; 15.474     ;
; -17.914 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.614     ; 15.285     ;
; -17.914 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.224     ;
; -17.910 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 15.209     ;
; -17.908 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.218     ;
; -17.907 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.228     ; 15.164     ;
; -17.904 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 15.203     ;
; -17.900 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.613     ; 15.272     ;
; -17.894 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.613     ; 15.266     ;
; -17.889 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.614     ; 15.260     ;
; -17.887 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.350     ; 15.022     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.219     ; 15.148     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.219     ; 15.148     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.912     ; 15.455     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.912     ; 15.455     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.912     ; 15.455     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.912     ; 15.455     ;
; -17.882 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.912     ; 15.455     ;
; -17.878 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 15.177     ;
; -17.870 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.439     ; 15.416     ;
; -17.864 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.439     ; 15.410     ;
; -17.844 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 14.980     ;
; -17.838 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.349     ; 14.974     ;
; -17.834 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.185     ; 15.134     ;
; -17.828 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.185     ; 15.128     ;
; -17.812 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.416     ; 15.381     ;
; -17.806 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.416     ; 15.375     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.190     ; 15.099     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.190     ; 15.099     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.883     ; 15.406     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.883     ; 15.406     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.883     ; 15.406     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.883     ; 15.406     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.883     ; 15.406     ;
; -17.798 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.614     ; 15.169     ;
; -17.794 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.439     ; 15.340     ;
; -17.792 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.175     ; 15.102     ;
; -17.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.450     ; 15.325     ;
; -17.789 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.415     ; 14.859     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.186     ; 15.087     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.206     ; 15.067     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.206     ; 15.067     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.899     ; 15.374     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.899     ; 15.374     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.899     ; 15.374     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.899     ; 15.374     ;
; -17.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.899     ; 15.374     ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -10.898 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 9.027      ;
; -10.891 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 9.020      ;
; -10.873 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 9.002      ;
; -10.871 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 9.000      ;
; -10.821 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.941      ;
; -10.817 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.946      ;
; -10.814 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.934      ;
; -10.810 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.939      ;
; -10.796 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.916      ;
; -10.794 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.914      ;
; -10.792 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.921      ;
; -10.790 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.919      ;
; -10.631 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.137      ;
; -10.628 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.134      ;
; -10.627 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.133      ;
; -10.626 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.132      ;
; -10.554 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.683      ;
; -10.554 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 9.051      ;
; -10.551 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 9.048      ;
; -10.550 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.056      ;
; -10.550 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 9.047      ;
; -10.549 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 9.046      ;
; -10.547 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.676      ;
; -10.547 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.053      ;
; -10.546 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.052      ;
; -10.545 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 9.051      ;
; -10.529 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.658      ;
; -10.527 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.656      ;
; -10.448 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.568      ;
; -10.441 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.561      ;
; -10.423 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.543      ;
; -10.421 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.541      ;
; -10.349 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.478      ;
; -10.342 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.471      ;
; -10.324 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.444      ;
; -10.324 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.453      ;
; -10.322 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.451      ;
; -10.317 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.437      ;
; -10.299 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.419      ;
; -10.297 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.417      ;
; -10.287 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.793      ;
; -10.284 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.790      ;
; -10.283 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.789      ;
; -10.282 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.788      ;
; -10.198 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.327      ;
; -10.191 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.320      ;
; -10.181 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.678      ;
; -10.178 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.675      ;
; -10.177 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.674      ;
; -10.176 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.673      ;
; -10.173 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.302      ;
; -10.171 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.816     ; 8.300      ;
; -10.082 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.588      ;
; -10.079 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.585      ;
; -10.078 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.584      ;
; -10.077 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.583      ;
; -10.057 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.554      ;
; -10.054 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.551      ;
; -10.053 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.550      ;
; -10.052 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.549      ;
; -9.931  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.437      ;
; -9.928  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.434      ;
; -9.927  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.433      ;
; -9.926  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.439     ; 8.432      ;
; -9.919  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.039      ;
; -9.912  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.032      ;
; -9.894  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.014      ;
; -9.892  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.825     ; 8.012      ;
; -9.652  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.149      ;
; -9.649  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.146      ;
; -9.648  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.145      ;
; -9.647  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.448     ; 8.144      ;
; -9.575  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 7.338      ;
; -9.569  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 7.332      ;
; -9.561  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 7.324      ;
; -9.559  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.182     ; 7.322      ;
; -9.396  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.515      ;
; -9.390  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.509      ;
; -9.382  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.501      ;
; -9.380  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.499      ;
; -9.294  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.805     ; 7.434      ;
; -9.293  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.805     ; 7.433      ;
; -9.291  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.805     ; 7.431      ;
; -9.290  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.805     ; 7.430      ;
; -9.132  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.251      ;
; -9.126  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.245      ;
; -9.125  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.244      ;
; -9.120  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.239      ;
; -9.115  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 7.611      ;
; -9.114  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 7.610      ;
; -9.112  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.231      ;
; -9.112  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 7.608      ;
; -9.111  ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.449     ; 7.607      ;
; -9.110  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.229      ;
; -9.107  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.226      ;
; -9.105  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.224      ;
; -9.034  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.153      ;
; -9.027  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.146      ;
; -9.009  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.128      ;
; -9.007  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.826     ; 7.126      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.949 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 7.229      ;
; -5.949 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 7.229      ;
; -5.943 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.218      ;
; -5.943 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.218      ;
; -5.899 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.165      ;
; -5.899 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.165      ;
; -5.892 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.308      ; 7.195      ;
; -5.892 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.308      ; 7.195      ;
; -5.886 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.184      ;
; -5.886 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.184      ;
; -5.867 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.269      ; 7.131      ;
; -5.867 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.269      ; 7.131      ;
; -5.842 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.131      ;
; -5.842 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.131      ;
; -5.832 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.098      ;
; -5.832 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.098      ;
; -5.821 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.087      ;
; -5.821 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.087      ;
; -5.810 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.292      ; 7.097      ;
; -5.810 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.292      ; 7.097      ;
; -5.787 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.053      ;
; -5.787 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 7.053      ;
; -5.775 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.064      ;
; -5.775 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.064      ;
; -5.764 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.039      ;
; -5.764 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.039      ;
; -5.764 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.053      ;
; -5.764 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.053      ;
; -5.749 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.024      ;
; -5.749 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 7.024      ;
; -5.730 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.019      ;
; -5.730 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 7.019      ;
; -5.707 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.005      ;
; -5.707 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 7.005      ;
; -5.692 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 6.990      ;
; -5.692 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.303      ; 6.990      ;
; -5.683 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.949      ;
; -5.683 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.949      ;
; -5.657 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 6.937      ;
; -5.657 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 6.937      ;
; -5.627 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.661      ;
; -5.626 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 6.915      ;
; -5.626 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 6.915      ;
; -5.621 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.654      ;
; -5.614 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.298      ; 6.907      ;
; -5.614 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.298      ; 6.907      ;
; -5.608 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.293      ; 6.896      ;
; -5.608 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.293      ; 6.896      ;
; -5.600 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.308      ; 6.903      ;
; -5.600 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.308      ; 6.903      ;
; -5.586 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.619      ;
; -5.585 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.851      ;
; -5.585 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.851      ;
; -5.576 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 6.613      ;
; -5.574 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.610      ;
; -5.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.607      ;
; -5.567 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.603      ;
; -5.565 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 6.602      ;
; -5.564 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.284      ; 6.843      ;
; -5.564 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.284      ; 6.843      ;
; -5.561 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.595      ;
; -5.559 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.590      ;
; -5.559 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.591      ;
; -5.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.592      ;
; -5.553 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.585      ;
; -5.549 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.577      ;
; -5.548 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.584      ;
; -5.547 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.583      ;
; -5.546 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.579      ;
; -5.545 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.581      ;
; -5.543 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.579      ;
; -5.542 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.578      ;
; -5.542 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.571      ;
; -5.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.577      ;
; -5.540 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.573      ;
; -5.538 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.574      ;
; -5.532 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.568      ;
; -5.532 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 6.809      ;
; -5.532 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 6.809      ;
; -5.530 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.562      ;
; -5.528 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 6.817      ;
; -5.528 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.294      ; 6.817      ;
; -5.523 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.558      ;
; -5.523 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_22_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.559      ;
; -5.521 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.556      ;
; -5.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.555      ;
; -5.518 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.546      ;
; -5.517 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.553      ;
; -5.515 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.550      ;
; -5.514 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.549      ;
; -5.514 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.549      ;
; -5.512 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.544      ;
; -5.511 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.545      ;
; -5.510 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.545      ;
; -5.507 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.538      ;
; -5.505 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.538      ;
; -5.504 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_9_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.540      ;
; -5.504 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.539      ;
; -5.498 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.534      ;
; -5.498 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 6.533      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.610 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 7.734      ;
; -5.600 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.767      ;
; -5.522 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 7.694      ;
; -5.462 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.388      ; 7.563      ;
; -5.445 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 7.563      ;
; -5.438 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.389      ; 7.517      ;
; -5.344 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 7.470      ;
; -5.341 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 7.443      ;
; -5.325 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 7.443      ;
; -5.322 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.397      ; 7.417      ;
; -5.305 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.471      ;
; -5.236 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 7.331      ;
; -5.233 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 7.359      ;
; -5.210 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 7.463      ;
; -5.185 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.351      ;
; -5.139 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.388      ; 7.240      ;
; -5.127 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.294      ;
; -5.103 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 7.227      ;
; -5.094 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 7.212      ;
; -5.065 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 7.160      ;
; -5.055 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 7.181      ;
; -5.050 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 7.222      ;
; -5.038 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 7.164      ;
; -5.034 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.397      ; 7.129      ;
; -4.965 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 7.055      ;
; -4.954 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.120      ;
; -4.940 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 7.066      ;
; -4.913 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.569      ; 7.080      ;
; -4.908 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.388      ; 7.009      ;
; -4.891 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 6.981      ;
; -4.882 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.389      ; 6.961      ;
; -4.872 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 6.996      ;
; -4.870 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 6.965      ;
; -4.836 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 7.008      ;
; -4.803 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.397      ; 6.898      ;
; -4.799 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 7.046      ;
; -4.783 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 6.885      ;
; -4.759 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.402      ; 6.851      ;
; -4.745 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.411      ; 6.871      ;
; -4.696 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.374      ; 6.786      ;
; -4.654 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 6.907      ;
; -4.628 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 6.875      ;
; -4.597 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.923      ; 7.734      ;
; -4.587 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.767      ;
; -4.585 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 7.029      ;
; -4.583 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.389      ; 6.662      ;
; -4.566 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.402      ; 6.658      ;
; -4.526 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.410      ; 6.628      ;
; -4.509 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.081      ; 7.694      ;
; -4.453 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 6.897      ;
; -4.449 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.901      ; 7.563      ;
; -4.433 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.398      ; 6.680      ;
; -4.432 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.911      ; 7.563      ;
; -4.425 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.902      ; 7.517      ;
; -4.339 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.402      ; 6.431      ;
; -4.331 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.924      ; 7.470      ;
; -4.328 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.923      ; 7.443      ;
; -4.312 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.911      ; 7.443      ;
; -4.309 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.910      ; 7.417      ;
; -4.292 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.471      ;
; -4.258 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.568      ; 6.702      ;
; -4.223 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.914      ; 7.331      ;
; -4.220 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.924      ; 7.359      ;
; -4.197 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.914      ; 7.463      ;
; -4.172 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.351      ;
; -4.166 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.401      ; 6.419      ;
; -4.132 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.852      ; 7.718      ;
; -4.126 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.901      ; 7.240      ;
; -4.122 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.011      ; 7.751      ;
; -4.114 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.294      ;
; -4.090 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.923      ; 7.227      ;
; -4.081 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.911      ; 7.212      ;
; -4.052 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.914      ; 7.160      ;
; -4.044 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.010      ; 7.678      ;
; -4.042 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.924      ; 7.181      ;
; -4.037 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.081      ; 7.222      ;
; -4.025 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.924      ; 7.164      ;
; -4.021 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.910      ; 7.129      ;
; -3.984 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.830      ; 7.547      ;
; -3.967 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.840      ; 7.547      ;
; -3.960 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.831      ; 7.501      ;
; -3.952 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.887      ; 7.055      ;
; -3.941 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.120      ;
; -3.927 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.924      ; 7.066      ;
; -3.912 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.852      ; 7.498      ;
; -3.912 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.840      ; 7.492      ;
; -3.903 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.840      ; 7.483      ;
; -3.902 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.011      ; 7.531      ;
; -3.900 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.082      ; 7.080      ;
; -3.895 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.901      ; 7.009      ;
; -3.878 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.887      ; 6.981      ;
; -3.869 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.902      ; 6.961      ;
; -3.866 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.853      ; 7.454      ;
; -3.863 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.852      ; 7.427      ;
; -3.859 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.923      ; 6.996      ;
; -3.857 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.914      ; 6.965      ;
; -3.844 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.839      ; 7.401      ;
; -3.838 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.831      ; 7.379      ;
; -3.827 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.011      ; 7.455      ;
; -3.824 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.010      ; 7.458      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.726 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.219     ; 5.310      ;
; -4.692 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.219     ; 5.276      ;
; -4.679 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.219     ; 5.263      ;
; -4.671 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.219     ; 5.255      ;
; -4.478 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.215     ; 5.066      ;
; -4.444 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.215     ; 5.032      ;
; -4.431 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.215     ; 5.019      ;
; -4.423 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.215     ; 5.011      ;
; -4.106 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.142     ; 4.267      ;
; -4.072 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.142     ; 4.233      ;
; -4.059 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.142     ; 4.220      ;
; -4.053 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.282      ; 5.330      ;
; -4.051 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.142     ; 4.212      ;
; -3.914 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.086      ;
; -3.913 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.282      ; 5.190      ;
; -3.880 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.410      ;
; -3.880 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.052      ;
; -3.867 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.039      ;
; -3.859 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.031      ;
; -3.858 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.282      ; 5.135      ;
; -3.846 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.376      ;
; -3.833 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.363      ;
; -3.825 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.355      ;
; -3.805 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.286      ; 5.086      ;
; -3.781 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.311      ;
; -3.758 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.219     ; 4.342      ;
; -3.747 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.277      ;
; -3.734 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.264      ;
; -3.726 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 4.256      ;
; -3.685 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.282      ; 4.962      ;
; -3.665 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.286      ; 4.946      ;
; -3.610 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.286      ; 4.891      ;
; -3.541 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.764      ;
; -3.510 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.215     ; 4.098      ;
; -3.507 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.730      ;
; -3.494 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.717      ;
; -3.486 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.709      ;
; -3.437 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.286      ; 4.718      ;
; -3.433 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.359      ; 4.287      ;
; -3.433 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.288      ; 4.716      ;
; -3.314 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.537      ;
; -3.293 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.359      ; 4.147      ;
; -3.280 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.503      ;
; -3.270 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.236      ; 3.799      ;
; -3.267 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.490      ;
; -3.259 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.482      ;
; -3.255 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.288      ; 4.538      ;
; -3.253 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.236      ; 3.782      ;
; -3.241 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.370      ; 4.106      ;
; -3.238 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.359      ; 4.092      ;
; -3.231 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.236      ; 3.760      ;
; -3.224 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.236      ; 3.753      ;
; -3.207 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.430      ;
; -3.207 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.430      ;
; -3.185 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.292      ; 4.472      ;
; -3.173 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.396      ;
; -3.169 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.288      ; 4.452      ;
; -3.160 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.383      ;
; -3.152 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.375      ;
; -3.149 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.372      ;
; -3.138 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.142     ; 3.299      ;
; -3.115 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.338      ;
; -3.114 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.122     ; 3.285      ;
; -3.108 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.331      ;
; -3.102 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.325      ;
; -3.101 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.370      ; 3.966      ;
; -3.094 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 3.317      ;
; -3.080 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.122     ; 3.251      ;
; -3.067 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.290      ;
; -3.067 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.122     ; 3.238      ;
; -3.065 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.359      ; 3.919      ;
; -3.059 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.122     ; 3.230      ;
; -3.046 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.370      ; 3.911      ;
; -3.012 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.235      ;
; -3.007 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.292      ; 4.294      ;
; -2.968 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.191      ;
; -2.950 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.244      ; 3.487      ;
; -2.946 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 3.118      ;
; -2.921 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.244      ; 3.458      ;
; -2.921 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.292      ; 4.208      ;
; -2.913 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.136      ;
; -2.912 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 3.442      ;
; -2.903 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.244      ; 3.440      ;
; -2.899 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.244      ; 3.436      ;
; -2.873 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.370      ; 3.738      ;
; -2.868 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.784      ;
; -2.839 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 4.062      ;
; -2.813 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.237      ; 3.343      ;
; -2.813 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.365      ; 3.673      ;
; -2.776 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.282      ; 4.053      ;
; -2.740 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.738      ; 3.963      ;
; -2.728 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.644      ;
; -2.673 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.589      ;
; -2.641 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.557      ;
; -2.635 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.365      ; 3.495      ;
; -2.621 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.376      ; 3.492      ;
; -2.612 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.737      ; 3.834      ;
; -2.587 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.744      ; 3.816      ;
; -2.573 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.580     ; 2.796      ;
; -2.549 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.365      ; 3.409      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.733 ; x_sdram[1]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.667      ;
; -3.654 ; x_sdram[0]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.588      ;
; -3.622 ; x_sdram[6]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.556      ;
; -3.617 ; x_sdram[3]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.551      ;
; -3.534 ; x_sdram[2]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.468      ;
; -3.502 ; x_sdram[5]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.436      ;
; -3.495 ; x_sdram[1]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.429      ;
; -3.489 ; x_sdram[9]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.423      ;
; -3.475 ; x_sdram[6]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.409      ;
; -3.462 ; x_sdram[8]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.396      ;
; -3.418 ; x_sdram[4]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.352      ;
; -3.416 ; x_sdram[0]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.350      ;
; -3.378 ; x_sdram[7]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.312      ;
; -3.371 ; x_sdram[1]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.305      ;
; -3.362 ; x_sdram[6]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.296      ;
; -3.342 ; x_sdram[9]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.276      ;
; -3.320 ; x_sdram[0]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.254      ;
; -3.319 ; x_sdram[1]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.253      ;
; -3.315 ; x_sdram[8]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.249      ;
; -3.305 ; sdram_controller:SDRAM|rd_data_r[5]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.596      ; 5.859      ;
; -3.292 ; x_sdram[0]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.226      ;
; -3.255 ; x_sdram[3]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.189      ;
; -3.242 ; x_sdram[0]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.176      ;
; -3.239 ; x_sdram[1]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.173      ;
; -3.229 ; x_sdram[9]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.163      ;
; -3.222 ; sdram_controller:SDRAM|rd_data_r[3]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.594      ; 5.774      ;
; -3.206 ; x_sdram[2]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.140      ;
; -3.202 ; x_sdram[8]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.136      ;
; -3.196 ; sdram_controller:SDRAM|rd_data_r[13] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.590      ; 5.744      ;
; -3.175 ; x_sdram[0]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.109      ;
; -3.174 ; x_sdram[1]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.108      ;
; -3.172 ; x_sdram[2]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.106      ;
; -3.160 ; x_sdram[0]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.094      ;
; -3.140 ; x_sdram[5]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.074      ;
; -3.130 ; sdram_controller:SDRAM|rd_data_r[4]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.598      ; 5.686      ;
; -3.123 ; x_sdram[3]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.057      ;
; -3.077 ; ready                                ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.011      ;
; -3.071 ; x_sdram[7]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.005      ;
; -3.067 ; x_sdram[1]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.001      ;
; -3.063 ; sdram_controller:SDRAM|rd_data_r[0]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.600      ; 5.621      ;
; -3.061 ; x_sdram[2]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.995      ;
; -3.058 ; x_sdram[3]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.992      ;
; -3.056 ; x_sdram[4]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.990      ;
; -3.051 ; sdram_controller:SDRAM|rd_data_r[12] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.587      ; 5.596      ;
; -3.050 ; sdram_controller:SDRAM|rd_data_r[10] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.595      ; 5.603      ;
; -3.050 ; sdram_controller:SDRAM|rd_data_r[9]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.590      ; 5.598      ;
; -3.040 ; x_sdram[2]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.974      ;
; -3.039 ; x_sdram[6]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.973      ;
; -3.035 ; sdram_controller:SDRAM|rd_data_r[15] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.591      ; 5.584      ;
; -3.015 ; sdram_controller:SDRAM|rd_data_r[8]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.594      ; 5.567      ;
; -3.015 ; sdram_controller:SDRAM|rd_data_r[14] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.590      ; 5.563      ;
; -3.008 ; x_sdram[5]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.942      ;
; -3.004 ; x_sdram[0]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.938      ;
; -3.003 ; x_sdram[1]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.937      ;
; -3.001 ; x_sdram[6]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.935      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.997 ; rd_addr[6]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.931      ;
; -2.988 ; x_sdram[0]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.922      ;
; -2.981 ; x_sdram[2]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.915      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.979 ; rd_addr[1]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.913      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.970 ; rd_addr[0]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.904      ;
; -2.958 ; x_sdram[7]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.892      ;
; -2.951 ; x_sdram[3]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.885      ;
; -2.946 ; sdram_controller:SDRAM|rd_data_r[1]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.597      ; 5.501      ;
; -2.945 ; x_sdram[4]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.879      ;
; -2.936 ; x_sdram[9]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.870      ;
; -2.924 ; x_sdram[4]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.858      ;
; -2.917 ; ready                                ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.851      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.662 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 2.129      ;
; -3.662 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 2.129      ;
; -3.658 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 2.125      ;
; -3.656 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 2.123      ;
; -3.655 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 2.122      ;
; -3.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.754     ; 1.796      ;
; -3.554 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.843     ; 1.666      ;
; -3.516 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 2.002      ;
; -3.516 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 2.002      ;
; -3.516 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 2.002      ;
; -3.515 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 1.979      ;
; -3.515 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 1.979      ;
; -3.515 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 1.979      ;
; -3.488 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 1.974      ;
; -3.473 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.939      ;
; -3.473 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.939      ;
; -3.450 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.917      ;
; -3.450 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.917      ;
; -3.450 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.917      ;
; -3.450 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.917      ;
; -3.450 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.917      ;
; -3.434 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.900      ;
; -3.434 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.900      ;
; -3.423 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.889      ;
; -3.419 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.885      ;
; -3.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.754     ; 1.612      ;
; -3.408 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.874      ;
; -3.404 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 1.005      ;
; -3.392 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 0.993      ;
; -3.389 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.753     ; 1.591      ;
; -3.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.753     ; 1.589      ;
; -3.384 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 1.008      ;
; -3.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.754     ; 1.573      ;
; -3.356 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 1.842      ;
; -3.354 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 1.840      ;
; -3.349 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 1.835      ;
; -3.348 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.972      ;
; -3.347 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.971      ;
; -3.347 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.469     ; 1.833      ;
; -3.322 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.946      ;
; -3.313 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.467     ; 1.801      ;
; -3.306 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.467     ; 1.794      ;
; -3.292 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.467     ; 1.780      ;
; -3.287 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.467     ; 1.775      ;
; -3.266 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 0.867      ;
; -3.263 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.729      ;
; -3.263 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.729      ;
; -3.260 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.726      ;
; -3.257 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.353     ; 0.859      ;
; -3.251 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.353     ; 0.853      ;
; -3.251 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 0.852      ;
; -3.250 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.353     ; 0.852      ;
; -3.250 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.874      ;
; -3.246 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.329     ; 0.872      ;
; -3.243 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 0.844      ;
; -3.242 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.866      ;
; -3.241 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.354     ; 0.842      ;
; -3.237 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.514     ; 1.678      ;
; -3.233 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.514     ; 1.674      ;
; -3.233 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.514     ; 1.674      ;
; -3.233 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.514     ; 1.674      ;
; -3.229 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.329     ; 0.855      ;
; -3.227 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.353     ; 0.829      ;
; -3.225 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.353     ; 0.827      ;
; -3.220 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.844      ;
; -3.217 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.331     ; 0.841      ;
; -3.207 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.329     ; 0.833      ;
; -3.203 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.329     ; 0.829      ;
; -3.184 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.770     ; 1.369      ;
; -3.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.754     ; 1.380      ;
; -3.170 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.766     ; 1.359      ;
; -3.142 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.746     ; 1.351      ;
; -3.139 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.771     ; 1.323      ;
; -2.985 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.771     ; 1.169      ;
; -2.922 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.743     ; 1.134      ;
; -2.907 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.747     ; 1.115      ;
; -2.859 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.354      ;
; -2.839 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.334      ;
; -2.790 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.745     ; 1.000      ;
; -2.785 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.745     ; 0.995      ;
; -2.716 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.188      ;
; -2.713 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.185      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.177      ;
; -2.698 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.193      ;
; -2.697 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.192      ;
; -2.695 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.167      ;
; -2.692 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 1.163      ;
; -2.688 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 1.159      ;
; -2.687 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.159      ;
; -2.687 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 1.158      ;
; -2.676 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.169      ;
; -2.669 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.162      ;
; -2.659 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.152      ;
; -2.656 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 1.127      ;
; -2.655 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.745     ; 0.865      ;
; -2.653 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 1.124      ;
; -2.634 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.127      ;
; -2.497 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.484     ; 0.968      ;
; -2.360 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 0.853      ;
; -2.359 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 0.852      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.989 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.087     ; 3.897      ;
; -2.903 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.836      ;
; -2.868 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.769      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.833 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.766      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.814 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.747      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.813 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.746      ;
; -2.787 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.720      ;
; -2.780 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.087     ; 3.688      ;
; -2.777 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.710      ;
; -2.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.673      ;
; -2.765 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.666      ;
; -2.765 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.666      ;
; -2.758 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.659      ;
; -2.729 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.087     ; 3.637      ;
; -2.719 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.656      ;
; -2.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.651      ;
; -2.718 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.655      ;
; -2.709 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.642      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.638      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.673 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.606      ;
; -2.672 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.667 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.599      ;
; -2.666 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.063     ; 3.598      ;
; -2.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.565      ;
; -2.663 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.596      ;
; -2.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.558      ;
; -2.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.558      ;
; -2.654 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.555      ;
; -2.650 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.551      ;
; -2.647 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.548      ;
; -2.647 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.548      ;
; -2.640 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.541      ;
; -2.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.571      ;
; -2.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.569      ;
; -2.635 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.087     ; 3.543      ;
; -2.593 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.530      ;
; -2.592 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.529      ;
; -2.592 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.094     ; 3.493      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
; -2.572 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.505      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.909 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.419     ; 1.485      ;
; -1.909 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.419     ; 1.485      ;
; -1.909 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.419     ; 1.485      ;
; -1.909 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.419     ; 1.485      ;
; -1.909 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.419     ; 1.485      ;
; -0.658 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.632      ;
; -0.568 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.542      ;
; -0.542 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.516      ;
; -0.536 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.510      ;
; -0.535 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.509      ;
; -0.529 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.503      ;
; -0.463 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.437      ;
; -0.452 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.426      ;
; -0.428 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.402      ;
; -0.413 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.387      ;
; -0.028 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.005      ;
; -0.017 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.994      ;
; -0.004 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.981      ;
; 0.003  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.974      ;
; 0.278  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.699      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.831 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.529      ;
; -1.744 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.681      ;
; -1.661 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.359      ;
; -1.654 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.352      ;
; -1.650 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.348      ;
; -1.576 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.701      ;
; -1.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.700      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]              ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.555      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]              ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.552      ;
; -1.544 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.710      ;
; -1.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.709      ;
; -1.541 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.707      ;
; -1.540 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.099     ; 2.456      ;
; -1.540 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.706      ;
; -1.527 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.135     ; 2.407      ;
; -1.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.249     ; 2.290      ;
; -1.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.146      ; 2.683      ;
; -1.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.146      ; 2.682      ;
; -1.511 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 2.486      ;
; -1.508 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.206      ;
; -1.508 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 2.483      ;
; -1.485 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.350     ; 2.120      ;
; -1.460 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.843      ;
; -1.460 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.843      ;
; -1.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.146      ; 2.619      ;
; -1.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.340      ; 2.846      ;
; -1.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.146      ; 2.618      ;
; -1.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.840      ;
; -1.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.840      ;
; -1.455 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.340      ; 2.843      ;
; -1.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.571      ;
; -1.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.570      ;
; -1.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.099     ; 2.358      ;
; -1.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.099     ; 2.341      ;
; -1.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.058     ; 2.347      ;
; -1.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 2.019      ;
; -1.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.058     ; 2.344      ;
; -1.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.099     ; 2.297      ;
; -1.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 1.992      ;
; -1.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.317     ; 2.057      ;
; -1.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 2.333      ;
; -1.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 1.989      ;
; -1.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 2.330      ;
; -1.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.305      ; 2.685      ;
; -1.330 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.267      ;
; -1.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.275      ; 2.637      ;
; -1.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.245      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]              ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.305 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.020     ; 2.300      ;
; -1.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.228      ;
; -1.289 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.455      ;
; -1.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.454      ;
; -1.282 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.305      ; 2.635      ;
; -1.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.215      ;
; -1.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.135     ; 2.158      ;
; -1.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 1.905      ;
; -1.270 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.078     ; 2.207      ;
; -1.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.390      ;
; -1.264 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.275      ; 2.587      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.387      ;
; -1.256 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 2.231      ;
; -1.256 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.422      ;
; -1.255 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.421      ;
; -1.250 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.375      ;
; -1.244 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 1.876      ;
; -1.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.353     ; 1.870      ;
; -1.234 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.617      ;
; -1.234 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.617      ;
; -1.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.151      ; 2.399      ;
; -1.232 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.340      ; 2.620      ;
; -1.231 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.335      ; 2.614      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.174 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.443      ;
; 32.359 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.258      ;
; 32.469 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.148      ;
; 32.471 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.146      ;
; 32.589 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.028      ;
; 32.594 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 7.023      ;
; 32.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 6.914      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.748 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.864      ;
; 32.804 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 6.809      ;
; 32.804 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 6.809      ;
; 32.804 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 6.809      ;
; 32.804 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 6.809      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.029 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.586      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.064 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 6.554      ;
; 33.173 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.378     ; 6.444      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 33.353 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 6.266      ;
; 34.185 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 5.435      ;
; 34.225 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.375     ; 5.395      ;
; 34.310 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.376     ; 5.309      ;
; 34.348 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.579      ;
; 34.349 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.578      ;
; 34.351 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.576      ;
; 34.351 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.576      ;
; 34.351 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.576      ;
; 34.351 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.576      ;
; 34.352 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.575      ;
; 34.353 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.574      ;
; 34.354 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.573      ;
; 34.356 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.571      ;
; 34.356 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.571      ;
; 34.356 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.571      ;
; 34.356 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.571      ;
; 34.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.570      ;
; 34.524 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.378      ;
; 34.524 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.378      ;
; 34.525 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.402      ;
; 34.525 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.377      ;
; 34.529 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.373      ;
; 34.529 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.373      ;
; 34.529 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.373      ;
; 34.530 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.397      ;
; 34.530 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.372      ;
; 34.533 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.369      ;
; 34.534 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.368      ;
; 34.535 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.367      ;
; 34.538 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.364      ;
; 34.538 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.364      ;
; 34.540 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.362      ;
; 34.543 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.359      ;
; 34.609 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.318      ;
; 34.610 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.317      ;
; 34.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.315      ;
; 34.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.315      ;
; 34.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.315      ;
; 34.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.315      ;
; 34.613 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 5.314      ;
; 34.672 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 5.231      ;
; 34.672 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 5.231      ;
; 34.677 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 5.226      ;
; 34.677 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 5.226      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.153 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.825      ; 1.165      ;
; 0.263 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.440      ; 0.890      ;
; 0.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.440      ; 0.911      ;
; 0.305 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.681      ; 1.173      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.682      ; 1.180      ;
; 0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.310      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.648      ; 1.173      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.319      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.332      ;
; 0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.383      ;
; 0.367 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.528      ; 1.082      ;
; 0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.387      ;
; 0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.388      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.393      ;
; 0.376 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.536      ; 1.099      ;
; 0.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.357      ;
; 0.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.396      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.397      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.403      ;
; 0.385 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.580      ;
; 0.387 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.536      ; 1.110      ;
; 0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.589      ;
; 0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.379      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.047      ;
; 0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.415      ;
; 0.408 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.806      ; 1.401      ;
; 0.416 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.516      ; 1.119      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.622      ;
; 0.425 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.516      ; 1.128      ;
; 0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.417      ;
; 0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.807      ; 1.429      ;
; 0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.773      ; 1.399      ;
; 0.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.428      ;
; 0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.429      ;
; 0.444 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.645      ;
; 0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.432      ;
; 0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.435      ; 1.068      ;
; 0.447 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.100      ;
; 0.447 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.100      ;
; 0.459 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.112      ;
; 0.460 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.466      ; 1.113      ;
; 0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.016      ; 0.646      ;
; 0.489 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.773      ; 1.449      ;
; 0.506 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.673      ; 1.366      ;
; 0.509 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.673      ; 1.369      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.086      ; 0.758      ;
; 0.520 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.086      ; 0.763      ;
; 0.540 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.409      ; 1.136      ;
; 0.545 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.464      ; 1.166      ;
; 0.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.440      ; 1.176      ;
; 0.551 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.435      ; 1.173      ;
; 0.561 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.307      ; 1.055      ;
; 0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.409      ; 1.159      ;
; 0.569 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.674      ; 1.430      ;
; 0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.589      ;
; 0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.771      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.086      ; 0.817      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.775      ;
; 0.582 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.602      ;
; 0.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.603      ;
; 0.585 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.643      ; 1.415      ;
; 0.588 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.086      ; 0.831      ;
; 0.590 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.018      ; 0.795      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.614      ;
; 0.598 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.833      ; 1.618      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.799      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.799      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.245      ; 1.004      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.590      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.464      ; 1.225      ;
; 0.611 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.630      ;
; 0.617 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.815      ;
; 0.619 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.018      ; 0.824      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.825      ; 1.634      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.791      ;
; 0.623 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.799      ; 1.609      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.086      ; 0.870      ;
; 0.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.828      ;
; 0.630 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.831      ;
; 0.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.832      ; 1.657      ;
; 0.649 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.848      ;
; 0.652 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.307      ; 1.146      ;
; 0.653 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.634      ;
; 0.659 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.825      ; 1.671      ;
; 0.661 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.521      ; 1.369      ;
; 0.665 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.853      ; 1.705      ;
; 0.666 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.794      ; 1.647      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.229 ; TOP:neiroset|memorywork:block|dw[30]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.798      ;
; 0.298 ; TOP:neiroset|memorywork:block|addrw[1]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.864      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[44]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.875      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[65]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.392      ; 0.889      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[48]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.880      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[42]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.882      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[50]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; TOP:neiroset|conv_TOP:conv|res1[14]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.887      ;
; 0.316 ; TOP:neiroset|conv_TOP:conv|write_addresstp[2]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.885      ;
; 0.319 ; TOP:neiroset|conv_TOP:conv|res1[7]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.893      ;
; 0.323 ; TOP:neiroset|conv_TOP:conv|write_addresstp[11] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.892      ;
; 0.323 ; TOP:neiroset|memorywork:block|dw[45]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.892      ;
; 0.325 ; TOP:neiroset|conv_TOP:conv|res1[15]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.897      ;
; 0.327 ; TOP:neiroset|memorywork:block|dw[51]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.396      ; 0.910      ;
; 0.328 ; TOP:neiroset|conv_TOP:conv|write_addresstp[0]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.897      ;
; 0.328 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.897      ;
; 0.335 ; TOP:neiroset|memorywork:block|dw[43]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.903      ;
; 0.338 ; TOP:neiroset|memorywork:block|dw[46]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.907      ;
; 0.338 ; TOP:neiroset|memorywork:block|dw[49]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.907      ;
; 0.341 ; TOP:neiroset|conv_TOP:conv|res1[6]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.387      ; 0.915      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[2]          ; TOP:neiroset|memorywork:block|buff[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[4]          ; TOP:neiroset|memorywork:block|buff[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[0]          ; TOP:neiroset|memorywork:block|buff[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[1]          ; TOP:neiroset|memorywork:block|buff[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[11]         ; TOP:neiroset|memorywork:block|buff[11]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[12]         ; TOP:neiroset|memorywork:block|buff[12]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[13]         ; TOP:neiroset|memorywork:block|buff[13]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[15]         ; TOP:neiroset|memorywork:block|buff[15]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[33]         ; TOP:neiroset|memorywork:block|buff[33]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[42]         ; TOP:neiroset|memorywork:block|buff[42]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[43]         ; TOP:neiroset|memorywork:block|buff[43]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[53]         ; TOP:neiroset|memorywork:block|buff[53]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[55]         ; TOP:neiroset|memorywork:block|buff[55]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[64]         ; TOP:neiroset|memorywork:block|buff[64]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[65]         ; TOP:neiroset|memorywork:block|buff[65]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[3]          ; TOP:neiroset|memorywork:block|buff[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[5]          ; TOP:neiroset|memorywork:block|buff[5]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[6]          ; TOP:neiroset|memorywork:block|buff[6]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[7]          ; TOP:neiroset|memorywork:block|buff[7]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[14]         ; TOP:neiroset|memorywork:block|buff[14]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[16]         ; TOP:neiroset|memorywork:block|buff[16]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[17]         ; TOP:neiroset|memorywork:block|buff[17]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[18]         ; TOP:neiroset|memorywork:block|buff[18]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|maxp:maxpooling|marker[1]         ; TOP:neiroset|maxp:maxpooling|marker[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[89]         ; TOP:neiroset|memorywork:block|buff[89]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[90]         ; TOP:neiroset|memorywork:block|buff[90]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[91]         ; TOP:neiroset|memorywork:block|buff[91]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[92]         ; TOP:neiroset|memorywork:block|buff[92]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[93]         ; TOP:neiroset|memorywork:block|buff[93]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[94]         ; TOP:neiroset|memorywork:block|buff[94]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[95]         ; TOP:neiroset|memorywork:block|buff[95]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[96]         ; TOP:neiroset|memorywork:block|buff[96]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[97]         ; TOP:neiroset|memorywork:block|buff[97]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[98]         ; TOP:neiroset|memorywork:block|buff[98]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[74]         ; TOP:neiroset|memorywork:block|buff[74]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[8]          ; TOP:neiroset|memorywork:block|buff[8]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[9]          ; TOP:neiroset|memorywork:block|buff[9]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[10]         ; TOP:neiroset|memorywork:block|buff[10]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[19]         ; TOP:neiroset|memorywork:block|buff[19]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[20]         ; TOP:neiroset|memorywork:block|buff[20]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[21]         ; TOP:neiroset|memorywork:block|buff[21]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[34]         ; TOP:neiroset|memorywork:block|buff[34]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[35]         ; TOP:neiroset|memorywork:block|buff[35]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[36]         ; TOP:neiroset|memorywork:block|buff[36]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[37]         ; TOP:neiroset|memorywork:block|buff[37]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[38]         ; TOP:neiroset|memorywork:block|buff[38]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[39]         ; TOP:neiroset|memorywork:block|buff[39]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[40]         ; TOP:neiroset|memorywork:block|buff[40]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[41]         ; TOP:neiroset|memorywork:block|buff[41]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[23]         ; TOP:neiroset|memorywork:block|buff[23]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[25]         ; TOP:neiroset|memorywork:block|buff[25]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[72]         ; TOP:neiroset|memorywork:block|buff[72]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[76]         ; TOP:neiroset|memorywork:block|buff[76]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[29]         ; TOP:neiroset|memorywork:block|buff[29]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[31]         ; TOP:neiroset|memorywork:block|buff[31]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[32]         ; TOP:neiroset|memorywork:block|buff[32]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; TOP:neiroset|memorywork:block|buff[77]         ; TOP:neiroset|memorywork:block|buff[77]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; TOP:neiroset|memorywork:block|buff[86]         ; TOP:neiroset|memorywork:block|buff[86]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; TOP:neiroset|memorywork:block|buff[88]         ; TOP:neiroset|memorywork:block|buff[88]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; TOP:neiroset|memorywork:block|buff[66]         ; TOP:neiroset|memorywork:block|buff[66]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; TOP:neiroset|memorywork:block|buff[75]         ; TOP:neiroset|memorywork:block|buff[75]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; TOP:neiroset|conv_TOP:conv|write_addresstp[3]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.914      ;
; 0.346 ; TOP:neiroset|maxp:maxpooling|marker[0]         ; TOP:neiroset|maxp:maxpooling|marker[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.580      ;
; 0.349 ; TOP:neiroset|memorywork:block|dw[22]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.929      ;
; 0.351 ; TOP:neiroset|conv_TOP:conv|write_addresstp[9]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.920      ;
; 0.351 ; TOP:neiroset|memorywork:block|dw[28]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.920      ;
; 0.356 ; TOP:neiroset|memorywork:block|addr[0]          ; TOP:neiroset|memorywork:block|addr[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; TOP:neiroset|memorywork:block|addr[1]          ; TOP:neiroset|memorywork:block|addr[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; TOP:neiroset|memorywork:block|addr[2]          ; TOP:neiroset|memorywork:block|addr[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; TOP:neiroset|memorywork:block|addr[3]          ; TOP:neiroset|memorywork:block|addr[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; TOP:neiroset|memorywork:block|addr[4]          ; TOP:neiroset|memorywork:block|addr[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[10]          ; TOP:neiroset|maxp:maxpooling|buff[10]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[1]           ; TOP:neiroset|maxp:maxpooling|buff[1]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[2]           ; TOP:neiroset|maxp:maxpooling|buff[2]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[6]           ; TOP:neiroset|maxp:maxpooling|buff[6]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[7]           ; TOP:neiroset|maxp:maxpooling|buff[7]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[8]           ; TOP:neiroset|maxp:maxpooling|buff[8]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|maxp:maxpooling|buff[9]           ; TOP:neiroset|maxp:maxpooling|buff[9]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|dense:dense|re_w                  ; TOP:neiroset|dense:dense|re_w                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|globmaxp_en                       ; TOP:neiroset|globmaxp_en                                                                                        ; clk50        ; clk50       ; 0.000        ; 0.063      ; 0.577      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.308 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.873      ;
; 0.310 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.875      ;
; 0.319 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.884      ;
; 0.329 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.894      ;
; 0.338 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.903      ;
; 0.343 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.908      ;
; 0.344 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.909      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.376 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.378      ; 0.941      ;
; 0.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.600      ;
; 0.393 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.612      ;
; 0.402 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.621      ;
; 0.412 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.632      ;
; 0.438 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.657      ;
; 0.440 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.659      ;
; 0.442 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.661      ;
; 0.450 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.669      ;
; 0.481 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.701      ;
; 0.508 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.728      ;
; 0.512 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.730      ;
; 0.515 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.734      ;
; 0.516 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.735      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.522 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.741      ;
; 0.523 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[3]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.743      ;
; 0.535 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.753      ;
; 0.536 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.754      ;
; 0.553 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.780      ;
; 0.567 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.786      ;
; 0.567 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.786      ;
; 0.568 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.789      ;
; 0.572 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.805      ;
; 0.580 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.799      ;
; 0.585 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.804      ;
; 0.586 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.805      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.323 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.741      ; 6.263      ;
; 0.340 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.742      ; 6.281      ;
; 0.422 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.568      ; 6.189      ;
; 0.434 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.567      ; 6.200      ;
; 0.454 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.742      ; 6.395      ;
; 0.496 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.564      ; 6.259      ;
; 0.501 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.563      ; 6.263      ;
; 0.510 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.578      ; 6.287      ;
; 0.542 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.577      ; 6.318      ;
; 0.557 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.578      ; 6.334      ;
; 0.601 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.741      ; 6.541      ;
; 0.603 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.555      ; 6.357      ;
; 0.643 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.564      ; 6.406      ;
; 0.663 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.539      ; 6.401      ;
; 0.689 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.477      ; 6.365      ;
; 0.706 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.478      ; 6.383      ;
; 0.726 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.303      ; 6.228      ;
; 0.736 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.304      ; 6.239      ;
; 0.741 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 5.767      ;
; 0.768 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.478      ; 6.445      ;
; 0.778 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.842      ; 5.630      ;
; 0.788 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.843      ; 5.641      ;
; 0.798 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.299      ; 6.296      ;
; 0.827 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.567      ; 6.593      ;
; 0.841 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.300      ; 6.340      ;
; 0.856 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.313      ; 6.368      ;
; 0.876 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.314      ; 6.389      ;
; 0.883 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.839      ; 5.732      ;
; 0.886 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.477      ; 6.562      ;
; 0.898 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.852      ; 5.760      ;
; 0.905 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.741      ; 6.365      ;
; 0.917 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.291      ; 6.407      ;
; 0.920 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.554      ; 6.673      ;
; 0.922 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.742      ; 6.383      ;
; 0.923 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.314      ; 6.436      ;
; 0.942 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.567      ; 6.228      ;
; 0.950 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 5.976      ;
; 0.952 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.568      ; 6.239      ;
; 0.953 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.544      ; 6.696      ;
; 0.959 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.830      ; 5.799      ;
; 0.967 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 5.994      ;
; 0.977 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.275      ; 6.451      ;
; 0.979 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.577      ; 6.755      ;
; 0.984 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.742      ; 6.445      ;
; 1.009 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.300      ; 6.508      ;
; 1.014 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.563      ; 6.296      ;
; 1.019 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.814      ; 5.843      ;
; 1.039 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 6.065      ;
; 1.052 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.843      ; 5.905      ;
; 1.057 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.564      ; 6.340      ;
; 1.063 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 6.089      ;
; 1.063 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 6.089      ;
; 1.067 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.477      ; 6.263      ;
; 1.072 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.577      ; 6.368      ;
; 1.079 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.106      ;
; 1.079 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.106      ;
; 1.080 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.107      ;
; 1.084 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.478      ; 6.281      ;
; 1.092 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.578      ; 6.389      ;
; 1.102 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.741      ; 6.562      ;
; 1.109 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.853      ; 5.972      ;
; 1.111 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.842      ; 5.963      ;
; 1.115 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.142      ;
; 1.117 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.838      ; 5.965      ;
; 1.123 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.839      ; 5.972      ;
; 1.126 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.153      ;
; 1.133 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.555      ; 6.407      ;
; 1.137 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.853      ; 6.000      ;
; 1.139 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.578      ; 6.436      ;
; 1.162 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.843      ; 6.015      ;
; 1.166 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.304      ; 6.189      ;
; 1.174 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.842      ; 6.026      ;
; 1.178 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.303      ; 6.200      ;
; 1.184 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.853      ; 6.047      ;
; 1.189 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.303      ; 6.691      ;
; 1.193 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.539      ; 6.451      ;
; 1.194 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.017      ; 6.221      ;
; 1.194 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.838      ; 6.042      ;
; 1.198 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.478      ; 6.395      ;
; 1.205 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.016      ; 6.231      ;
; 1.205 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.290      ; 6.694      ;
; 1.225 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.564      ; 6.508      ;
; 1.236 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.839      ; 6.085      ;
; 1.240 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.300      ; 6.259      ;
; 1.241 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.842      ; 6.093      ;
; 1.241 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.838      ; 6.089      ;
; 1.243 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.842      ; 6.095      ;
; 1.245 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.299      ; 6.263      ;
; 1.250 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.853      ; 6.113      ;
; 1.254 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.314      ; 6.287      ;
; 1.257 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.829      ; 6.096      ;
; 1.264 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.313      ; 6.776      ;
; 1.270 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.839      ; 6.119      ;
; 1.282 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.852      ; 6.144      ;
; 1.286 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.313      ; 6.318      ;
; 1.295 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.280      ; 6.774      ;
; 1.297 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.843      ; 6.150      ;
; 1.297 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.853      ; 6.160      ;
; 1.301 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.314      ; 6.334      ;
; 1.306 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.839      ; 6.155      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.326 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 0.905      ;
; 0.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 0.899      ;
; 0.329 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 0.903      ;
; 0.337 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.913      ;
; 0.338 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 0.916      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.916      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.916      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.577      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 0.926      ;
; 0.351 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.927      ;
; 0.354 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 0.932      ;
; 0.354 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 0.926      ;
; 0.357 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.577      ;
; 0.364 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 0.945      ;
; 0.366 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 0.940      ;
; 0.367 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.943      ;
; 0.369 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.589      ;
; 0.390 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.395      ; 0.972      ;
; 0.397 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.617      ;
; 0.399 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.619      ;
; 0.417 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.637      ;
; 0.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.035      ;
; 0.466 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.058      ;
; 0.494 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 1.068      ;
; 0.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[10]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.740      ;
; 0.550 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.142      ;
; 0.551 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.771      ;
; 0.556 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.776      ;
; 0.561 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.779      ;
; 0.563 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.155      ;
; 0.567 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 1.148      ;
; 0.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 1.150      ;
; 0.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.150      ;
; 0.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.793      ;
; 0.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.165      ;
; 0.575 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.809      ;
; 0.577 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 1.162      ;
; 0.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.801      ;
; 0.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.435      ; 1.173      ;
; 0.582 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.803      ;
; 0.584 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.802      ;
; 0.584 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.802      ;
; 0.585 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.805      ;
; 0.586 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.396      ; 1.169      ;
; 0.587 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.807      ;
; 0.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 1.161      ;
; 0.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.809      ;
; 0.591 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 1.169      ;
; 0.592 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 1.170      ;
; 0.594 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.812      ;
; 0.598 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.177      ;
; 0.599 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.819      ;
; 0.602 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.820      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.395      ; 1.185      ;
; 0.604 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 1.185      ;
; 0.608 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.187      ;
; 0.610 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.395      ; 1.192      ;
; 0.611 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.190      ;
; 0.614 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.198      ;
; 0.614 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.198      ;
; 0.619 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.839      ;
; 0.619 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.839      ;
; 0.621 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.841      ;
; 0.622 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 1.196      ;
; 0.625 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.204      ;
; 0.639 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 1.211      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.341 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.357 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.580      ;
; 0.882 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.060      ; 1.099      ;
; 0.973 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.582      ; 1.242      ;
; 1.046 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.052      ; 1.255      ;
; 1.046 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.282      ;
; 1.172 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.408      ;
; 1.188 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.430      ;
; 1.256 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.977      ; 1.920      ;
; 1.265 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.486      ;
; 1.267 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.503      ;
; 1.310 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.552      ;
; 1.387 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.629      ;
; 1.409 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.645      ;
; 1.421 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.663      ;
; 1.450 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.977      ; 2.114      ;
; 1.456 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.698      ;
; 1.528 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.582      ; 1.797      ;
; 1.528 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.753      ;
; 1.570 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.812      ;
; 1.627 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.625      ; 1.939      ;
; 1.655 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.897      ;
; 1.667 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.903      ;
; 1.674 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.916      ;
; 1.689 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 1.931      ;
; 1.695 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.625      ; 2.007      ;
; 1.709 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.977      ; 2.373      ;
; 1.778 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.020      ;
; 1.778 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.020      ;
; 1.785 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.586      ; 2.058      ;
; 1.790 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 2.446      ;
; 1.806 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.048      ;
; 1.845 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.971      ; 2.503      ;
; 1.853 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.968      ; 2.508      ;
; 1.868 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 2.524      ;
; 1.869 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.111      ;
; 1.889 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 2.539      ;
; 1.892 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 2.548      ;
; 1.905 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.141      ;
; 1.907 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.149      ;
; 1.928 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.625      ; 2.240      ;
; 1.944 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.180      ;
; 1.970 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 2.626      ;
; 1.991 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 2.641      ;
; 1.994 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.230      ;
; 1.998 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.971      ; 2.656      ;
; 2.041 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.522      ; 2.240      ;
; 2.051 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.287      ;
; 2.052 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.968      ; 2.707      ;
; 2.053 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.971      ; 2.711      ;
; 2.086 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.968      ; 2.741      ;
; 2.105 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.341      ;
; 2.107 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.343      ;
; 2.119 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.522      ; 2.318      ;
; 2.130 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.586      ; 2.403      ;
; 2.140 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.516      ; 2.333      ;
; 2.150 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.386      ;
; 2.154 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.511      ; 2.342      ;
; 2.167 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.403      ;
; 2.181 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.417      ;
; 2.184 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.971      ; 2.842      ;
; 2.185 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.421      ;
; 2.216 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.619      ; 2.522      ;
; 2.228 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.085      ; 2.470      ;
; 2.232 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.511      ; 2.420      ;
; 2.232 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.468      ;
; 2.235 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 2.885      ;
; 2.236 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.472      ;
; 2.246 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.139      ; 2.062      ;
; 2.253 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 2.435      ;
; 2.258 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 2.914      ;
; 2.262 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.498      ;
; 2.295 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.531      ;
; 2.312 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.548      ;
; 2.319 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.555      ;
; 2.337 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 2.987      ;
; 2.360 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.969      ; 3.016      ;
; 2.369 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.619      ; 2.675      ;
; 2.424 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 3.074      ;
; 2.424 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.619      ; 2.730      ;
; 2.440 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.676      ;
; 2.486 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.516      ; 2.679      ;
; 2.498 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.734      ;
; 2.507 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.962      ; 3.156      ;
; 2.509 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.522      ; 2.708      ;
; 2.512 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.405     ; 1.930      ;
; 2.517 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.467      ; 3.141      ;
; 2.526 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 3.176      ;
; 2.555 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.619      ; 2.861      ;
; 2.559 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.467      ; 3.183      ;
; 2.595 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.143      ; 2.415      ;
; 2.599 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 2.781      ;
; 2.616 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.461      ; 3.234      ;
; 2.622 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.511      ; 2.810      ;
; 2.647 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.963      ; 3.297      ;
; 2.659 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.962      ; 3.308      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; start_gray                                                                                                                        ; start_gray                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.580      ;
; 0.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.591      ;
; 0.385 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.317      ; 0.889      ;
; 0.396 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.615      ;
; 0.409 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.917      ;
; 0.412 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.316      ; 0.915      ;
; 0.418 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.926      ;
; 0.421 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.319      ; 0.927      ;
; 0.423 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.319      ; 0.929      ;
; 0.426 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                       ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.572      ; 1.185      ;
; 0.428 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.317      ; 0.932      ;
; 0.437 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.656      ;
; 0.438 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.319      ; 0.944      ;
; 0.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.951      ;
; 0.447 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.321      ; 0.955      ;
; 0.459 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.316      ; 0.962      ;
; 0.460 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.319      ; 0.966      ;
; 0.473 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.692      ;
; 0.518 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[0]                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.737      ;
; 0.530 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.749      ;
; 0.535 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_16_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.577      ;
; 0.396 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.615      ;
; 0.398 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.617      ;
; 0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.623      ;
; 0.405 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.625      ;
; 0.425 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.645      ;
; 0.474 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.693      ;
; 0.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.751      ;
; 0.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.751      ;
; 0.557 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.779      ;
; 0.561 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.781      ;
; 0.570 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.790      ;
; 0.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.792      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.796      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.799      ;
; 0.579 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.799      ;
; 0.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.088      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.800      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.803      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.803      ;
; 0.588 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.808      ;
; 0.589 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.092      ;
; 0.589 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.319      ; 1.095      ;
; 0.590 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.809      ;
; 0.591 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.810      ;
; 0.593 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.814      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.815      ;
; 0.598 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.818      ;
; 0.600 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.820      ;
; 0.601 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.820      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.824      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.824      ;
; 0.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.124      ;
; 0.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.137      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.151      ;
; 0.650 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.323      ; 1.160      ;
; 0.658 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.878      ;
; 0.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.169      ;
; 0.702 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.921      ;
; 0.709 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.214      ;
; 0.712 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.932      ;
; 0.719 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.224      ;
; 0.722 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.227      ;
; 0.724 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.944      ;
; 0.728 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.948      ;
; 0.754 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.974      ;
; 0.765 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.336      ; 1.288      ;
; 0.770 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.990      ;
; 0.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.991      ;
; 0.776 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.996      ;
; 0.808 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.313      ;
; 0.814 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.034      ;
; 0.818 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.038      ;
; 0.821 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 1.326      ;
; 0.832 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.052      ;
; 0.833 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.053      ;
; 0.835 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 1.054      ;
; 0.839 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.317      ; 1.343      ;
; 0.842 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.062      ;
; 0.844 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.064      ;
; 0.845 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 1.348      ;
; 0.845 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.065      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.391 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.794      ;
; 0.583 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.593 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.811      ;
; 0.619 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.852      ;
; 0.621 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.839      ;
; 0.629 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.684 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.902      ;
; 0.706 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.924      ;
; 0.707 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.925      ;
; 0.737 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.956      ;
; 0.797 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.015      ;
; 0.806 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.011      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.052      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.052      ;
; 0.836 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.836 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.852 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.852 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.070      ;
; 0.863 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.863 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.081      ;
; 0.865 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.917 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.135      ;
; 0.923 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.142      ;
; 0.944 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.162      ;
; 0.945 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.163      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.164      ;
; 0.948 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.166      ;
; 0.948 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.166      ;
; 0.949 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.168      ;
; 0.950 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.168      ;
; 0.960 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.178      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.180      ;
; 0.964 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.964 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.182      ;
; 0.975 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.193      ;
; 0.977 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.184      ;
; 0.978 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.195      ;
; 0.996 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.217      ;
; 1.021 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.254      ;
; 1.034 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.253      ;
; 1.048 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.277      ;
; 1.054 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.271      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.274      ;
; 1.058 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.276      ;
; 1.058 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.276      ;
; 1.058 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.276      ;
; 1.060 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.278      ;
; 1.072 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.290      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.292      ;
; 1.076 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.294      ;
; 1.109 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.328      ;
; 1.115 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.334      ;
; 1.118 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.337      ;
; 1.134 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.367      ;
; 1.153 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.385      ;
; 1.168 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.386      ;
; 1.170 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.388      ;
; 1.170 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.388      ;
; 1.184 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.402      ;
; 1.186 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.404      ;
; 1.188 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.406      ;
; 1.194 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.412      ;
; 1.200 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.419      ;
; 1.210 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.431      ;
; 1.250 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.483      ;
; 1.253 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.475      ;
; 1.257 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.489      ;
; 1.280 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.498      ;
; 1.284 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.516      ;
; 1.298 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.516      ;
; 1.310 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.528      ;
; 1.313 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.531      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.390 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.391 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.610      ;
; 0.417 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.420 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.639      ;
; 0.421 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.640      ;
; 0.421 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.640      ;
; 0.444 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.520      ;
; 0.446 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.522      ;
; 0.446 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.522      ;
; 0.449 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.620      ; 1.525      ;
; 0.516 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.735      ;
; 0.523 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.742      ;
; 0.525 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.744      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.750      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.763      ;
; 0.581 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.802      ;
; 0.585 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.587 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.593 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.812      ;
; 0.601 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.821      ;
; 0.606 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.607 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.826      ;
; 0.621 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.627 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.310      ;
; 0.633 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.640 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.859      ;
; 0.651 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.334      ;
; 0.655 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.338      ;
; 0.666 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.885      ;
; 0.676 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.895      ;
; 0.677 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.896      ;
; 0.678 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.897      ;
; 0.679 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.899      ;
; 0.684 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.687 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.907      ;
; 0.690 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.909      ;
; 0.724 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.943      ;
; 0.742 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.960      ;
; 0.748 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.967      ;
; 0.752 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.971      ;
; 0.774 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.994      ;
; 0.787 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.007      ;
; 0.788 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.033      ;
; 0.788 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.008      ;
; 0.811 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.031      ;
; 0.820 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.039      ;
; 0.831 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 1.040      ;
; 0.855 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.074      ;
; 0.875 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.094      ;
; 0.877 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.097      ;
; 0.877 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.877 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.096      ;
; 0.891 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.110      ;
; 0.894 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.113      ;
; 0.910 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.129      ;
; 0.917 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.600      ;
; 0.921 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.166      ;
; 0.937 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.182      ;
; 0.959 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.962 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.209      ;
; 0.964 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.647      ;
; 0.965 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.184      ;
; 0.987 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.987 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.206      ;
; 0.989 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.208      ;
; 0.991 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.210      ;
; 0.998 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.217      ;
; 1.000 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.219      ;
; 1.004 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.224      ;
; 1.004 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.223      ;
; 1.009 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.229      ;
; 1.010 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.228      ;
; 1.010 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.620      ; 1.586      ;
; 1.011 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.620      ; 1.587      ;
; 1.014 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.620      ; 1.590      ;
; 1.014 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.620      ; 1.590      ;
; 1.022 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.241      ;
; 1.034 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.253      ;
; 1.036 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[0]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.255      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.401 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.596      ;
; 0.582 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.777      ;
; 0.593 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.788      ;
; 0.598 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.793      ;
; 0.604 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.799      ;
; 0.854 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.052      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.063      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.066      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.068      ;
; 0.882 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.080      ;
; 0.884 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.082      ;
; 0.975 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.173      ;
; 0.977 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.175      ;
; 0.980 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.178      ;
; 0.982 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.180      ;
; 2.395 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.287     ; 1.285      ;
; 2.395 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.287     ; 1.285      ;
; 2.395 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.287     ; 1.285      ;
; 2.395 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.287     ; 1.285      ;
; 2.395 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.287     ; 1.285      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.809 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.398      ; 2.692      ;
; -1.795 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.402      ; 2.682      ;
; -1.663 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.263      ; 2.219      ;
; -1.663 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.263      ; 2.219      ;
; -1.663 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.263      ; 2.219      ;
; -1.663 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.263      ; 2.219      ;
; -1.663 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.263      ; 2.219      ;
; -1.126 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.764      ; 2.375      ;
; -1.126 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.764      ; 2.375      ;
; -1.126 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.764      ; 2.375      ;
; -1.126 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.764      ; 2.375      ;
; -1.126 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.764      ; 2.375      ;
; -1.122 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.770      ; 2.377      ;
; -1.122 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.770      ; 2.377      ;
; -1.122 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.770      ; 2.377      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.441 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.123      ;
; 1.441 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.123      ;
; 1.441 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.995      ; 2.123      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 2.118      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 2.118      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 2.118      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 2.118      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.989      ; 2.118      ;
; 2.116 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.612      ; 2.415      ;
; 2.124 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.608      ; 2.419      ;
; 2.136 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 1.994      ;
; 2.136 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 1.994      ;
; 2.136 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 1.994      ;
; 2.136 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 1.994      ;
; 2.136 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.505      ; 1.994      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.923 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 51.32 MHz  ; 51.32 MHz       ; clk50                                                       ;                                                               ;
; 120.13 MHz ; 120.13 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 142.63 MHz ; 142.63 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 151.84 MHz ; 151.84 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 158.35 MHz ; 158.35 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 193.8 MHz  ; 193.8 MHz       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 235.96 MHz ; 235.96 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 258.87 MHz ; 258.87 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 278.86 MHz ; 278.86 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 393.55 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 681.2 MHz  ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -16.259 ; -5467.180     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -9.565  ; -76.377       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.315  ; -2346.394     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.112  ; -83.929       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.142  ; -48.538       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.243  ; -121.077      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.222  ; -203.805      ;
; sdram_controller:SDRAM|busy                                 ; -2.586  ; -195.008      ;
; TOP:neiroset|nextstep                                       ; -1.618  ; -8.090        ;
; PCLK_cam                                                    ; -1.541  ; -69.802       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.989  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.171 ; 0.000         ;
; clk50                                                       ; 0.230 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.299 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.299 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.300 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.306 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.312 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.312 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.357 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.367 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.600 ; -18.448       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.436 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.150 ; -6.275        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.240  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; clk50                                                       ; 9.429  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.744 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -16.259 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.771     ; 13.973     ;
; -16.242 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.747     ; 13.980     ;
; -16.190 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.759     ; 13.916     ;
; -16.159 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.771     ; 13.873     ;
; -16.159 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.771     ; 13.873     ;
; -16.142 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.747     ; 13.880     ;
; -16.142 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.747     ; 13.880     ;
; -16.101 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.929     ; 13.657     ;
; -16.090 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.759     ; 13.816     ;
; -16.090 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.759     ; 13.816     ;
; -16.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.636     ;
; -16.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.771     ; 13.773     ;
; -16.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.747     ; 13.780     ;
; -16.026 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.741     ;
; -16.005 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.017     ; 13.973     ;
; -16.002 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.750     ; 13.737     ;
; -16.001 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.929     ; 13.557     ;
; -16.001 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.929     ; 13.557     ;
; -15.990 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.759     ; 13.716     ;
; -15.988 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.993     ; 13.980     ;
; -15.978 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.536     ;
; -15.978 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.536     ;
; -15.969 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.928     ; 13.526     ;
; -15.936 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.005     ; 13.916     ;
; -15.926 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.641     ;
; -15.926 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.641     ;
; -15.905 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.017     ; 13.873     ;
; -15.905 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.017     ; 13.873     ;
; -15.902 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.750     ; 13.637     ;
; -15.902 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.750     ; 13.637     ;
; -15.901 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.929     ; 13.457     ;
; -15.888 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.993     ; 13.880     ;
; -15.888 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.993     ; 13.880     ;
; -15.881 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.596     ;
; -15.878 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.436     ;
; -15.875 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.581     ;
; -15.869 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.928     ; 13.426     ;
; -15.869 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.928     ; 13.426     ;
; -15.851 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.851     ; 13.485     ;
; -15.847 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.175     ; 13.657     ;
; -15.836 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.005     ; 13.816     ;
; -15.836 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.005     ; 13.816     ;
; -15.834 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.827     ; 13.492     ;
; -15.826 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.384     ;
; -15.826 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.541     ;
; -15.824 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.173     ; 13.636     ;
; -15.806 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.778     ; 13.513     ;
; -15.805 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.017     ; 13.773     ;
; -15.803 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.833     ; 13.455     ;
; -15.803 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.833     ; 13.455     ;
; -15.802 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.750     ; 13.537     ;
; -15.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.559     ; 13.716     ;
; -15.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.559     ; 13.716     ;
; -15.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.559     ; 13.716     ;
; -15.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.559     ; 13.716     ;
; -15.790 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.559     ; 13.716     ;
; -15.788 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.993     ; 13.780     ;
; -15.786 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.809     ; 13.462     ;
; -15.786 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.809     ; 13.462     ;
; -15.782 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.839     ; 13.428     ;
; -15.781 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.496     ;
; -15.781 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.496     ;
; -15.775 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.481     ;
; -15.775 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.481     ;
; -15.773 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.535     ; 13.723     ;
; -15.773 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.535     ; 13.723     ;
; -15.773 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.535     ; 13.723     ;
; -15.773 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.535     ; 13.723     ;
; -15.773 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.535     ; 13.723     ;
; -15.772 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.016     ; 13.741     ;
; -15.769 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.928     ; 13.326     ;
; -15.753 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.459     ;
; -15.748 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.996     ; 13.737     ;
; -15.747 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.175     ; 13.557     ;
; -15.747 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.175     ; 13.557     ;
; -15.736 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.005     ; 13.716     ;
; -15.734 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.821     ; 13.398     ;
; -15.734 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.821     ; 13.398     ;
; -15.726 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.284     ;
; -15.726 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.927     ; 13.284     ;
; -15.724 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.173     ; 13.536     ;
; -15.724 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.173     ; 13.536     ;
; -15.721 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.547     ; 13.659     ;
; -15.721 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.547     ; 13.659     ;
; -15.721 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.547     ; 13.659     ;
; -15.721 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.547     ; 13.659     ;
; -15.721 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.547     ; 13.659     ;
; -15.715 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.174     ; 13.526     ;
; -15.706 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.778     ; 13.413     ;
; -15.706 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.778     ; 13.413     ;
; -15.696 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.833     ; 13.348     ;
; -15.693 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.009     ; 13.169     ;
; -15.681 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.770     ; 13.396     ;
; -15.679 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.809     ; 13.355     ;
; -15.675 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.381     ;
; -15.672 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.016     ; 13.641     ;
; -15.672 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.016     ; 13.641     ;
; -15.670 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.007     ; 13.148     ;
; -15.653 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.359     ;
; -15.653 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.779     ; 13.359     ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -9.565 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 8.038      ;
; -9.557 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 8.030      ;
; -9.547 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 8.020      ;
; -9.546 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 8.019      ;
; -9.518 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.983      ;
; -9.510 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.975      ;
; -9.500 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.965      ;
; -9.499 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.964      ;
; -9.497 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.970      ;
; -9.489 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.962      ;
; -9.479 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.952      ;
; -9.478 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.951      ;
; -9.316 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.127      ;
; -9.313 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.124      ;
; -9.312 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.123      ;
; -9.312 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.123      ;
; -9.310 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.783      ;
; -9.302 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.775      ;
; -9.292 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.765      ;
; -9.291 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.764      ;
; -9.269 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 8.072      ;
; -9.266 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 8.069      ;
; -9.265 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 8.068      ;
; -9.265 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 8.068      ;
; -9.248 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.059      ;
; -9.245 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.056      ;
; -9.244 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.055      ;
; -9.244 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 8.055      ;
; -9.207 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.672      ;
; -9.199 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.664      ;
; -9.189 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.654      ;
; -9.188 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.653      ;
; -9.102 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.575      ;
; -9.094 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.567      ;
; -9.094 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.559      ;
; -9.086 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.551      ;
; -9.084 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.557      ;
; -9.083 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.556      ;
; -9.076 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.541      ;
; -9.075 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.540      ;
; -9.061 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.872      ;
; -9.058 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.869      ;
; -9.057 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.868      ;
; -9.057 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.868      ;
; -8.971 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.444      ;
; -8.963 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.436      ;
; -8.953 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.426      ;
; -8.952 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.472     ; 7.425      ;
; -8.950 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.753      ;
; -8.947 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.750      ;
; -8.946 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.749      ;
; -8.946 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.749      ;
; -8.853 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.664      ;
; -8.850 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.661      ;
; -8.849 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.660      ;
; -8.849 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.660      ;
; -8.837 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.640      ;
; -8.834 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.637      ;
; -8.833 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.636      ;
; -8.833 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.636      ;
; -8.729 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.194      ;
; -8.722 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.533      ;
; -8.721 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.186      ;
; -8.719 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.530      ;
; -8.718 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.529      ;
; -8.718 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.134     ; 7.529      ;
; -8.711 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.176      ;
; -8.710 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 7.175      ;
; -8.479 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 6.626      ;
; -8.472 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.275      ;
; -8.471 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 6.618      ;
; -8.469 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.272      ;
; -8.468 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.271      ;
; -8.468 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 7.271      ;
; -8.461 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 6.608      ;
; -8.460 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.798     ; 6.607      ;
; -8.314 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.779      ;
; -8.306 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.771      ;
; -8.296 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.761      ;
; -8.295 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.760      ;
; -8.247 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.460     ; 6.732      ;
; -8.244 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.460     ; 6.729      ;
; -8.243 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.460     ; 6.728      ;
; -8.243 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.460     ; 6.728      ;
; -8.062 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 6.865      ;
; -8.061 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.526      ;
; -8.059 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 6.862      ;
; -8.058 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 6.861      ;
; -8.058 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.142     ; 6.861      ;
; -8.053 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.518      ;
; -8.043 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.508      ;
; -8.042 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.507      ;
; -7.988 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.453      ;
; -7.980 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.445      ;
; -7.970 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.435      ;
; -7.969 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.434      ;
; -7.915 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.380      ;
; -7.907 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.372      ;
; -7.897 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.362      ;
; -7.896 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.480     ; 6.361      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.315 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.562      ;
; -5.315 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.562      ;
; -5.307 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.558      ;
; -5.307 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.558      ;
; -5.297 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.534      ;
; -5.297 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.534      ;
; -5.264 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.274      ; 6.533      ;
; -5.264 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.274      ; 6.533      ;
; -5.261 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.241      ; 6.497      ;
; -5.261 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.241      ; 6.497      ;
; -5.256 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.529      ;
; -5.256 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.529      ;
; -5.246 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.505      ;
; -5.246 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.505      ;
; -5.227 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.464      ;
; -5.227 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.464      ;
; -5.214 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.451      ;
; -5.214 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.451      ;
; -5.210 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.468      ;
; -5.210 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.468      ;
; -5.205 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.442      ;
; -5.205 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.442      ;
; -5.176 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.435      ;
; -5.176 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.435      ;
; -5.163 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.422      ;
; -5.163 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.422      ;
; -5.154 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.413      ;
; -5.154 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.413      ;
; -5.152 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.398      ;
; -5.152 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.398      ;
; -5.136 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.382      ;
; -5.136 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.382      ;
; -5.110 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.347      ;
; -5.110 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.347      ;
; -5.101 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.273      ; 6.369      ;
; -5.101 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.273      ; 6.369      ;
; -5.085 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.273      ; 6.353      ;
; -5.085 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.273      ; 6.353      ;
; -5.059 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.318      ;
; -5.059 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.318      ;
; -5.054 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.305      ;
; -5.054 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.305      ;
; -5.026 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.263      ;
; -5.026 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.263      ;
; -5.009 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.267      ;
; -5.009 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.267      ;
; -5.003 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.276      ;
; -5.003 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.276      ;
; -5.001 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.267      ; 6.263      ;
; -5.001 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.267      ; 6.263      ;
; -4.991 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.239      ;
; -4.991 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.239      ;
; -4.975 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.234      ;
; -4.975 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.234      ;
; -4.955 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.202      ;
; -4.955 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.202      ;
; -4.933 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.966      ;
; -4.926 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.960      ;
; -4.921 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.169      ;
; -4.921 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.169      ;
; -4.908 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.156      ;
; -4.908 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.156      ;
; -4.899 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.147      ;
; -4.899 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.253      ; 6.147      ;
; -4.884 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.921      ;
; -4.881 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.917      ;
; -4.868 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.899      ;
; -4.867 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_9_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.904      ;
; -4.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.897      ;
; -4.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.894      ;
; -4.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.895      ;
; -4.856 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 5.891      ;
; -4.856 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.886      ;
; -4.855 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_7_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.885      ;
; -4.855 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.237      ; 6.087      ;
; -4.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.889      ;
; -4.852 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.886      ;
; -4.851 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.888      ;
; -4.847 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.241      ; 6.083      ;
; -4.846 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.103      ;
; -4.846 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.103      ;
; -4.845 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.875      ;
; -4.843 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.238      ; 6.076      ;
; -4.843 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.238      ; 6.076      ;
; -4.837 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.227      ; 6.059      ;
; -4.835 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.072      ;
; -4.835 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.072      ;
; -4.833 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.869      ;
; -4.833 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.866      ;
; -4.832 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.868      ;
; -4.830 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.087      ;
; -4.830 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.087      ;
; -4.826 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.860      ;
; -4.826 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.860      ;
; -4.825 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.228      ; 6.048      ;
; -4.825 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.228      ; 6.048      ;
; -4.820 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.077      ;
; -4.820 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.262      ; 6.077      ;
; -4.815 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.851      ;
; -4.814 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.850      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.112 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 7.045      ;
; -5.085 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.979      ;
; -4.959 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.241      ; 6.898      ;
; -4.921 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.081      ; 6.775      ;
; -4.895 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.769      ;
; -4.889 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.779      ;
; -4.877 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.080      ; 6.750      ;
; -4.853 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.749      ;
; -4.810 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.088      ; 6.677      ;
; -4.802 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.698      ;
; -4.798 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.688      ;
; -4.791 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 6.723      ;
; -4.774 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 6.642      ;
; -4.766 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 6.766      ;
; -4.705 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 6.638      ;
; -4.700 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 6.632      ;
; -4.672 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.566      ;
; -4.650 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 6.518      ;
; -4.619 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.080      ; 6.492      ;
; -4.615 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.511      ;
; -4.613 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.503      ;
; -4.593 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.241      ; 6.532      ;
; -4.577 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.473      ;
; -4.562 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.088      ; 6.429      ;
; -4.538 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.069      ; 6.404      ;
; -4.526 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.422      ;
; -4.518 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 6.451      ;
; -4.515 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.242      ; 6.447      ;
; -4.487 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.069      ; 6.353      ;
; -4.485 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.379      ;
; -4.463 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 6.331      ;
; -4.434 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.080      ; 6.307      ;
; -4.406 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.241      ; 6.345      ;
; -4.405 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.081      ; 6.259      ;
; -4.379 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.253      ;
; -4.375 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.088      ; 6.242      ;
; -4.369 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.362      ;
; -4.339 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.100      ; 6.235      ;
; -4.306 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.093      ; 6.171      ;
; -4.300 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.069      ; 6.166      ;
; -4.250 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 6.250      ;
; -4.243 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.236      ;
; -4.191 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.240      ; 6.362      ;
; -4.176 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.093      ; 6.041      ;
; -4.174 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.081      ; 6.028      ;
; -4.152 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.099      ; 6.026      ;
; -4.145 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 7.045      ;
; -4.118 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.566      ; 6.979      ;
; -4.092 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.240      ; 6.263      ;
; -4.056 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.089      ; 6.049      ;
; -3.992 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.708      ; 6.898      ;
; -3.991 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.093      ; 5.856      ;
; -3.954 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.548      ; 6.775      ;
; -3.928 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.566      ; 6.769      ;
; -3.922 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.556      ; 6.779      ;
; -3.910 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.547      ; 6.750      ;
; -3.905 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.240      ; 6.076      ;
; -3.886 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.567      ; 6.749      ;
; -3.843 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.555      ; 6.677      ;
; -3.835 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.567      ; 6.698      ;
; -3.831 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.556      ; 6.688      ;
; -3.824 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 6.723      ;
; -3.807 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.559      ; 6.642      ;
; -3.799 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.559      ; 6.766      ;
; -3.799 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.092      ; 5.799      ;
; -3.756 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.558      ; 7.025      ;
; -3.738 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 6.638      ;
; -3.733 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 6.632      ;
; -3.729 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.415      ; 6.959      ;
; -3.705 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.566      ; 6.566      ;
; -3.683 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.559      ; 6.518      ;
; -3.652 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.547      ; 6.492      ;
; -3.648 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.567      ; 6.511      ;
; -3.646 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.556      ; 6.503      ;
; -3.626 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.708      ; 6.532      ;
; -3.610 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.567      ; 6.473      ;
; -3.603 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.557      ; 6.878      ;
; -3.595 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.555      ; 6.429      ;
; -3.571 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.536      ; 6.404      ;
; -3.568 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.558      ; 6.837      ;
; -3.565 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.397      ; 6.755      ;
; -3.559 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.567      ; 6.422      ;
; -3.551 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 6.451      ;
; -3.548 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.709      ; 6.447      ;
; -3.541 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.415      ; 6.771      ;
; -3.539 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.415      ; 6.749      ;
; -3.533 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.405      ; 6.759      ;
; -3.521 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.396      ; 6.730      ;
; -3.520 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.536      ; 6.353      ;
; -3.518 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.566      ; 6.379      ;
; -3.508 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.416      ; 6.740      ;
; -3.504 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.405      ; 6.730      ;
; -3.497 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.416      ; 6.729      ;
; -3.496 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.559      ; 6.331      ;
; -3.489 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.405      ; 6.715      ;
; -3.467 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.547      ; 6.307      ;
; -3.454 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.404      ; 6.657      ;
; -3.439 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.708      ; 6.345      ;
; -3.438 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.548      ; 6.259      ;
; -3.435 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.558      ; 6.703      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.142 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.202     ; 4.759      ;
; -4.109 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.202     ; 4.726      ;
; -4.100 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.202     ; 4.717      ;
; -4.087 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.202     ; 4.704      ;
; -3.920 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.198     ; 4.541      ;
; -3.887 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.198     ; 4.508      ;
; -3.878 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.198     ; 4.499      ;
; -3.865 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.198     ; 4.486      ;
; -3.662 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.160     ; 3.821      ;
; -3.629 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.160     ; 3.788      ;
; -3.620 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.160     ; 3.779      ;
; -3.607 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.160     ; 3.766      ;
; -3.545 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.241      ; 4.781      ;
; -3.493 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.660      ;
; -3.480 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.962      ;
; -3.460 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.627      ;
; -3.451 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.618      ;
; -3.447 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.929      ;
; -3.438 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.920      ;
; -3.438 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.605      ;
; -3.425 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.907      ;
; -3.406 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.241      ; 4.642      ;
; -3.388 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.870      ;
; -3.364 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.241      ; 4.600      ;
; -3.355 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.837      ;
; -3.346 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.828      ;
; -3.333 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.815      ;
; -3.323 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.563      ;
; -3.275 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.202     ; 3.892      ;
; -3.197 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.241      ; 4.433      ;
; -3.184 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.424      ;
; -3.142 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.382      ;
; -3.101 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.409      ;
; -3.068 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.376      ;
; -3.065 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.283      ; 3.843      ;
; -3.059 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.367      ;
; -3.053 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.198     ; 3.674      ;
; -3.046 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.354      ;
; -2.981 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.171      ; 3.461      ;
; -2.975 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.215      ;
; -2.958 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.198      ;
; -2.948 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.171      ; 3.428      ;
; -2.939 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.171      ; 3.419      ;
; -2.926 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.171      ; 3.406      ;
; -2.926 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.283      ; 3.704      ;
; -2.896 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.682      ;
; -2.884 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.283      ; 3.662      ;
; -2.883 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.984      ;
; -2.873 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.181      ;
; -2.840 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.148      ;
; -2.837 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.147     ; 2.999      ;
; -2.831 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.139      ;
; -2.818 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.126      ;
; -2.804 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.147     ; 2.966      ;
; -2.797 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.105      ;
; -2.795 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.147     ; 2.957      ;
; -2.795 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.160     ; 2.954      ;
; -2.795 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 4.035      ;
; -2.791 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.892      ;
; -2.782 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.147     ; 2.944      ;
; -2.764 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.072      ;
; -2.757 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.543      ;
; -2.755 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.063      ;
; -2.744 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.845      ;
; -2.742 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.050      ;
; -2.736 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.249      ; 3.980      ;
; -2.729 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.037      ;
; -2.724 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.245      ; 3.964      ;
; -2.717 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.283      ; 3.495      ;
; -2.715 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.501      ;
; -2.702 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.803      ;
; -2.696 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 3.004      ;
; -2.687 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 2.995      ;
; -2.685 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.181      ; 3.175      ;
; -2.674 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.511     ; 2.982      ;
; -2.652 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.181      ; 3.142      ;
; -2.652 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.753      ;
; -2.643 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.181      ; 3.133      ;
; -2.630 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.181      ; 3.120      ;
; -2.626 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 2.793      ;
; -2.613 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.095      ;
; -2.610 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.711      ;
; -2.573 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.249      ; 3.817      ;
; -2.548 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.334      ;
; -2.535 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.636      ;
; -2.521 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.173      ; 3.003      ;
; -2.504 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.068     ; 3.431      ;
; -2.502 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.249      ; 3.746      ;
; -2.478 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.287      ; 3.260      ;
; -2.443 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.616      ; 3.544      ;
; -2.384 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.614      ; 3.483      ;
; -2.374 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.241      ; 3.610      ;
; -2.365 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.068     ; 3.292      ;
; -2.323 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.068     ; 3.250      ;
; -2.315 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.287      ; 3.097      ;
; -2.309 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.295      ; 3.099      ;
; -2.296 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.620      ; 3.401      ;
; -2.276 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.068     ; 3.203      ;
; -2.260 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.034     ; 2.721      ;
; -2.245 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.614      ; 3.344      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.243 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.922      ;
; -3.243 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.922      ;
; -3.241 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.920      ;
; -3.241 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.920      ;
; -3.241 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.920      ;
; -3.172 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.510     ; 1.617      ;
; -3.131 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.593     ; 1.493      ;
; -3.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.278     ; 1.798      ;
; -3.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.278     ; 1.798      ;
; -3.121 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.278     ; 1.798      ;
; -3.092 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.771      ;
; -3.092 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.771      ;
; -3.075 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.772      ;
; -3.075 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.772      ;
; -3.075 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.772      ;
; -3.066 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.746      ;
; -3.066 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.746      ;
; -3.066 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.746      ;
; -3.066 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.746      ;
; -3.066 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.275     ; 1.746      ;
; -3.055 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.734      ;
; -3.055 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.734      ;
; -3.049 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.746      ;
; -3.044 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.510     ; 1.489      ;
; -3.014 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.510     ; 1.459      ;
; -3.012 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.510     ; 1.457      ;
; -3.010 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.890      ;
; -3.009 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.889      ;
; -3.002 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 1.448      ;
; -3.001 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.680      ;
; -2.996 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.675      ;
; -2.996 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.675      ;
; -2.990 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.893      ;
; -2.966 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.869      ;
; -2.965 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.868      ;
; -2.944 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.847      ;
; -2.936 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.633      ;
; -2.933 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.630      ;
; -2.932 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.629      ;
; -2.929 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.258     ; 1.626      ;
; -2.892 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.772      ;
; -2.888 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.256     ; 1.587      ;
; -2.887 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.256     ; 1.586      ;
; -2.884 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.764      ;
; -2.880 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.050     ; 0.785      ;
; -2.879 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.759      ;
; -2.879 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.759      ;
; -2.878 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.758      ;
; -2.875 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.778      ;
; -2.873 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.256     ; 1.572      ;
; -2.872 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.301     ; 1.526      ;
; -2.871 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.751      ;
; -2.870 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.256     ; 1.569      ;
; -2.864 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.301     ; 1.518      ;
; -2.864 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.301     ; 1.518      ;
; -2.864 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.301     ; 1.518      ;
; -2.863 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.050     ; 0.768      ;
; -2.862 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.742      ;
; -2.862 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.541      ;
; -2.860 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.763      ;
; -2.859 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.538      ;
; -2.858 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.738      ;
; -2.857 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.276     ; 1.536      ;
; -2.856 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.075     ; 0.736      ;
; -2.840 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.743      ;
; -2.837 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.052     ; 0.740      ;
; -2.834 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.050     ; 0.739      ;
; -2.832 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.050     ; 0.737      ;
; -2.823 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 1.269      ;
; -2.822 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.250      ;
; -2.811 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.523     ; 1.243      ;
; -2.780 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 1.233      ;
; -2.768 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.196      ;
; -2.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.038      ;
; -2.572 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.500     ; 1.027      ;
; -2.558 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.010      ;
; -2.497 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.249     ; 1.203      ;
; -2.477 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.249     ; 1.183      ;
; -2.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.889      ;
; -2.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.884      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.053      ;
; -2.369 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.053      ;
; -2.364 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.048      ;
; -2.353 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.249     ; 1.059      ;
; -2.352 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.036      ;
; -2.351 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.249     ; 1.057      ;
; -2.348 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.032      ;
; -2.347 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.031      ;
; -2.347 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.031      ;
; -2.345 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.029      ;
; -2.335 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 1.039      ;
; -2.328 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 1.032      ;
; -2.320 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 1.024      ;
; -2.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.771      ;
; -2.318 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 1.002      ;
; -2.313 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 0.997      ;
; -2.298 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 1.002      ;
; -2.180 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.271     ; 0.864      ;
; -2.055 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 0.759      ;
; -2.054 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.251     ; 0.758      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.222 ; x_sdram[1]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 4.161      ;
; -3.159 ; x_sdram[0]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 4.098      ;
; -3.143 ; x_sdram[6]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 4.082      ;
; -3.123 ; x_sdram[3]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 4.062      ;
; -3.053 ; x_sdram[2]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.992      ;
; -3.044 ; x_sdram[1]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.983      ;
; -3.040 ; x_sdram[9]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.979      ;
; -3.023 ; x_sdram[5]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.962      ;
; -3.023 ; sdram_controller:SDRAM|rd_data_r[5]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.276      ; 5.249      ;
; -3.020 ; x_sdram[8]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.959      ;
; -3.006 ; x_sdram[6]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.945      ;
; -2.981 ; x_sdram[0]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.920      ;
; -2.968 ; sdram_controller:SDRAM|rd_data_r[3]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.275      ; 5.193      ;
; -2.953 ; x_sdram[1]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.892      ;
; -2.953 ; x_sdram[4]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.892      ;
; -2.922 ; x_sdram[6]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.861      ;
; -2.917 ; x_sdram[7]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.856      ;
; -2.904 ; x_sdram[9]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.843      ;
; -2.901 ; x_sdram[0]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.840      ;
; -2.900 ; sdram_controller:SDRAM|rd_data_r[4]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.279      ; 5.129      ;
; -2.898 ; sdram_controller:SDRAM|rd_data_r[9]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.270      ; 5.118      ;
; -2.894 ; sdram_controller:SDRAM|rd_data_r[10] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.276      ; 5.120      ;
; -2.890 ; x_sdram[0]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.829      ;
; -2.884 ; x_sdram[8]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.823      ;
; -2.880 ; sdram_controller:SDRAM|rd_data_r[13] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.270      ; 5.100      ;
; -2.879 ; sdram_controller:SDRAM|rd_data_r[8]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.274      ; 5.103      ;
; -2.867 ; sdram_controller:SDRAM|rd_data_r[15] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.272      ; 5.089      ;
; -2.858 ; sdram_controller:SDRAM|rd_data_r[0]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.280      ; 5.088      ;
; -2.855 ; x_sdram[1]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.794      ;
; -2.854 ; x_sdram[3]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.793      ;
; -2.840 ; sdram_controller:SDRAM|rd_data_r[12] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.268      ; 5.058      ;
; -2.827 ; x_sdram[9]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.766      ;
; -2.814 ; sdram_controller:SDRAM|rd_data_r[11] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.263      ; 5.027      ;
; -2.807 ; x_sdram[8]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.746      ;
; -2.806 ; x_sdram[1]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.745      ;
; -2.804 ; x_sdram[2]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.743      ;
; -2.787 ; sdram_controller:SDRAM|rd_data_r[1]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.277      ; 5.014      ;
; -2.787 ; sdram_controller:SDRAM|rd_data_r[2]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.277      ; 5.014      ;
; -2.784 ; x_sdram[0]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.723      ;
; -2.784 ; x_sdram[2]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.723      ;
; -2.759 ; sdram_controller:SDRAM|rd_data_r[14] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.270      ; 4.979      ;
; -2.754 ; x_sdram[5]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.693      ;
; -2.743 ; x_sdram[0]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.682      ;
; -2.730 ; sdram_controller:SDRAM|rd_data_r[6]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.284      ; 4.964      ;
; -2.719 ; sdram_controller:SDRAM|rd_data_r[7]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.280      ; 4.949      ;
; -2.717 ; x_sdram[0]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.656      ;
; -2.707 ; x_sdram[3]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.646      ;
; -2.696 ; x_sdram[1]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.635      ;
; -2.685 ; x_sdram[1]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.624      ;
; -2.684 ; x_sdram[4]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.623      ;
; -2.679 ; x_sdram[6]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.618      ;
; -2.668 ; ready                                ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.607      ;
; -2.637 ; x_sdram[2]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.576      ;
; -2.635 ; x_sdram[6]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.574      ;
; -2.622 ; x_sdram[7]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.561      ;
; -2.622 ; x_sdram[0]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.561      ;
; -2.620 ; x_sdram[2]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.559      ;
; -2.607 ; x_sdram[5]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.546      ;
; -2.597 ; x_sdram[3]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.536      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.587 ; rd_addr[6]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.527      ;
; -2.586 ; x_sdram[3]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.525      ;
; -2.584 ; x_sdram[9]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.523      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.579 ; rd_addr[1]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.519      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.572 ; rd_addr[0]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.512      ;
; -2.564 ; x_sdram[8]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.503      ;
; -2.558 ; x_sdram[0]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.497      ;
; -2.547 ; x_sdram[2]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.486      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.077     ; 3.504      ;
; -2.493 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.434      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.465 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.406      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.450 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.391      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.449 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.390      ;
; -2.448 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.359      ;
; -2.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.306      ;
; -2.392 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.333      ;
; -2.386 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.331      ;
; -2.385 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.330      ;
; -2.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.295      ;
; -2.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.295      ;
; -2.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.289      ;
; -2.370 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.077     ; 3.288      ;
; -2.365 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.306      ;
; -2.357 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.297      ;
; -2.356 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.296      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.354 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.295      ;
; -2.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.277      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.272      ;
; -2.330 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.271      ;
; -2.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.077     ; 3.240      ;
; -2.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.211      ;
; -2.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.209      ;
; -2.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.237      ;
; -2.289 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.200      ;
; -2.289 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.200      ;
; -2.287 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.198      ;
; -2.287 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.198      ;
; -2.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.194      ;
; -2.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.084     ; 3.192      ;
; -2.272 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.217      ;
; -2.271 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.050     ; 3.216      ;
; -2.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.208      ;
; -2.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.077     ; 3.180      ;
; -2.259 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.200      ;
; -2.257 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.198      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
; -2.238 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.179      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.618 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.273     ; 1.340      ;
; -1.618 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.273     ; 1.340      ;
; -1.618 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.273     ; 1.340      ;
; -1.618 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.273     ; 1.340      ;
; -1.618 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.273     ; 1.340      ;
; -0.468 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.445      ;
; -0.392 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.369      ;
; -0.368 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.345      ;
; -0.363 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.340      ;
; -0.358 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.335      ;
; -0.350 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.327      ;
; -0.302 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.279      ;
; -0.292 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.269      ;
; -0.272 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.249      ;
; -0.258 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.235      ;
; 0.090  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.891      ;
; 0.100  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.881      ;
; 0.102  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.879      ;
; 0.107  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.874      ;
; 0.353  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.628      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.541 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 2.268      ;
; -1.479 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.074     ; 2.420      ;
; -1.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 2.120      ;
; -1.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 2.105      ;
; -1.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 2.105      ;
; -1.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.457      ;
; -1.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.456      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.325      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.324      ;
; -1.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.463      ;
; -1.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.462      ;
; -1.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.462      ;
; -1.307 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.461      ;
; -1.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.145      ; 2.440      ;
; -1.279 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.145      ; 2.439      ;
; -1.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.237     ; 2.044      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.077     ; 2.198      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.039     ; 2.236      ;
; -1.259 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.112     ; 2.162      ;
; -1.259 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.039     ; 2.235      ;
; -1.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 1.983      ;
; -1.242 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.288      ; 2.570      ;
; -1.242 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.292      ; 2.574      ;
; -1.242 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.288      ; 2.570      ;
; -1.241 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.288      ; 2.569      ;
; -1.241 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.292      ; 2.573      ;
; -1.241 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.288      ; 2.569      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.145      ; 2.388      ;
; -1.227 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.145      ; 2.387      ;
; -1.185 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.077     ; 2.123      ;
; -1.177 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.302      ;
; -1.176 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.301      ;
; -1.170 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.063     ; 2.122      ;
; -1.169 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.063     ; 2.121      ;
; -1.164 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.077     ; 2.102      ;
; -1.149 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.039     ; 2.125      ;
; -1.148 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.039     ; 2.124      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.236     ; 1.892      ;
; -1.140 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.077     ; 2.078      ;
; -1.104 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.288     ; 1.831      ;
; -1.104 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.260      ; 2.404      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.103 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.099      ;
; -1.097 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.232      ; 2.369      ;
; -1.083 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.237      ;
; -1.082 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.139      ; 2.236      ;
; -1.076 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.074     ; 2.017      ;
; -1.066 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.074     ; 2.007      ;
; -1.057 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.074     ; 1.998      ;
; -1.055 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.239     ; 1.801      ;
; -1.049 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.112     ; 1.952      ;
; -1.046 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.171      ;
; -1.046 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.260      ; 2.346      ;
; -1.043 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.168      ;
; -1.039 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.232      ; 2.311      ;
; -1.034 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.039     ; 2.010      ;
; -1.033 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.110      ; 2.158      ;
; -1.032 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.074     ; 1.973      ;
; -1.031 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.357      ;
; -1.031 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.290      ; 2.361      ;
; -1.031 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.357      ;
; -1.030 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.239     ; 1.776      ;
; -1.030 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.356      ;
; -1.030 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.290      ; 2.360      ;
; -1.030 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.356      ;
; -1.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.613      ; 2.680      ;
; -1.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.617      ; 2.684      ;
; -1.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.613      ; 2.680      ;
; -1.026 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.613      ; 2.679      ;
; -1.026 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.617      ; 2.683      ;
; -1.026 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.613      ; 2.679      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.989 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.668      ;
; 33.139 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.518      ;
; 33.237 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.420      ;
; 33.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.410      ;
; 33.338 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.319      ;
; 33.359 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.298      ;
; 33.437 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 6.220      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.481 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.171      ;
; 33.501 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.152      ;
; 33.501 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.152      ;
; 33.501 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.152      ;
; 33.501 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.152      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.703 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.952      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.764 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.336     ; 5.895      ;
; 33.891 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.338     ; 5.766      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.018 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 5.642      ;
; 34.751 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.910      ;
; 34.794 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.334     ; 4.867      ;
; 34.882 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.335     ; 4.778      ;
; 34.962 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.974      ;
; 34.963 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.973      ;
; 34.964 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.972      ;
; 34.964 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.972      ;
; 34.965 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.971      ;
; 34.966 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.970      ;
; 34.966 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.970      ;
; 34.967 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.969      ;
; 34.968 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.968      ;
; 34.969 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.967      ;
; 34.970 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.966      ;
; 34.971 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.965      ;
; 34.972 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.964      ;
; 34.973 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.963      ;
; 35.090 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.823      ;
; 35.090 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.823      ;
; 35.090 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.823      ;
; 35.092 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.821      ;
; 35.092 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.821      ;
; 35.092 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.821      ;
; 35.095 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.818      ;
; 35.097 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.816      ;
; 35.098 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.815      ;
; 35.100 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.813      ;
; 35.100 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.813      ;
; 35.102 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.811      ;
; 35.104 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.809      ;
; 35.106 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.807      ;
; 35.114 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.822      ;
; 35.116 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.820      ;
; 35.185 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.751      ;
; 35.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.750      ;
; 35.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.749      ;
; 35.189 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.747      ;
; 35.190 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.746      ;
; 35.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.743      ;
; 35.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.742      ;
; 35.230 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.683      ;
; 35.230 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.683      ;
; 35.232 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.681      ;
; 35.232 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.681      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.171 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.745      ; 1.085      ;
; 0.253 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.397      ; 0.819      ;
; 0.277 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.394      ; 0.840      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.603      ; 1.087      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.603      ; 1.093      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.716      ; 1.219      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.716      ; 1.225      ;
; 0.341 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.519      ;
; 0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.576      ; 1.087      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.529      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.716      ; 1.236      ;
; 0.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.278      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.280      ;
; 0.368 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.477      ; 1.014      ;
; 0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.286      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.287      ;
; 0.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.553      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.716      ; 1.259      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.296      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.296      ;
; 0.379 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 1.029      ;
; 0.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.299      ;
; 0.389 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 1.039      ;
; 0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.284      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 0.971      ;
; 0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.313      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.581      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.735      ; 1.303      ;
; 0.413 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.467      ; 1.049      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.735      ; 1.320      ;
; 0.420 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.467      ; 1.056      ;
; 0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.011      ; 0.578      ;
; 0.424 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.708      ; 1.301      ;
; 0.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.319      ;
; 0.430 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.321      ;
; 0.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.327      ;
; 0.436 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.381      ; 0.986      ;
; 0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 1.016      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.331      ;
; 0.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 1.019      ;
; 0.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 1.026      ;
; 0.450 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.408      ; 1.027      ;
; 0.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.080      ; 0.682      ;
; 0.464 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.708      ; 1.341      ;
; 0.467 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.080      ; 0.691      ;
; 0.499 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.608      ; 1.276      ;
; 0.500 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.608      ; 1.277      ;
; 0.502 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.417      ; 1.063      ;
; 0.512 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.080      ; 0.736      ;
; 0.513 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.695      ;
; 0.514 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.367      ; 1.050      ;
; 0.516 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.397      ; 1.082      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.699      ;
; 0.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.080      ; 0.746      ;
; 0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.367      ; 1.065      ;
; 0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.381      ; 1.082      ;
; 0.536 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.270      ; 0.975      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.719      ;
; 0.539 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.720      ;
; 0.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.243      ; 0.930      ;
; 0.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.470      ;
; 0.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.417      ; 1.113      ;
; 0.554 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.735      ;
; 0.554 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.599      ; 1.322      ;
; 0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.744      ;
; 0.563 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.006      ; 0.738      ;
; 0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.481      ;
; 0.564 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.482      ;
; 0.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.080      ; 0.790      ;
; 0.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.748      ;
; 0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.570      ; 1.309      ;
; 0.573 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.772      ; 1.514      ;
; 0.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.008      ; 0.725      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.493      ;
; 0.580 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.471      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.764      ;
; 0.585 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.503      ;
; 0.590 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.006      ; 0.765      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.722      ; 1.485      ;
; 0.599 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.517      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.745      ; 1.515      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.011      ; 0.757      ;
; 0.608 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.772      ; 1.549      ;
; 0.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.779      ;
; 0.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.749      ; 1.537      ;
; 0.623 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.270      ; 1.062      ;
; 0.635 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.716      ; 1.520      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                     ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.230 ; TOP:neiroset|memorywork:block|dw[30]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.740      ;
; 0.294 ; TOP:neiroset|memorywork:block|addrw[1] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.339      ; 0.802      ;
; 0.296 ; TOP:neiroset|memorywork:block|dw[44]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.807      ;
; 0.297 ; TOP:neiroset|memorywork:block|dw[65]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.353      ; 0.819      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[17] ; TOP:neiroset|memorywork:block|buff[17]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[18] ; TOP:neiroset|memorywork:block|buff[18]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[33] ; TOP:neiroset|memorywork:block|buff[33]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[34] ; TOP:neiroset|memorywork:block|buff[34]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[35] ; TOP:neiroset|memorywork:block|buff[35]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[36] ; TOP:neiroset|memorywork:block|buff[36]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[37] ; TOP:neiroset|memorywork:block|buff[37]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[38] ; TOP:neiroset|memorywork:block|buff[38]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[39] ; TOP:neiroset|memorywork:block|buff[39]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[40] ; TOP:neiroset|memorywork:block|buff[40]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[41] ; TOP:neiroset|memorywork:block|buff[41]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[42] ; TOP:neiroset|memorywork:block|buff[42]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[43] ; TOP:neiroset|memorywork:block|buff[43]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[53] ; TOP:neiroset|memorywork:block|buff[53]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[55] ; TOP:neiroset|memorywork:block|buff[55]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[64] ; TOP:neiroset|memorywork:block|buff[64]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[65] ; TOP:neiroset|memorywork:block|buff[65]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|maxp:maxpooling|marker[1] ; TOP:neiroset|maxp:maxpooling|marker[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[86] ; TOP:neiroset|memorywork:block|buff[86]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[88] ; TOP:neiroset|memorywork:block|buff[88]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[66] ; TOP:neiroset|memorywork:block|buff[66]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[19] ; TOP:neiroset|memorywork:block|buff[19]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[23] ; TOP:neiroset|memorywork:block|buff[23]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[25] ; TOP:neiroset|memorywork:block|buff[25]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[72] ; TOP:neiroset|memorywork:block|buff[72]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[76] ; TOP:neiroset|memorywork:block|buff[76]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[29] ; TOP:neiroset|memorywork:block|buff[29]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[31] ; TOP:neiroset|memorywork:block|buff[31]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[32] ; TOP:neiroset|memorywork:block|buff[32]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[89] ; TOP:neiroset|memorywork:block|buff[89]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[90] ; TOP:neiroset|memorywork:block|buff[90]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[91] ; TOP:neiroset|memorywork:block|buff[91]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[92] ; TOP:neiroset|memorywork:block|buff[92]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[93] ; TOP:neiroset|memorywork:block|buff[93]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[94] ; TOP:neiroset|memorywork:block|buff[94]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[95] ; TOP:neiroset|memorywork:block|buff[95]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[96] ; TOP:neiroset|memorywork:block|buff[96]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; TOP:neiroset|memorywork:block|buff[98] ; TOP:neiroset|memorywork:block|buff[98]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.066      ; 0.511      ;
; 0.302 ; TOP:neiroset|memorywork:block|dw[48]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.813      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[42]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[50]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; TOP:neiroset|maxp:maxpooling|marker[0] ; TOP:neiroset|maxp:maxpooling|marker[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; TOP:neiroset|conv_TOP:conv|res1[14]    ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.345      ; 0.822      ;
; 0.311 ; TOP:neiroset|conv_TOP:conv|res1[7]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.347      ; 0.827      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[10]  ; TOP:neiroset|maxp:maxpooling|buff[10]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[1]   ; TOP:neiroset|maxp:maxpooling|buff[1]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[2]   ; TOP:neiroset|maxp:maxpooling|buff[2]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[6]   ; TOP:neiroset|maxp:maxpooling|buff[6]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[7]   ; TOP:neiroset|maxp:maxpooling|buff[7]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[8]   ; TOP:neiroset|maxp:maxpooling|buff[8]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|maxp:maxpooling|buff[9]   ; TOP:neiroset|maxp:maxpooling|buff[9]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|conv_TOP:conv|we_t        ; TOP:neiroset|conv_TOP:conv|we_t                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|dense:dense|re_w          ; TOP:neiroset|dense:dense|re_w                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|conv_TOP:conv|re_wb       ; TOP:neiroset|conv_TOP:conv|re_wb                                                                                ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|conv_TOP:conv|go          ; TOP:neiroset|conv_TOP:conv|go                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|conv_TOP:conv|re          ; TOP:neiroset|conv_TOP:conv|re                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|dense:dense|marker[2]     ; TOP:neiroset|dense:dense|marker[2]                                                                              ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|result:result|RESULT[2]   ; TOP:neiroset|result:result|RESULT[2]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|result:result|RESULT[3]   ; TOP:neiroset|result:result|RESULT[3]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|result:result|RESULT[1]   ; TOP:neiroset|result:result|RESULT[1]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[78] ; TOP:neiroset|memorywork:block|buff[78]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[45] ; TOP:neiroset|memorywork:block|buff[45]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[47] ; TOP:neiroset|memorywork:block|buff[47]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[48] ; TOP:neiroset|memorywork:block|buff[48]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[49] ; TOP:neiroset|memorywork:block|buff[49]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[87] ; TOP:neiroset|memorywork:block|buff[87]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.299 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.519      ;
; 0.809 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.052      ; 1.005      ;
; 0.947 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.159      ;
; 0.950 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.141      ;
; 0.978 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.485      ; 1.137      ;
; 1.042 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.254      ;
; 1.081 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.297      ;
; 1.150 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.362      ;
; 1.161 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.361      ;
; 1.191 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.407      ;
; 1.248 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.826      ; 1.748      ;
; 1.266 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.482      ;
; 1.290 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.502      ;
; 1.293 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.509      ;
; 1.322 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.538      ;
; 1.401 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.060      ; 1.605      ;
; 1.427 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.643      ;
; 1.429 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.826      ; 1.929      ;
; 1.483 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.485      ; 1.642      ;
; 1.507 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.723      ;
; 1.514 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.730      ;
; 1.524 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.736      ;
; 1.534 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.750      ;
; 1.579 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.510      ; 1.763      ;
; 1.618 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.834      ;
; 1.619 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.835      ;
; 1.626 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.842      ;
; 1.636 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.510      ; 1.820      ;
; 1.650 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.826      ; 2.150      ;
; 1.699 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.915      ;
; 1.717 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.929      ;
; 1.720 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.211      ;
; 1.722 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.489      ; 1.885      ;
; 1.726 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 1.942      ;
; 1.765 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.822      ; 2.261      ;
; 1.772 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.984      ;
; 1.791 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.282      ;
; 1.792 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.816      ; 2.282      ;
; 1.806 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.018      ;
; 1.810 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.301      ;
; 1.819 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.306      ;
; 1.848 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.510      ; 2.032      ;
; 1.853 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.065      ;
; 1.881 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.372      ;
; 1.906 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.118      ;
; 1.907 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.822      ; 2.403      ;
; 1.909 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.396      ;
; 1.928 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.140      ;
; 1.947 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.159      ;
; 1.948 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.419      ; 2.031      ;
; 1.953 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.822      ; 2.449      ;
; 1.957 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.169      ;
; 1.977 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.816      ; 2.467      ;
; 1.978 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.190      ;
; 2.004 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.816      ; 2.494      ;
; 2.007 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.219      ;
; 2.018 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.072      ; 2.234      ;
; 2.019 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.419      ; 2.102      ;
; 2.027 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.489      ; 2.190      ;
; 2.040 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.411      ; 2.115      ;
; 2.047 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.415      ; 2.126      ;
; 2.047 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.259      ;
; 2.050 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.262      ;
; 2.054 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.266      ;
; 2.058 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.822      ; 2.554      ;
; 2.089 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.301      ;
; 2.094 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.306      ;
; 2.096 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.506      ; 2.276      ;
; 2.105 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.317      ;
; 2.111 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.411      ; 2.186      ;
; 2.129 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.093      ; 1.886      ;
; 2.136 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.627      ;
; 2.139 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.407      ; 2.210      ;
; 2.146 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.633      ;
; 2.199 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.411      ;
; 2.228 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.817      ; 2.719      ;
; 2.236 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.723      ;
; 2.238 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.506      ; 2.418      ;
; 2.240 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.452      ;
; 2.279 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.402      ; 2.825      ;
; 2.284 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.506      ; 2.464      ;
; 2.285 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.359     ; 1.765      ;
; 2.301 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.788      ;
; 2.318 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.402      ; 2.864      ;
; 2.374 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.415      ; 2.453      ;
; 2.376 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.812      ; 2.862      ;
; 2.376 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.419      ; 2.459      ;
; 2.378 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.398      ; 2.920      ;
; 2.389 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.506      ; 2.569      ;
; 2.391 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.878      ;
; 2.405 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.617      ;
; 2.444 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.097      ; 2.205      ;
; 2.466 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.407      ; 2.537      ;
; 2.468 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.411      ; 2.543      ;
; 2.501 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.813      ; 2.988      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.342      ; 0.825      ;
; 0.315 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.345      ; 0.829      ;
; 0.317 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 0.836      ;
; 0.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 0.845      ;
; 0.330 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.529      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 0.851      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.848      ;
; 0.334 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.850      ;
; 0.335 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.851      ;
; 0.336 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 0.854      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.856      ;
; 0.340 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.342      ; 0.851      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.352      ; 0.868      ;
; 0.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.345      ; 0.862      ;
; 0.355 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.554      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.873      ;
; 0.363 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.562      ;
; 0.371 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 0.893      ;
; 0.375 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.574      ;
; 0.405 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 0.932      ;
; 0.419 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 0.946      ;
; 0.475 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.345      ; 0.989      ;
; 0.480 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[10]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.679      ;
; 0.499 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 1.026      ;
; 0.501 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.700      ;
; 0.503 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.703      ;
; 0.505 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 1.032      ;
; 0.507 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.706      ;
; 0.510 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.709      ;
; 0.513 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.068      ; 0.726      ;
; 0.516 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.517 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.717      ;
; 0.518 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.718      ;
; 0.518 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.719      ;
; 0.519 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 1.046      ;
; 0.520 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.720      ;
; 0.521 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.721      ;
; 0.521 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.383      ; 1.048      ;
; 0.522 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.723      ;
; 0.530 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.730      ;
; 0.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.730      ;
; 0.533 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.732      ;
; 0.533 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.732      ;
; 0.536 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.735      ;
; 0.537 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.736      ;
; 0.537 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.736      ;
; 0.540 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.352      ; 1.061      ;
; 0.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.352      ; 1.062      ;
; 0.542 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 1.061      ;
; 0.547 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.352      ; 1.068      ;
; 0.552 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.751      ;
; 0.553 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.354      ; 1.076      ;
; 0.555 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.754      ;
; 0.559 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.758      ;
; 0.561 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.079      ;
; 0.563 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.081      ;
; 0.565 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.342      ; 1.076      ;
; 0.570 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 1.089      ;
; 0.574 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.096      ;
; 0.577 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 1.096      ;
; 0.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.352      ; 1.099      ;
; 0.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.100      ;
; 0.580 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.355      ; 1.104      ;
; 0.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.355      ; 1.105      ;
; 0.582 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 1.101      ;
; 0.587 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.350      ; 1.106      ;
; 0.595 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.345      ; 1.109      ;
; 0.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.127      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; start_gray                                                                                                                        ; start_gray                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.519      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.530      ;
; 0.353 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.552      ;
; 0.379 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.279      ; 0.827      ;
; 0.392 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.590      ;
; 0.393 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.285      ; 0.847      ;
; 0.394 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                       ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.507      ; 1.075      ;
; 0.397 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.278      ; 0.844      ;
; 0.401 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.285      ; 0.855      ;
; 0.405 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.282      ; 0.856      ;
; 0.407 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.282      ; 0.858      ;
; 0.414 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.279      ; 0.862      ;
; 0.420 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.282      ; 0.871      ;
; 0.421 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.619      ;
; 0.425 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.285      ; 0.879      ;
; 0.428 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.285      ; 0.882      ;
; 0.441 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.282      ; 0.892      ;
; 0.441 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.278      ; 0.888      ;
; 0.457 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[0]                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.054      ; 0.655      ;
; 0.479 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.678      ;
; 0.481 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.693      ;
; 0.483 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.483 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.694      ;
; 0.484 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_16_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_1_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
; 0.485 ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.067      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.306 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.813      ;
; 0.310 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.817      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.818      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.322 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.829      ;
; 0.334 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.841      ;
; 0.337 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.844      ;
; 0.339 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.846      ;
; 0.344 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.543      ;
; 0.355 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.555      ;
; 0.364 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.564      ;
; 0.366 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.564      ;
; 0.369 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.338      ; 0.876      ;
; 0.391 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.591      ;
; 0.391 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.591      ;
; 0.398 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.598      ;
; 0.399 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.599      ;
; 0.434 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.634      ;
; 0.463 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.663      ;
; 0.464 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.664      ;
; 0.465 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.666      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.666      ;
; 0.470 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.671      ;
; 0.472 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.671      ;
; 0.478 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.679      ;
; 0.479 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[3]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 0.680      ;
; 0.491 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.498 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.698      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.503 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.704      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.713      ;
; 0.513 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.712      ;
; 0.522 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.720      ;
; 0.526 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 0.738      ;
; 0.526 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.724      ;
; 0.526 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.724      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.355 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.553      ;
; 0.502 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.505 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.518 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.521 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.719      ;
; 0.532 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.560 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.758      ;
; 0.564 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.775      ;
; 0.564 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.762      ;
; 0.612 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.810      ;
; 0.642 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.840      ;
; 0.642 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.840      ;
; 0.658 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.857      ;
; 0.707 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.905      ;
; 0.732 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.919      ;
; 0.746 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.746 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.749 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.753 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.755 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.954      ;
; 0.760 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.763 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.961      ;
; 0.767 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.965      ;
; 0.774 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.972      ;
; 0.780 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.829 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.027      ;
; 0.829 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.028      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.838 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.839 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.037      ;
; 0.842 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.040      ;
; 0.845 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.043      ;
; 0.846 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.044      ;
; 0.848 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.048      ;
; 0.852 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.050      ;
; 0.853 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.853 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.856 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.857 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.055      ;
; 0.859 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.859 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.057      ;
; 0.863 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.061      ;
; 0.888 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.077      ;
; 0.896 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.093      ;
; 0.913 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.114      ;
; 0.929 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.128      ;
; 0.931 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.129      ;
; 0.934 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.132      ;
; 0.935 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.133      ;
; 0.935 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.146      ;
; 0.938 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.136      ;
; 0.942 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.140      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.144      ;
; 0.948 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.146      ;
; 0.952 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
; 0.953 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.151      ;
; 0.957 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.164      ;
; 0.974 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.171      ;
; 0.995 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.194      ;
; 1.003 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.202      ;
; 1.012 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.211      ;
; 1.025 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.236      ;
; 1.027 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.225      ;
; 1.031 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.229      ;
; 1.034 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.232      ;
; 1.041 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.239      ;
; 1.042 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.240      ;
; 1.049 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.247      ;
; 1.055 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.265      ;
; 1.070 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.268      ;
; 1.090 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.289      ;
; 1.096 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.297      ;
; 1.123 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.321      ;
; 1.138 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.349      ;
; 1.138 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.336      ;
; 1.146 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.348      ;
; 1.149 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.359      ;
; 1.178 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.388      ;
; 1.182 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.393      ;
; 1.195 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.393      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.325 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.359      ;
; 0.327 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.361      ;
; 0.327 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.361      ;
; 0.330 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.610      ; 1.364      ;
; 0.348 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.547      ;
; 0.372 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.571      ;
; 0.374 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.381 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.580      ;
; 0.383 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.456 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.655      ;
; 0.469 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.668      ;
; 0.471 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.670      ;
; 0.476 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.675      ;
; 0.477 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.677      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.490 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.499 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.181      ;
; 0.512 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.194      ;
; 0.516 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.198      ;
; 0.521 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.720      ;
; 0.523 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.528 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.538 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.737      ;
; 0.540 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.740      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.744      ;
; 0.551 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.750      ;
; 0.565 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.764      ;
; 0.570 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.769      ;
; 0.602 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.801      ;
; 0.609 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.808      ;
; 0.619 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.818      ;
; 0.621 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.821      ;
; 0.621 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.820      ;
; 0.625 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.824      ;
; 0.628 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.828      ;
; 0.628 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.658 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.857      ;
; 0.673 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.872      ;
; 0.677 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.875      ;
; 0.683 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.882      ;
; 0.706 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.906      ;
; 0.713 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.913      ;
; 0.713 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.913      ;
; 0.725 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.945      ;
; 0.728 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.927      ;
; 0.732 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.932      ;
; 0.757 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.439      ;
; 0.760 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.950      ;
; 0.766 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.777 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.976      ;
; 0.784 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.983      ;
; 0.785 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.984      ;
; 0.789 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.988      ;
; 0.793 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.993      ;
; 0.803 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.002      ;
; 0.808 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.490      ;
; 0.826 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.025      ;
; 0.850 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.070      ;
; 0.855 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.054      ;
; 0.857 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.859 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.058      ;
; 0.864 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.084      ;
; 0.873 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.072      ;
; 0.874 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.073      ;
; 0.881 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.080      ;
; 0.893 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.092      ;
; 0.900 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.099      ;
; 0.900 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.610      ; 1.434      ;
; 0.901 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.610      ; 1.435      ;
; 0.903 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.610      ; 1.437      ;
; 0.904 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.103      ;
; 0.904 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.610      ; 1.438      ;
; 0.905 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.104      ;
; 0.907 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.127      ;
; 0.916 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.116      ;
; 0.919 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.119      ;
; 0.928 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.125      ;
; 0.932 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.943 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.142      ;
; 0.945 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[0]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.556      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.558      ;
; 0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.559      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.560      ;
; 0.377 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.576      ;
; 0.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.620      ;
; 0.483 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.682      ;
; 0.501 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.702      ;
; 0.513 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.712      ;
; 0.516 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.723      ;
; 0.525 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.723      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.725      ;
; 0.532 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.730      ;
; 0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.731      ;
; 0.533 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.732      ;
; 0.534 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.732      ;
; 0.536 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.735      ;
; 0.538 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.736      ;
; 0.541 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.740      ;
; 0.544 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.743      ;
; 0.546 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.745      ;
; 0.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.283      ; 1.009      ;
; 0.562 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.277      ; 1.008      ;
; 0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.281      ; 1.015      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.283      ; 1.046      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.793      ;
; 0.607 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.283      ; 1.059      ;
; 0.615 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.283      ; 1.067      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.285      ; 1.076      ;
; 0.633 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.279      ; 1.081      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.840      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.841      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.856      ;
; 0.667 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.866      ;
; 0.676 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 1.125      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.884      ;
; 0.686 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.279      ; 1.134      ;
; 0.686 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 1.135      ;
; 0.702 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.901      ;
; 0.705 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.903      ;
; 0.708 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.907      ;
; 0.725 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.924      ;
; 0.728 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.927      ;
; 0.746 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.947      ;
; 0.750 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.950      ;
; 0.751 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.950      ;
; 0.753 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.952      ;
; 0.755 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.230      ; 1.159      ;
; 0.758 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.056      ; 0.959      ;
; 0.760 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.959      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.357 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.535      ;
; 0.523 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.701      ;
; 0.532 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.710      ;
; 0.538 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.716      ;
; 0.540 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.718      ;
; 0.763 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.945      ;
; 0.769 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.951      ;
; 0.772 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.954      ;
; 0.776 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.958      ;
; 0.783 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.965      ;
; 0.790 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.972      ;
; 0.861 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.043      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.047      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.050      ;
; 0.872 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.054      ;
; 2.171 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.156     ; 1.179      ;
; 2.171 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.156     ; 1.179      ;
; 2.171 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.156     ; 1.179      ;
; 2.171 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.156     ; 1.179      ;
; 2.171 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.156     ; 1.179      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.367 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.113      ; 5.660      ;
; 0.396 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.114      ; 5.690      ;
; 0.476 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.956      ; 5.612      ;
; 0.479 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.957      ; 5.616      ;
; 0.504 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.954      ; 5.638      ;
; 0.527 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.115      ; 5.822      ;
; 0.546 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.953      ; 5.679      ;
; 0.555 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.965      ; 5.700      ;
; 0.582 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.964      ; 5.726      ;
; 0.608 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.965      ; 5.753      ;
; 0.662 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.945      ; 5.787      ;
; 0.687 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.867      ; 5.734      ;
; 0.694 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.113      ; 5.987      ;
; 0.697 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.933      ; 5.810      ;
; 0.715 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.954      ; 5.849      ;
; 0.716 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.868      ; 5.764      ;
; 0.742 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.710      ; 5.632      ;
; 0.767 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.711      ; 5.658      ;
; 0.800 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.298      ; 5.108      ;
; 0.801 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.869      ; 5.850      ;
; 0.803 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.268      ;
; 0.818 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.956      ; 5.954      ;
; 0.820 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.707      ; 5.707      ;
; 0.824 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.708      ; 5.712      ;
; 0.825 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.299      ; 5.134      ;
; 0.856 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.718      ; 5.754      ;
; 0.875 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.719      ; 5.774      ;
; 0.911 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.306      ; 5.227      ;
; 0.921 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.113      ; 5.734      ;
; 0.928 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.296      ; 5.234      ;
; 0.928 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.719      ; 5.827      ;
; 0.936 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.699      ; 5.815      ;
; 0.948 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.413      ;
; 0.950 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.114      ; 5.764      ;
; 0.968 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.867      ; 6.015      ;
; 0.971 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.687      ; 5.838      ;
; 0.976 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.956      ; 5.632      ;
; 0.977 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.456      ; 5.443      ;
; 0.991 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.287      ; 5.288      ;
; 0.993 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.944      ; 6.117      ;
; 1.001 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.957      ; 5.658      ;
; 1.026 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.275      ; 5.311      ;
; 1.027 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.492      ;
; 1.035 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.115      ; 5.850      ;
; 1.035 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.708      ; 5.923      ;
; 1.042 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.936      ; 6.158      ;
; 1.046 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.511      ;
; 1.047 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.964      ; 6.191      ;
; 1.054 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.953      ; 5.707      ;
; 1.056 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.456      ; 5.522      ;
; 1.058 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.299      ; 5.367      ;
; 1.058 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.954      ; 5.712      ;
; 1.085 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.296      ; 5.391      ;
; 1.090 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.964      ; 5.754      ;
; 1.093 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.867      ; 5.660      ;
; 1.102 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.457      ; 5.569      ;
; 1.105 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.298      ; 5.413      ;
; 1.109 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.965      ; 5.774      ;
; 1.113 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.578      ;
; 1.116 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.457      ; 5.583      ;
; 1.121 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.295      ; 5.426      ;
; 1.122 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.868      ; 5.690      ;
; 1.136 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.307      ; 5.453      ;
; 1.136 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.298      ; 5.444      ;
; 1.138 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.710      ; 6.028      ;
; 1.139 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.299      ; 5.448      ;
; 1.143 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.307      ; 5.460      ;
; 1.157 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.456      ; 5.623      ;
; 1.162 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.965      ; 5.827      ;
; 1.164 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.296      ; 5.470      ;
; 1.170 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.945      ; 5.815      ;
; 1.178 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.456      ; 5.644      ;
; 1.187 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.457      ; 5.654      ;
; 1.189 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.307      ; 5.506      ;
; 1.202 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.113      ; 6.015      ;
; 1.202 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.710      ; 5.612      ;
; 1.205 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.933      ; 5.838      ;
; 1.205 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.711      ; 5.616      ;
; 1.206 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.295      ; 5.511      ;
; 1.215 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.307      ; 5.532      ;
; 1.216 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.298      ; 5.524      ;
; 1.230 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.708      ; 5.638      ;
; 1.242 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.306      ; 5.558      ;
; 1.243 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.698      ; 6.121      ;
; 1.248 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.295      ; 5.553      ;
; 1.253 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.869      ; 5.822      ;
; 1.256 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.298      ; 5.564      ;
; 1.268 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.307      ; 5.585      ;
; 1.269 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.455      ; 5.734      ;
; 1.269 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.954      ; 5.923      ;
; 1.272 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.707      ; 5.679      ;
; 1.274 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.299      ; 5.583      ;
; 1.281 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.719      ; 5.700      ;
; 1.296 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.296      ; 5.602      ;
; 1.299 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.296      ; 5.605      ;
; 1.301 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.286      ; 5.597      ;
; 1.308 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.718      ; 5.726      ;
; 1.317 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.718      ; 6.215      ;
; 1.322 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.287      ; 5.619      ;
; 1.322 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.306      ; 5.638      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.600 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.324      ; 2.409      ;
; -1.590 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.328      ; 2.403      ;
; -1.475 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.196      ; 1.980      ;
; -1.475 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.196      ; 1.980      ;
; -1.475 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.196      ; 1.980      ;
; -1.475 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.196      ; 1.980      ;
; -1.475 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.196      ; 1.980      ;
; -0.988 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.639      ; 2.112      ;
; -0.988 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.639      ; 2.112      ;
; -0.988 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.639      ; 2.112      ;
; -0.988 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.639      ; 2.112      ;
; -0.988 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.639      ; 2.112      ;
; -0.981 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.643      ; 2.109      ;
; -0.981 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.643      ; 2.109      ;
; -0.981 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.643      ; 2.109      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.436 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.836      ; 1.946      ;
; 1.436 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.836      ; 1.946      ;
; 1.436 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.836      ; 1.946      ;
; 1.436 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.836      ; 1.946      ;
; 1.436 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.836      ; 1.946      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.840      ; 1.956      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.840      ; 1.956      ;
; 1.442 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.840      ; 1.956      ;
; 2.029 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.512      ; 2.215      ;
; 2.036 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.409      ; 1.814      ;
; 2.036 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.409      ; 1.814      ;
; 2.036 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.409      ; 1.814      ;
; 2.036 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.409      ; 1.814      ;
; 2.036 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.409      ; 1.814      ;
; 2.047 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.508      ; 2.229      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.351 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -10.438 ; -3470.101     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -5.864  ; -46.895       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -3.225  ; -51.843       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -3.005  ; -1299.815     ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -2.295  ; -85.623       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.244  ; -25.314       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.035  ; -97.576       ;
; sdram_controller:SDRAM|busy                                 ; -1.256  ; -81.365       ;
; PCLK_cam                                                    ; -0.596  ; -14.997       ;
; TOP:neiroset|nextstep                                       ; -0.565  ; -2.825        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 35.742  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.066 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.080 ; 0.000         ;
; clk50                                                       ; 0.103 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.150 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.150 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.173 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.176 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.186 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.187 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.211 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -0.753 ; -7.349        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 0.832 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -102.060      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -1.000 ; -631.000      ;
; sdram_controller:SDRAM|busy                                 ; -1.000 ; -124.000      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -1.000 ; -107.000      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -1.000 ; -17.000       ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.046  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.277  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; clk50                                                       ; 9.206  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.752 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                   ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                     ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -10.438 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.974     ; 8.941      ;
; -10.410 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.929      ;
; -10.390 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.965     ; 8.902      ;
; -10.374 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.974     ; 8.877      ;
; -10.370 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.974     ; 8.873      ;
; -10.346 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.865      ;
; -10.342 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.861      ;
; -10.326 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.965     ; 8.838      ;
; -10.322 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.965     ; 8.834      ;
; -10.306 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.974     ; 8.809      ;
; -10.299 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.706      ;
; -10.284 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.789      ;
; -10.283 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.687      ;
; -10.278 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.797      ;
; -10.258 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.965     ; 8.770      ;
; -10.235 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.642      ;
; -10.231 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.638      ;
; -10.220 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.725      ;
; -10.219 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.623      ;
; -10.216 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.735      ;
; -10.216 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.721      ;
; -10.215 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.619      ;
; -10.198 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.602      ;
; -10.189 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.029     ; 8.637      ;
; -10.173 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.678      ;
; -10.167 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.664      ;
; -10.167 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.574      ;
; -10.161 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.013     ; 8.625      ;
; -10.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.671      ;
; -10.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.657      ;
; -10.151 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.555      ;
; -10.148 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.667      ;
; -10.141 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.020     ; 8.598      ;
; -10.134 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.538      ;
; -10.130 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.534      ;
; -10.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.851     ; 8.752      ;
; -10.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.851     ; 8.752      ;
; -10.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.851     ; 8.752      ;
; -10.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.851     ; 8.752      ;
; -10.126 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.851     ; 8.752      ;
; -10.125 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.979     ; 8.623      ;
; -10.121 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.527      ;
; -10.109 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.614      ;
; -10.105 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.610      ;
; -10.103 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.600      ;
; -10.099 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.596      ;
; -10.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.835     ; 8.740      ;
; -10.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.835     ; 8.740      ;
; -10.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.835     ; 8.740      ;
; -10.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.835     ; 8.740      ;
; -10.098 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.835     ; 8.740      ;
; -10.084 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.958     ; 8.603      ;
; -10.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.842     ; 8.713      ;
; -10.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.842     ; 8.713      ;
; -10.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.842     ; 8.713      ;
; -10.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.842     ; 8.713      ;
; -10.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.842     ; 8.713      ;
; -10.075 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.111     ; 8.941      ;
; -10.066 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.073     ; 8.470      ;
; -10.061 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.979     ; 8.559      ;
; -10.060 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.017     ; 8.520      ;
; -10.060 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.017     ; 8.520      ;
; -10.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.979     ; 8.555      ;
; -10.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.463      ;
; -10.053 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.550      ;
; -10.053 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.459      ;
; -10.050 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.125     ; 8.402      ;
; -10.047 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.095     ; 8.929      ;
; -10.041 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.972     ; 8.546      ;
; -10.035 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.532      ;
; -10.035 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.027     ; 8.485      ;
; -10.034 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.128     ; 8.383      ;
; -10.032 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.001     ; 8.508      ;
; -10.032 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.001     ; 8.508      ;
; -10.027 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.102     ; 8.902      ;
; -10.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.008     ; 8.481      ;
; -10.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|i[10]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.008     ; 8.481      ;
; -10.011 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.111     ; 8.877      ;
; -10.007 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.111     ; 8.873      ;
; -9.997  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.016     ; 8.458      ;
; -9.993  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.979     ; 8.491      ;
; -9.989  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.486      ;
; -9.989  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.395      ;
; -9.987  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.947     ; 8.517      ;
; -9.987  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.947     ; 8.517      ;
; -9.987  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.947     ; 8.517      ;
; -9.987  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.947     ; 8.517      ;
; -9.987  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.947     ; 8.517      ;
; -9.985  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.980     ; 8.482      ;
; -9.983  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.095     ; 8.865      ;
; -9.979  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -2.095     ; 8.861      ;
; -9.972  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.849     ; 8.600      ;
; -9.972  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.849     ; 8.600      ;
; -9.972  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.849     ; 8.600      ;
; -9.972  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.849     ; 8.600      ;
; -9.972  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.849     ; 8.600      ;
; -9.971  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.950     ; 8.498      ;
; -9.971  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.950     ; 8.498      ;
; -9.971  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.950     ; 8.498      ;
; -9.971  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.950     ; 8.498      ;
+---------+---------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -5.864 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 5.035      ;
; -5.857 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 5.028      ;
; -5.854 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 5.025      ;
; -5.851 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 5.022      ;
; -5.842 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 5.007      ;
; -5.835 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 5.000      ;
; -5.832 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.997      ;
; -5.829 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.994      ;
; -5.820 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.991      ;
; -5.813 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.984      ;
; -5.810 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.981      ;
; -5.807 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.978      ;
; -5.725 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.097      ;
; -5.723 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.095      ;
; -5.720 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.092      ;
; -5.720 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.092      ;
; -5.703 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 5.069      ;
; -5.701 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 5.067      ;
; -5.698 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 5.064      ;
; -5.698 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 5.064      ;
; -5.681 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.053      ;
; -5.679 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.051      ;
; -5.676 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.048      ;
; -5.676 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 5.048      ;
; -5.657 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.828      ;
; -5.654 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.819      ;
; -5.650 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.821      ;
; -5.647 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.812      ;
; -5.647 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.818      ;
; -5.644 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.809      ;
; -5.644 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.815      ;
; -5.641 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.806      ;
; -5.586 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.757      ;
; -5.579 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.750      ;
; -5.576 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.747      ;
; -5.573 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.744      ;
; -5.528 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.693      ;
; -5.521 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.686      ;
; -5.518 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.683      ;
; -5.518 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.890      ;
; -5.516 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.888      ;
; -5.515 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.680      ;
; -5.515 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.881      ;
; -5.513 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.879      ;
; -5.513 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.885      ;
; -5.513 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.885      ;
; -5.510 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.876      ;
; -5.510 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.876      ;
; -5.481 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.652      ;
; -5.474 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.645      ;
; -5.471 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.642      ;
; -5.468 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.766     ; 4.639      ;
; -5.447 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.819      ;
; -5.445 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.817      ;
; -5.442 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.814      ;
; -5.442 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.814      ;
; -5.389 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.755      ;
; -5.387 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.753      ;
; -5.384 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.750      ;
; -5.384 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.750      ;
; -5.342 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.714      ;
; -5.340 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.712      ;
; -5.337 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.709      ;
; -5.337 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.565     ; 4.709      ;
; -5.332 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.497      ;
; -5.325 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.490      ;
; -5.322 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.487      ;
; -5.319 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.484      ;
; -5.193 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.559      ;
; -5.191 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.557      ;
; -5.188 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.554      ;
; -5.188 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.554      ;
; -5.087 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.963     ; 4.061      ;
; -5.084 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.963     ; 4.058      ;
; -5.082 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.963     ; 4.056      ;
; -5.082 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.963     ; 4.056      ;
; -5.010 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.175      ;
; -5.007 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.172      ;
; -5.005 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.170      ;
; -5.005 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.170      ;
; -4.952 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.117      ;
; -4.947 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 4.122      ;
; -4.945 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.110      ;
; -4.944 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 4.119      ;
; -4.942 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.107      ;
; -4.941 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 4.116      ;
; -4.941 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.762     ; 4.116      ;
; -4.939 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.104      ;
; -4.896 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.061      ;
; -4.889 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.054      ;
; -4.886 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.051      ;
; -4.883 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.048      ;
; -4.870 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.236      ;
; -4.867 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.233      ;
; -4.864 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.230      ;
; -4.864 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.571     ; 4.230      ;
; -4.854 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.019      ;
; -4.847 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.012      ;
; -4.844 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.009      ;
; -4.841 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.772     ; 4.006      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -3.225 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.592      ; 4.806      ;
; -3.136 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 4.686      ;
; -3.109 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.589      ; 4.687      ;
; -3.106 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 4.643      ;
; -3.090 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.635      ;
; -3.080 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 4.604      ;
; -3.056 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.591      ; 4.635      ;
; -3.040 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 4.578      ;
; -3.018 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.570      ;
; -2.993 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.538      ;
; -2.990 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.524      ;
; -2.959 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.591      ; 4.538      ;
; -2.956 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.592      ; 4.537      ;
; -2.921 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.473      ;
; -2.911 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.481      ; 4.442      ;
; -2.889 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.434      ;
; -2.876 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 4.408      ;
; -2.873 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.424      ;
; -2.870 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 4.407      ;
; -2.856 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 4.483      ;
; -2.855 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.591      ; 4.434      ;
; -2.852 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.592      ; 4.433      ;
; -2.848 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 4.398      ;
; -2.843 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.589      ; 4.421      ;
; -2.817 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.369      ;
; -2.812 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.346      ;
; -2.779 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 4.311      ;
; -2.776 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.327      ;
; -2.772 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 4.296      ;
; -2.766 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 4.303      ;
; -2.744 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 4.294      ;
; -2.739 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.589      ; 4.317      ;
; -2.732 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 4.270      ;
; -2.708 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.242      ;
; -2.675 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 4.207      ;
; -2.672 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.502      ; 4.223      ;
; -2.606 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.481      ; 4.137      ;
; -2.605 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.228      ;
; -2.548 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 4.175      ;
; -2.539 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.481      ; 4.070      ;
; -2.424 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 4.798      ;
; -2.414 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.488      ; 3.938      ;
; -2.411 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.906      ; 4.806      ;
; -2.406 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.496      ; 3.938      ;
; -2.394 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 4.017      ;
; -2.393 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.501      ; 3.931      ;
; -2.378 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.590      ; 4.118      ;
; -2.335 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.274      ; 4.678      ;
; -2.327 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.493      ; 3.950      ;
; -2.322 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.686      ;
; -2.309 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.496      ; 3.841      ;
; -2.308 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.362      ; 4.679      ;
; -2.305 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.261      ; 4.635      ;
; -2.296 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 4.670      ;
; -2.295 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.903      ; 4.687      ;
; -2.292 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.643      ;
; -2.289 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.266      ; 4.627      ;
; -2.279 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.261      ; 4.596      ;
; -2.276 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.807      ; 4.635      ;
; -2.272 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.590      ; 4.012      ;
; -2.268 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.266      ; 4.606      ;
; -2.266 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.604      ;
; -2.262 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.254      ; 4.586      ;
; -2.255 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 4.627      ;
; -2.242 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.905      ; 4.635      ;
; -2.239 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.274      ; 4.570      ;
; -2.230 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.266      ; 4.568      ;
; -2.226 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.578      ;
; -2.223 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.261      ; 4.540      ;
; -2.217 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.275      ; 4.562      ;
; -2.207 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.274      ; 4.550      ;
; -2.205 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.496      ; 3.737      ;
; -2.205 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.590      ; 3.945      ;
; -2.204 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.816      ; 4.570      ;
; -2.196 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 4.568      ;
; -2.193 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 4.567      ;
; -2.189 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.266      ; 4.516      ;
; -2.181 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.274      ; 4.512      ;
; -2.180 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.362      ; 4.551      ;
; -2.179 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.807      ; 4.538      ;
; -2.179 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.261      ; 4.509      ;
; -2.176 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.807      ; 4.524      ;
; -2.160 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 4.532      ;
; -2.158 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.275      ; 4.503      ;
; -2.145 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.905      ; 4.538      ;
; -2.142 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.906      ; 4.537      ;
; -2.122 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.275      ; 4.467      ;
; -2.107 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.816      ; 4.473      ;
; -2.107 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.261      ; 4.437      ;
; -2.104 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.254      ; 4.428      ;
; -2.098 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.495      ; 3.725      ;
; -2.097 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.795      ; 4.442      ;
; -2.088 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.255      ; 4.413      ;
; -2.085 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.274      ; 4.428      ;
; -2.084 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.275      ; 4.428      ;
; -2.080 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.362      ; 4.451      ;
; -2.075 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.807      ; 4.434      ;
; -2.075 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.268      ; 4.400      ;
; -2.072 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.275      ; 4.416      ;
; -2.062 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.809      ; 4.408      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.005 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 4.146      ;
; -3.005 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 4.146      ;
; -2.984 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.121      ;
; -2.984 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.121      ;
; -2.980 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.163      ; 4.130      ;
; -2.980 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.163      ; 4.130      ;
; -2.965 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.095      ;
; -2.965 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.095      ;
; -2.959 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 4.105      ;
; -2.959 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 4.105      ;
; -2.946 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.076      ;
; -2.946 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.076      ;
; -2.940 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.079      ;
; -2.940 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.079      ;
; -2.922 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.052      ;
; -2.922 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.052      ;
; -2.922 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.052      ;
; -2.922 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.052      ;
; -2.921 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.060      ;
; -2.921 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.060      ;
; -2.920 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.142      ; 4.049      ;
; -2.920 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.142      ; 4.049      ;
; -2.897 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.036      ;
; -2.897 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.036      ;
; -2.897 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.036      ;
; -2.897 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.036      ;
; -2.895 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.033      ;
; -2.895 ; y_gray[5]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.033      ;
; -2.893 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.023      ;
; -2.893 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 4.023      ;
; -2.878 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.015      ;
; -2.878 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.015      ;
; -2.874 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.011      ;
; -2.874 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.150      ; 4.011      ;
; -2.869 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 4.010      ;
; -2.869 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 4.010      ;
; -2.868 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.007      ;
; -2.868 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.007      ;
; -2.853 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.999      ;
; -2.853 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.999      ;
; -2.849 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.995      ;
; -2.849 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.995      ;
; -2.844 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.163      ; 3.994      ;
; -2.844 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.163      ; 3.994      ;
; -2.825 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.955      ;
; -2.825 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.955      ;
; -2.800 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.939      ;
; -2.800 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.939      ;
; -2.775 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.162      ; 3.924      ;
; -2.775 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.162      ; 3.924      ;
; -2.754 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.158      ; 3.899      ;
; -2.754 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.158      ; 3.899      ;
; -2.750 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.748      ;
; -2.748 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.748      ;
; -2.746 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.744      ;
; -2.744 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.744      ;
; -2.744 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.741      ;
; -2.742 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.740      ;
; -2.740 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.740      ;
; -2.740 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.737      ;
; -2.740 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.740      ;
; -2.739 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.736      ;
; -2.738 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.736      ;
; -2.736 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.736      ;
; -2.736 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.736      ;
; -2.735 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.732      ;
; -2.735 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.873      ;
; -2.735 ; y_gray[3]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.873      ;
; -2.734 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.735      ;
; -2.734 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.734      ;
; -2.732 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.735      ;
; -2.732 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.729      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.731      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.730      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.730      ;
; -2.729 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.859      ;
; -2.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.731      ;
; -2.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.725      ;
; -2.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.728      ;
; -2.727 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.728      ;
; -2.727 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_19_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.724      ;
; -2.726 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.726      ;
; -2.725 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.728      ;
; -2.724 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.724      ;
; -2.723 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.724      ;
; -2.723 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.724      ;
; -2.723 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_19_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.720      ;
; -2.722 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.722      ;
; -2.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.724      ;
; -2.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.724      ;
; -2.719 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.720      ;
; -2.718 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.718      ;
; -2.718 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.718      ;
; -2.717 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.720      ;
; -2.717 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.162      ; 3.866      ;
; -2.716 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.854      ;
; -2.716 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.854      ;
; -2.714 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.714      ;
; -2.710 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.709      ;
; -2.708 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.142      ; 3.837      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.295 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.243      ;
; -2.294 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.242      ;
; -2.294 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.242      ;
; -2.290 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.238      ;
; -2.290 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.238      ;
; -2.271 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.148     ; 1.070      ;
; -2.221 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.177      ;
; -2.221 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.177      ;
; -2.219 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.175      ;
; -2.204 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.160      ;
; -2.186 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.191     ; 0.942      ;
; -2.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.148     ; 0.979      ;
; -2.153 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.146     ; 0.954      ;
; -2.150 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.146     ; 0.951      ;
; -2.149 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.097      ;
; -2.147 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.095      ;
; -2.144 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.147     ; 0.944      ;
; -2.141 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.089      ;
; -2.131 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.081      ;
; -2.131 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.081      ;
; -2.131 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.081      ;
; -2.125 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.081      ;
; -2.123 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.079      ;
; -2.119 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.075      ;
; -2.118 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.991     ; 1.074      ;
; -2.116 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.554      ;
; -2.115 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 1.066      ;
; -2.115 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 1.066      ;
; -2.106 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.544      ;
; -2.105 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.554      ;
; -2.096 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 1.049      ;
; -2.096 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 1.049      ;
; -2.096 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 1.049      ;
; -2.096 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 1.049      ;
; -2.096 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 1.049      ;
; -2.089 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.046      ;
; -2.088 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 1.040      ;
; -2.088 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.995     ; 1.040      ;
; -2.088 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.045      ;
; -2.081 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.530      ;
; -2.079 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.528      ;
; -2.075 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.032      ;
; -2.072 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.029      ;
; -2.064 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.513      ;
; -2.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.002      ;
; -2.053 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.001      ;
; -2.052 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.000      ;
; -2.038 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.476      ;
; -2.035 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.473      ;
; -2.034 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.472      ;
; -2.033 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.471      ;
; -2.029 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.478      ;
; -2.028 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.477      ;
; -2.027 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.465      ;
; -2.027 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.477      ;
; -2.027 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.147     ; 0.827      ;
; -2.026 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.464      ;
; -2.023 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.157     ; 0.813      ;
; -2.022 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.460      ;
; -2.019 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.457      ;
; -2.018 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.509     ; 0.456      ;
; -2.017 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.467      ;
; -2.016 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.465      ;
; -2.015 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.498     ; 0.464      ;
; -2.010 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.460      ;
; -2.009 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.459      ;
; -2.008 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.154     ; 0.801      ;
; -1.990 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.158     ; 0.779      ;
; -1.987 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.142     ; 0.792      ;
; -1.970 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.011     ; 0.906      ;
; -1.969 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.011     ; 0.905      ;
; -1.969 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.011     ; 0.905      ;
; -1.969 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.011     ; 0.905      ;
; -1.898 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.158     ; 0.687      ;
; -1.862 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.140     ; 0.669      ;
; -1.858 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.144     ; 0.661      ;
; -1.799 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.763      ;
; -1.785 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.749      ;
; -1.761 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.142     ; 0.566      ;
; -1.759 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.142     ; 0.564      ;
; -1.713 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.666      ;
; -1.710 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.663      ;
; -1.705 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.658      ;
; -1.703 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.667      ;
; -1.702 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.666      ;
; -1.697 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.650      ;
; -1.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.142     ; 0.497      ;
; -1.691 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.644      ;
; -1.691 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.644      ;
; -1.689 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.642      ;
; -1.687 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.640      ;
; -1.686 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.649      ;
; -1.680 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.643      ;
; -1.676 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.639      ;
; -1.672 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.625      ;
; -1.669 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.622      ;
; -1.663 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.626      ;
; -1.577 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.994     ; 0.530      ;
; -1.508 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.471      ;
; -1.508 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.984     ; 0.471      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.244 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.133     ; 2.983      ;
; -2.238 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.133     ; 2.977      ;
; -2.224 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.133     ; 2.963      ;
; -2.223 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.133     ; 2.962      ;
; -2.095 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.130     ; 2.837      ;
; -2.089 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.130     ; 2.831      ;
; -2.075 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.130     ; 2.817      ;
; -2.074 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.130     ; 2.816      ;
; -2.023 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.029     ; 2.366      ;
; -2.017 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.029     ; 2.360      ;
; -2.003 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.029     ; 2.346      ;
; -2.002 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.029     ; 2.345      ;
; -1.912 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.023     ; 2.261      ;
; -1.906 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.023     ; 2.255      ;
; -1.892 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.023     ; 2.241      ;
; -1.891 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.023     ; 2.240      ;
; -1.829 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.162      ; 2.978      ;
; -1.767 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.421      ;
; -1.761 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.415      ;
; -1.758 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.133     ; 2.497      ;
; -1.756 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.162      ; 2.905      ;
; -1.747 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.401      ;
; -1.746 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.400      ;
; -1.725 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.162      ; 2.874      ;
; -1.717 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.371      ;
; -1.711 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.365      ;
; -1.697 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.351      ;
; -1.696 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.350      ;
; -1.680 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.165      ; 2.832      ;
; -1.629 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.162      ; 2.778      ;
; -1.609 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.130     ; 2.351      ;
; -1.608 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.266      ; 2.361      ;
; -1.607 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.165      ; 2.759      ;
; -1.576 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.165      ; 2.728      ;
; -1.572 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.226      ;
; -1.566 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.220      ;
; -1.552 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.206      ;
; -1.551 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 2.205      ;
; -1.537 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.029     ; 1.880      ;
; -1.535 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.266      ; 2.288      ;
; -1.527 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 2.057      ;
; -1.526 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.163      ; 2.676      ;
; -1.522 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 2.052      ;
; -1.507 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 2.037      ;
; -1.507 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 2.037      ;
; -1.504 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.266      ; 2.257      ;
; -1.497 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 2.256      ;
; -1.480 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.165      ; 2.632      ;
; -1.444 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.974      ;
; -1.439 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.969      ;
; -1.435 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.163      ; 2.585      ;
; -1.433 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.100      ; 1.895      ;
; -1.427 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.100      ; 1.889      ;
; -1.426 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.023     ; 1.775      ;
; -1.424 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 2.183      ;
; -1.424 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.954      ;
; -1.424 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.954      ;
; -1.413 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.100      ; 1.875      ;
; -1.412 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.100      ; 1.874      ;
; -1.408 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.266      ; 2.161      ;
; -1.393 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 2.152      ;
; -1.390 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.163      ; 2.540      ;
; -1.377 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.166      ; 2.530      ;
; -1.367 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.297      ; 2.026      ;
; -1.361 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.297      ; 2.020      ;
; -1.357 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.887      ;
; -1.352 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.416      ;
; -1.351 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.881      ;
; -1.347 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.297      ; 2.006      ;
; -1.346 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.297      ; 2.005      ;
; -1.337 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.867      ;
; -1.336 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.866      ;
; -1.336 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.866      ;
; -1.330 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.860      ;
; -1.316 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.846      ;
; -1.315 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.342     ; 1.845      ;
; -1.305 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.267      ; 2.059      ;
; -1.302 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.366      ;
; -1.297 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 2.056      ;
; -1.286 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.166      ; 2.439      ;
; -1.281 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 1.935      ;
; -1.279 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.343      ;
; -1.248 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.312      ;
; -1.241 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.166      ; 2.394      ;
; -1.231 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.292      ; 1.885      ;
; -1.229 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.293      ;
; -1.214 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.267      ; 1.968      ;
; -1.198 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.262      ;
; -1.196 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.051      ; 1.734      ;
; -1.194 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.273      ; 1.954      ;
; -1.169 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.267      ; 1.923      ;
; -1.157 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.221      ;
; -1.152 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.216      ;
; -1.144 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.162      ; 2.293      ;
; -1.113 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.053      ;
; -1.103 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.273      ; 1.863      ;
; -1.102 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.166      ;
; -1.080 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.587      ; 2.144      ;
; -1.058 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.273      ; 1.818      ;
; -1.049 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.588      ; 2.114      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                         ; Launch Clock                                     ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.035 ; sdram_controller:SDRAM|rd_data_r[5]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.677      ; 3.651      ;
; -1.966 ; sdram_controller:SDRAM|rd_data_r[13] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.673      ; 3.578      ;
; -1.955 ; sdram_controller:SDRAM|rd_data_r[3]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.678      ; 3.572      ;
; -1.922 ; sdram_controller:SDRAM|rd_data_r[4]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.680      ; 3.541      ;
; -1.899 ; sdram_controller:SDRAM|rd_data_r[10] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.678      ; 3.516      ;
; -1.880 ; sdram_controller:SDRAM|rd_data_r[14] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.673      ; 3.492      ;
; -1.863 ; sdram_controller:SDRAM|rd_data_r[9]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.675      ; 3.477      ;
; -1.853 ; sdram_controller:SDRAM|rd_data_r[0]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.680      ; 3.472      ;
; -1.852 ; sdram_controller:SDRAM|rd_data_r[8]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.677      ; 3.468      ;
; -1.851 ; sdram_controller:SDRAM|rd_data_r[12] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.673      ; 3.463      ;
; -1.817 ; sdram_controller:SDRAM|rd_data_r[15] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.675      ; 3.431      ;
; -1.781 ; sdram_controller:SDRAM|rd_data_r[1]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.680      ; 3.400      ;
; -1.756 ; sdram_controller:SDRAM|rd_data_r[11] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.669      ; 3.364      ;
; -1.746 ; sdram_controller:SDRAM|rd_data_r[6]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.683      ; 3.368      ;
; -1.729 ; sdram_controller:SDRAM|rd_data_r[2]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.680      ; 3.348      ;
; -1.724 ; sdram_controller:SDRAM|rd_data_r[7]  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0] ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.681      ; 3.344      ;
; -1.692 ; x_sdram[1]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.643      ;
; -1.646 ; x_sdram[0]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.597      ;
; -1.623 ; x_sdram[3]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.574      ;
; -1.603 ; x_sdram[6]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.554      ;
; -1.580 ; x_sdram[1]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.531      ;
; -1.579 ; x_sdram[6]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.530      ;
; -1.576 ; x_sdram[2]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.527      ;
; -1.555 ; x_sdram[5]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.506      ;
; -1.553 ; x_sdram[9]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.504      ;
; -1.537 ; x_sdram[8]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.488      ;
; -1.534 ; x_sdram[0]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.485      ;
; -1.529 ; x_sdram[9]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.480      ;
; -1.513 ; x_sdram[8]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.464      ;
; -1.507 ; x_sdram[4]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.458      ;
; -1.506 ; x_sdram[1]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.457      ;
; -1.502 ; x_sdram[1]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.453      ;
; -1.490 ; x_sdram[0]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.441      ;
; -1.487 ; x_sdram[6]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.438      ;
; -1.486 ; x_sdram[7]                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.437      ;
; -1.460 ; x_sdram[0]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.411      ;
; -1.437 ; x_sdram[3]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.388      ;
; -1.437 ; x_sdram[9]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.388      ;
; -1.436 ; x_sdram[0]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.387      ;
; -1.425 ; x_sdram[1]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.376      ;
; -1.422 ; x_sdram[1]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.373      ;
; -1.421 ; x_sdram[8]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.372      ;
; -1.419 ; x_sdram[2]                           ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.370      ;
; -1.410 ; x_sdram[0]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.361      ;
; -1.390 ; x_sdram[2]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.341      ;
; -1.382 ; x_sdram[7]                           ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.333      ;
; -1.379 ; x_sdram[0]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.330      ;
; -1.372 ; x_sdram[1]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.323      ;
; -1.369 ; x_sdram[5]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.320      ;
; -1.356 ; x_sdram[3]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.307      ;
; -1.353 ; x_sdram[3]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.304      ;
; -1.339 ; x_sdram[2]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.290      ;
; -1.326 ; x_sdram[0]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.277      ;
; -1.321 ; x_sdram[4]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.272      ;
; -1.317 ; x_sdram[1]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.268      ;
; -1.309 ; x_sdram[2]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.260      ;
; -1.308 ; x_sdram[6]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.259      ;
; -1.305 ; x_sdram[0]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.256      ;
; -1.303 ; x_sdram[3]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.254      ;
; -1.296 ; x_sdram[2]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.247      ;
; -1.290 ; x_sdram[7]                           ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.241      ;
; -1.288 ; x_sdram[5]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.239      ;
; -1.277 ; ready                                ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.228      ;
; -1.272 ; x_sdram[4]                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.223      ;
; -1.268 ; x_sdram[6]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.219      ;
; -1.258 ; x_sdram[9]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.209      ;
; -1.256 ; x_sdram[2]                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.207      ;
; -1.248 ; x_sdram[3]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.199      ;
; -1.242 ; x_sdram[8]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.193      ;
; -1.240 ; x_sdram[4]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.191      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.236 ; rd_addr[6]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.234 ; x_sdram[2]                           ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.185      ;
; -1.223 ; ready                                ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.221 ; ready                                ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.172      ;
; -1.219 ; x_sdram[7]                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.170      ;
; -1.218 ; x_sdram[9]                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.169      ;
; -1.215 ; ready                                ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
; -1.215 ; rd_addr[1]                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.166      ;
+--------+--------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.184      ;
; -1.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.184      ;
; -1.255 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.183      ;
; -1.250 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.178      ;
; -1.247 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.175      ;
; -1.204 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 2.139      ;
; -1.186 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.114      ;
; -1.186 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.114      ;
; -1.181 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.109      ;
; -1.181 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.109      ;
; -1.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.108      ;
; -1.177 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.105      ;
; -1.175 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.103      ;
; -1.172 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.100      ;
; -1.168 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.119      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.106 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.057      ;
; -1.105 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.056      ;
; -1.104 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.055      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.102 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.053      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.101 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.052      ;
; -1.099 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 2.033      ;
; -1.089 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.040      ;
; -1.083 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.032     ; 2.038      ;
; -1.082 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 2.010      ;
; -1.082 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.032     ; 2.037      ;
; -1.075 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 2.010      ;
; -1.072 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.023      ;
; -1.071 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.022      ;
; -1.055 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.006      ;
; -1.040 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.991      ;
; -1.038 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 1.987      ;
; -1.037 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 1.986      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.034 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.985      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.031 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                     ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.982      ;
; -1.024 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.975      ;
; -1.023 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 1.975      ;
; -1.022 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]          ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.973      ;
; -1.007 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 1.935      ;
; -1.007 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 1.935      ;
; -1.006 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.032     ; 1.961      ;
; -1.005 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.032     ; 1.960      ;
; -1.001 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 1.929      ;
; -0.998 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 1.926      ;
; -0.996 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 1.927      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.596 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.426      ;
; -0.590 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.554      ;
; -0.567 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.397      ;
; -0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.291     ; 1.215      ;
; -0.497 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.327      ;
; -0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.316      ;
; -0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.065     ; 1.395      ;
; -0.451 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.047     ; 1.411      ;
; -0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.118      ;
; -0.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.111      ;
; -0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.106      ;
; -0.419 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.070      ; 1.496      ;
; -0.417 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.247      ;
; -0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.070      ; 1.493      ;
; -0.415 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.503      ;
; -0.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.134     ; 1.287      ;
; -0.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.502      ;
; -0.412 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.500      ;
; -0.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.499      ;
; -0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.376      ;
; -0.392 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.375      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.385      ;
; -0.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.088      ; 1.485      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.388 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.382      ;
; -0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.088      ; 1.482      ;
; -0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.172      ; 1.585      ;
; -0.373 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.056      ;
; -0.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.150      ; 1.550      ;
; -0.370 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.047     ; 1.330      ;
; -0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.047     ; 1.329      ;
; -0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.070      ; 1.439      ;
; -0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.088      ; 1.456      ;
; -0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.187      ; 1.577      ;
; -0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.190      ; 1.580      ;
; -0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.187      ; 1.577      ;
; -0.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.043      ;
; -0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.070      ; 1.436      ;
; -0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.172      ; 1.560      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.088      ; 1.453      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.187      ; 1.574      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.190      ; 1.577      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.187      ; 1.574      ;
; -0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.037      ;
; -0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.150      ; 1.525      ;
; -0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.177     ; 1.174      ;
; -0.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 1.025      ;
; -0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.047     ; 1.298      ;
; -0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.288      ;
; -0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.287      ;
; -0.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.267      ;
; -0.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.167      ; 1.492      ;
; -0.288 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.252      ;
; -0.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.268      ;
; -0.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.267      ;
; -0.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.248      ;
; -0.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 0.966      ;
; -0.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.244      ;
; -0.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 1.242      ;
; -0.274 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.362      ;
; -0.274 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.362      ;
; -0.271 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.359      ;
; -0.271 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 1.359      ;
; -0.271 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.167      ; 1.467      ;
; -0.269 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.065     ; 1.211      ;
; -0.263 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.294     ; 0.946      ;
; -0.257 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.387      ; 1.673      ;
; -0.257 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.387      ; 1.673      ;
; -0.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.387      ; 1.672      ;
; -0.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.387      ; 1.672      ;
; -0.255 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.390      ; 1.674      ;
; -0.254 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.390      ; 1.673      ;
; -0.252 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.235      ;
; -0.252 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.024     ; 1.235      ;
; -0.241 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.070      ; 1.318      ;
; -0.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.182      ; 1.449      ;
; -0.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.185      ; 1.452      ;
; -0.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.182      ; 1.449      ;
; -0.237 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.231      ;
; -0.237 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.231      ;
; -0.237 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.013     ; 1.231      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.565 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.740     ; 0.812      ;
; -0.565 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.740     ; 0.812      ;
; -0.565 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.740     ; 0.812      ;
; -0.565 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.740     ; 0.812      ;
; -0.565 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.740     ; 0.812      ;
; 0.083  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.901      ;
; 0.134  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.850      ;
; 0.147  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.837      ;
; 0.151  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.833      ;
; 0.157  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.827      ;
; 0.166  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.818      ;
; 0.196  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.788      ;
; 0.202  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.782      ;
; 0.226  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.758      ;
; 0.234  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.023     ; 0.750      ;
; 0.433  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.552      ;
; 0.439  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.546      ;
; 0.444  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.541      ;
; 0.450  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.535      ;
; 0.609  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.376      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 35.742 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 4.025      ;
; 35.888 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.879      ;
; 35.911 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.856      ;
; 35.953 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.814      ;
; 35.980 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.787      ;
; 36.023 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.744      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.047 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.716      ;
; 36.089 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.678      ;
; 36.142 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.622      ;
; 36.142 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.622      ;
; 36.142 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.622      ;
; 36.142 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.622      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.246 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.221     ; 3.520      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.275 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.490      ;
; 36.286 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.220     ; 3.481      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.426 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.219     ; 3.342      ;
; 36.640 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.308      ;
; 36.640 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.308      ;
; 36.640 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.308      ;
; 36.641 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.307      ;
; 36.642 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.306      ;
; 36.642 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.306      ;
; 36.643 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.305      ;
; 36.643 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.305      ;
; 36.643 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.305      ;
; 36.644 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.304      ;
; 36.644 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.304      ;
; 36.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.303      ;
; 36.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.303      ;
; 36.647 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.301      ;
; 36.741 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.207      ;
; 36.744 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.204      ;
; 36.746 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.184      ;
; 36.748 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.182      ;
; 36.749 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.181      ;
; 36.749 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.181      ;
; 36.750 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.180      ;
; 36.751 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.179      ;
; 36.752 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.178      ;
; 36.753 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.177      ;
; 36.755 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.175      ;
; 36.755 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.175      ;
; 36.757 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.173      ;
; 36.758 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.172      ;
; 36.758 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.172      ;
; 36.760 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 3.170      ;
; 36.794 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.154      ;
; 36.794 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.154      ;
; 36.794 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.154      ;
; 36.795 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.153      ;
; 36.796 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.152      ;
; 36.796 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.152      ;
; 36.798 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.150      ;
; 36.836 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 3.095      ;
; 36.837 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 3.094      ;
; 36.839 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 3.092      ;
; 36.840 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 3.091      ;
; 36.875 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.073      ;
; 36.875 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.073      ;
; 36.875 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 3.073      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.066 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.467      ; 0.637      ;
; 0.112 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.268      ; 0.484      ;
; 0.132 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.263      ; 0.499      ;
; 0.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.402      ; 0.649      ;
; 0.152 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.392      ; 0.648      ;
; 0.163 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.713      ;
; 0.164 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.714      ;
; 0.166 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.383      ; 0.653      ;
; 0.166 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.716      ;
; 0.175 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.750      ;
; 0.176 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.761      ;
; 0.178 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.763      ;
; 0.181 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.766      ;
; 0.184 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.299      ; 0.587      ;
; 0.188 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.773      ;
; 0.189 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.303      ; 0.596      ;
; 0.190 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.765      ;
; 0.192 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.742      ;
; 0.193 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.768      ;
; 0.196 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.303      ; 0.603      ;
; 0.198 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.764      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.572      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.477      ; 0.782      ;
; 0.204 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.314      ;
; 0.206 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.781      ;
; 0.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.314      ;
; 0.211 ; cam_wrp:cam_wrp_0|data2fifo[10]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.290      ; 0.605      ;
; 0.212 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.778      ;
; 0.215 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.777      ;
; 0.215 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.467      ; 0.786      ;
; 0.217 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.290      ; 0.611      ;
; 0.222 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.788      ;
; 0.223 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.789      ;
; 0.223 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.333      ;
; 0.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.790      ;
; 0.225 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.250      ; 0.579      ;
; 0.226 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.597      ;
; 0.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.599      ;
; 0.235 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.606      ;
; 0.237 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.608      ;
; 0.243 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.353      ;
; 0.243 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.805      ;
; 0.249 ; cam_wrp:cam_wrp_0|data2fifo[15]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.406      ; 0.759      ;
; 0.251 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.347      ;
; 0.255 ; cam_wrp:cam_wrp_0|data2fifo[14]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.406      ; 0.765      ;
; 0.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.246      ; 0.622      ;
; 0.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.047      ; 0.404      ;
; 0.277 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.268      ; 0.649      ;
; 0.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.047      ; 0.409      ;
; 0.279 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.197      ; 0.580      ;
; 0.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.250      ; 0.634      ;
; 0.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.246      ; 0.630      ;
; 0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.878      ;
; 0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.880      ;
; 0.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.388      ; 0.789      ;
; 0.299 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.874      ;
; 0.299 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.874      ;
; 0.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.238      ; 0.625      ;
; 0.305 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.415      ;
; 0.307 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.014      ; 0.425      ;
; 0.307 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.417      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.141      ; 0.536      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.047      ; 0.442      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.878      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.899      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.462      ; 0.881      ;
; 0.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.047      ; 0.449      ;
; 0.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.367      ; 0.789      ;
; 0.321 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.014      ; 0.439      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.471      ; 0.896      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.431      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.431      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.010      ; 0.416      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.481      ; 0.913      ;
; 0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.238      ; 0.651      ;
; 0.330 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.439      ;
; 0.334 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.197      ; 0.635      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.047      ; 0.465      ;
; 0.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.467      ; 0.908      ;
; 0.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.448      ;
; 0.340 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.026      ; 0.450      ;
; 0.350 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.306      ; 0.760      ;
; 0.351 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.306      ; 0.761      ;
; 0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.462      ;
; 0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.250      ; 0.707      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.909      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.446      ; 0.909      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.080 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                       ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.431      ; 0.625      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_gray                                                                                                                        ; start_gray                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.307      ;
; 0.195 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.316      ;
; 0.205 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.180      ; 0.489      ;
; 0.209 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.329      ;
; 0.219 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.178      ; 0.501      ;
; 0.222 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.181      ; 0.507      ;
; 0.223 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.184      ; 0.511      ;
; 0.226 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.180      ; 0.510      ;
; 0.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.184      ; 0.517      ;
; 0.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.181      ; 0.514      ;
; 0.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.181      ; 0.514      ;
; 0.239 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.358      ;
; 0.241 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.178      ; 0.523      ;
; 0.242 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.184      ; 0.530      ;
; 0.245 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~portb_address_reg0  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.184      ; 0.533      ;
; 0.247 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.181      ; 0.532      ;
; 0.252 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.371      ;
; 0.276 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.396      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[0]                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.035      ; 0.399      ;
; 0.284 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.404      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.288 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
; 0.288 ; pre_v2:grayscale|sr_data_1_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[5]                                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.103 ; TOP:neiroset|memorywork:block|dw[30]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.428      ;
; 0.146 ; TOP:neiroset|memorywork:block|dw[44]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.472      ;
; 0.147 ; TOP:neiroset|conv_TOP:conv|res1[14]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; TOP:neiroset|memorywork:block|addrw[1]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.472      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[50]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[65]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.229      ; 0.483      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[42]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[48]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.477      ;
; 0.153 ; TOP:neiroset|conv_TOP:conv|res1[7]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; TOP:neiroset|conv_TOP:conv|res1[15]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.482      ;
; 0.155 ; TOP:neiroset|conv_TOP:conv|write_addresstp[2]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.483      ;
; 0.155 ; TOP:neiroset|memorywork:block|dw[45]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.481      ;
; 0.159 ; TOP:neiroset|conv_TOP:conv|write_addresstp[11] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.487      ;
; 0.161 ; TOP:neiroset|conv_TOP:conv|write_addresstp[0]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; TOP:neiroset|conv_TOP:conv|write_addresstp[1]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.489      ;
; 0.162 ; TOP:neiroset|memorywork:block|dw[43]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; TOP:neiroset|memorywork:block|dw[46]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.488      ;
; 0.163 ; TOP:neiroset|conv_TOP:conv|res1[6]             ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk50        ; clk50       ; 0.000        ; 0.226      ; 0.493      ;
; 0.163 ; TOP:neiroset|memorywork:block|dw[49]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.489      ;
; 0.163 ; TOP:neiroset|memorywork:block|dw[51]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.234      ; 0.501      ;
; 0.163 ; TOP:neiroset|memorywork:block|dw[22]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.497      ;
; 0.168 ; TOP:neiroset|memorywork:block|dw[28]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.493      ;
; 0.169 ; TOP:neiroset|conv_TOP:conv|write_addresstp[3]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.497      ;
; 0.173 ; TOP:neiroset|conv_TOP:conv|write_addresstp[9]  ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.501      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[2]          ; TOP:neiroset|memorywork:block|buff[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[3]          ; TOP:neiroset|memorywork:block|buff[3]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[4]          ; TOP:neiroset|memorywork:block|buff[4]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[5]          ; TOP:neiroset|memorywork:block|buff[5]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[6]          ; TOP:neiroset|memorywork:block|buff[6]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[7]          ; TOP:neiroset|memorywork:block|buff[7]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[0]          ; TOP:neiroset|memorywork:block|buff[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[1]          ; TOP:neiroset|memorywork:block|buff[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[11]         ; TOP:neiroset|memorywork:block|buff[11]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[12]         ; TOP:neiroset|memorywork:block|buff[12]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[13]         ; TOP:neiroset|memorywork:block|buff[13]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[14]         ; TOP:neiroset|memorywork:block|buff[14]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[15]         ; TOP:neiroset|memorywork:block|buff[15]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[16]         ; TOP:neiroset|memorywork:block|buff[16]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[17]         ; TOP:neiroset|memorywork:block|buff[17]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[18]         ; TOP:neiroset|memorywork:block|buff[18]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|maxp:maxpooling|marker[1]         ; TOP:neiroset|maxp:maxpooling|marker[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[33]         ; TOP:neiroset|memorywork:block|buff[33]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[34]         ; TOP:neiroset|memorywork:block|buff[34]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[35]         ; TOP:neiroset|memorywork:block|buff[35]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[36]         ; TOP:neiroset|memorywork:block|buff[36]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[37]         ; TOP:neiroset|memorywork:block|buff[37]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[38]         ; TOP:neiroset|memorywork:block|buff[38]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[39]         ; TOP:neiroset|memorywork:block|buff[39]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[40]         ; TOP:neiroset|memorywork:block|buff[40]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[41]         ; TOP:neiroset|memorywork:block|buff[41]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[42]         ; TOP:neiroset|memorywork:block|buff[42]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[43]         ; TOP:neiroset|memorywork:block|buff[43]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[53]         ; TOP:neiroset|memorywork:block|buff[53]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[55]         ; TOP:neiroset|memorywork:block|buff[55]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[23]         ; TOP:neiroset|memorywork:block|buff[23]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[25]         ; TOP:neiroset|memorywork:block|buff[25]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[64]         ; TOP:neiroset|memorywork:block|buff[64]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[65]         ; TOP:neiroset|memorywork:block|buff[65]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[72]         ; TOP:neiroset|memorywork:block|buff[72]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[76]         ; TOP:neiroset|memorywork:block|buff[76]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[29]         ; TOP:neiroset|memorywork:block|buff[29]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[31]         ; TOP:neiroset|memorywork:block|buff[31]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[32]         ; TOP:neiroset|memorywork:block|buff[32]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[77]         ; TOP:neiroset|memorywork:block|buff[77]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[86]         ; TOP:neiroset|memorywork:block|buff[86]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[88]         ; TOP:neiroset|memorywork:block|buff[88]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[89]         ; TOP:neiroset|memorywork:block|buff[89]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[90]         ; TOP:neiroset|memorywork:block|buff[90]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[91]         ; TOP:neiroset|memorywork:block|buff[91]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[92]         ; TOP:neiroset|memorywork:block|buff[92]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[93]         ; TOP:neiroset|memorywork:block|buff[93]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[94]         ; TOP:neiroset|memorywork:block|buff[94]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[66]         ; TOP:neiroset|memorywork:block|buff[66]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[95]         ; TOP:neiroset|memorywork:block|buff[95]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[96]         ; TOP:neiroset|memorywork:block|buff[96]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[97]         ; TOP:neiroset|memorywork:block|buff[97]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[98]         ; TOP:neiroset|memorywork:block|buff[98]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[74]         ; TOP:neiroset|memorywork:block|buff[74]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[75]         ; TOP:neiroset|memorywork:block|buff[75]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[8]          ; TOP:neiroset|memorywork:block|buff[8]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[9]          ; TOP:neiroset|memorywork:block|buff[9]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[10]         ; TOP:neiroset|memorywork:block|buff[10]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[19]         ; TOP:neiroset|memorywork:block|buff[19]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[20]         ; TOP:neiroset|memorywork:block|buff[20]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|buff[21]         ; TOP:neiroset|memorywork:block|buff[21]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; TOP:neiroset|memorywork:block|addrw[0]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.504      ;
; 0.182 ; TOP:neiroset|memorywork:block|addrw[3]         ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.212      ; 0.498      ;
; 0.185 ; TOP:neiroset|maxp:maxpooling|marker[0]         ; TOP:neiroset|maxp:maxpooling|marker[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; TOP:neiroset|memorywork:block|we_w             ; TOP:neiroset|memorywork:block|we_w                                                                              ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|memorywork:block|addr[5]          ; TOP:neiroset|memorywork:block|addr[5]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|memorywork:block|addr[6]          ; TOP:neiroset|memorywork:block|addr[6]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|memorywork:block|addr[7]          ; TOP:neiroset|memorywork:block|addr[7]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|memorywork:block|addr[8]          ; TOP:neiroset|memorywork:block|addr[8]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|maxp:maxpooling|buff[0]           ; TOP:neiroset|maxp:maxpooling|buff[0]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|maxp:maxpooling|buff[3]           ; TOP:neiroset|maxp:maxpooling|buff[3]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|maxp:maxpooling|buff[4]           ; TOP:neiroset|maxp:maxpooling|buff[4]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|maxp:maxpooling|buff[5]           ; TOP:neiroset|maxp:maxpooling|buff[5]                                                                            ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|conv_TOP:conv|we_t                ; TOP:neiroset|conv_TOP:conv|we_t                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|conv_TOP:conv|re_t                ; TOP:neiroset|conv_TOP:conv|re_t                                                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|dense:dense|re_w                  ; TOP:neiroset|dense:dense|re_w                                                                                   ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.150 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.264      ; 3.519      ;
; 0.193 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.262      ; 3.560      ;
; 0.206 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.361      ; 3.672      ;
; 0.227 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.360      ; 3.692      ;
; 0.272 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.262      ; 3.639      ;
; 0.292 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.363      ; 3.760      ;
; 0.325 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.261      ; 3.691      ;
; 0.325 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.260      ; 3.690      ;
; 0.334 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.270      ; 3.709      ;
; 0.340 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.269      ; 3.714      ;
; 0.352 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.270      ; 3.727      ;
; 0.368 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.125      ; 3.598      ;
; 0.371 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.127      ; 3.603      ;
; 0.372 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.255      ; 3.732      ;
; 0.382 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.363      ; 3.850      ;
; 0.387 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.254      ;
; 0.390 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.859      ; 3.259      ;
; 0.398 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.223      ; 3.726      ;
; 0.403 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.269      ; 3.777      ;
; 0.407 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.255      ; 3.767      ;
; 0.428 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.261      ; 3.794      ;
; 0.433 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.224      ; 3.762      ;
; 0.440 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.248      ; 3.793      ;
; 0.459 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.248      ; 3.812      ;
; 0.482 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.956      ; 3.448      ;
; 0.496 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.123      ; 3.724      ;
; 0.502 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.859      ; 3.371      ;
; 0.503 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.125      ; 3.733      ;
; 0.504 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.955      ; 3.469      ;
; 0.505 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.133      ; 3.743      ;
; 0.508 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.226      ; 3.839      ;
; 0.510 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.124      ; 3.739      ;
; 0.524 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.399      ;
; 0.526 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.132      ; 3.763      ;
; 0.534 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.855      ; 3.399      ;
; 0.535 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.402      ;
; 0.536 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.864      ; 3.410      ;
; 0.553 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.226      ; 3.884      ;
; 0.558 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.956      ; 3.524      ;
; 0.558 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.118      ; 3.781      ;
; 0.559 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.955      ; 3.524      ;
; 0.565 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.859      ; 3.434      ;
; 0.566 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.133      ; 3.804      ;
; 0.568 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.428      ;
; 0.569 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.537      ;
; 0.570 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.436      ;
; 0.572 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.540      ;
; 0.574 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.132      ; 3.811      ;
; 0.578 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.118      ; 3.801      ;
; 0.586 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.453      ;
; 0.593 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.864      ; 3.467      ;
; 0.594 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.956      ; 3.560      ;
; 0.597 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.457      ;
; 0.608 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.475      ;
; 0.621 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.956      ; 3.587      ;
; 0.623 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.498      ;
; 0.624 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.491      ;
; 0.627 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.859      ; 3.496      ;
; 0.638 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.606      ;
; 0.641 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.508      ;
; 0.642 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.955      ; 3.607      ;
; 0.644 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.124      ; 3.873      ;
; 0.645 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.111      ; 3.861      ;
; 0.648 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.111      ; 3.864      ;
; 0.655 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.843      ; 3.508      ;
; 0.657 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.855      ; 3.522      ;
; 0.669 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.536      ;
; 0.671 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.537      ;
; 0.671 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.537      ;
; 0.675 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.541      ;
; 0.687 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.857      ; 3.554      ;
; 0.689 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.564      ;
; 0.698 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.573      ;
; 0.707 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.675      ;
; 0.709 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.855      ; 3.574      ;
; 0.710 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.955      ; 3.675      ;
; 0.711 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.262      ; 3.598      ;
; 0.714 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.264      ; 3.603      ;
; 0.715 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.590      ;
; 0.727 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.602      ;
; 0.740 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.855      ; 3.605      ;
; 0.740 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.606      ;
; 0.741 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.360      ; 3.726      ;
; 0.745 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.713      ;
; 0.748 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.716      ;
; 0.749 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.624      ;
; 0.755 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.864      ; 3.629      ;
; 0.763 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.864      ; 3.637      ;
; 0.767 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.865      ; 3.642      ;
; 0.767 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.127      ; 3.519      ;
; 0.774 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.856      ; 3.640      ;
; 0.776 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.361      ; 3.762      ;
; 0.781 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.749      ;
; 0.784 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.644      ;
; 0.784 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.644      ;
; 0.787 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.647      ;
; 0.797 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.864      ; 3.671      ;
; 0.797 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.958      ; 3.765      ;
; 0.807 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.850      ; 3.667      ;
; 0.810 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.125      ; 3.560      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.150 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.474      ;
; 0.152 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.476      ;
; 0.159 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.483      ;
; 0.160 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.484      ;
; 0.164 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.488      ;
; 0.167 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.491      ;
; 0.168 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.492      ;
; 0.183 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.220      ; 0.507      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.198 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.319      ;
; 0.204 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.210 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.331      ;
; 0.222 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.343      ;
; 0.232 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.353      ;
; 0.232 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.353      ;
; 0.239 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.360      ;
; 0.241 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.361      ;
; 0.253 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.374      ;
; 0.260 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.381      ;
; 0.262 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[4]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[3]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[5]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[7]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.393      ;
; 0.277 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.298 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.301 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.307 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.433      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.173 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.494      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.494      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.497      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.046      ; 0.307      ;
; 0.181 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.499      ;
; 0.181 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.495      ;
; 0.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.500      ;
; 0.186 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.502      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.508      ;
; 0.188 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.506      ;
; 0.189 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.509      ;
; 0.193 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.513      ;
; 0.195 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.511      ;
; 0.198 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.512      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.218      ; 0.530      ;
; 0.208 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.330      ;
; 0.213 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.556      ;
; 0.220 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.543      ;
; 0.220 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.341      ;
; 0.238 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.581      ;
; 0.260 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.576      ;
; 0.267 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[10]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.389      ;
; 0.282 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[12]                                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.404      ;
; 0.283 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.626      ;
; 0.288 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.631      ;
; 0.294 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.640      ;
; 0.299 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.259      ; 0.642      ;
; 0.300 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.421      ;
; 0.306 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.046      ; 0.436      ;
; 0.307 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.633      ;
; 0.311 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.639      ;
; 0.316 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.637      ;
; 0.317 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.218      ; 0.640      ;
; 0.319 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.639      ;
; 0.320 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.441      ;
; 0.322 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.642      ;
; 0.323 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.221      ; 0.651      ;
; 0.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.648      ;
; 0.331 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.452      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.646      ;
; 0.334 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.657      ;
; 0.336 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.457      ;
; 0.339 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.660      ;
; 0.339 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.662      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.665      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.217      ; 0.663      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.218      ; 0.665      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.222      ; 0.669      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.222      ; 0.670      ;
; 0.347 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.663      ;
; 0.351 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.674      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.176 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.187 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 0.307      ;
; 0.191 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.314      ;
; 0.477 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 0.597      ;
; 0.551 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.031      ; 0.666      ;
; 0.554 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.500      ; 0.668      ;
; 0.562 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.693      ;
; 0.627 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.759      ;
; 0.631 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.762      ;
; 0.668 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.039      ; 0.791      ;
; 0.685 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.816      ;
; 0.711 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.843      ;
; 0.713 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.729      ; 1.056      ;
; 0.737 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.869      ;
; 0.748 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.879      ;
; 0.756 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.888      ;
; 0.780 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.912      ;
; 0.793 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.042      ; 0.919      ;
; 0.820 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.729      ; 1.163      ;
; 0.841 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 0.973      ;
; 0.865 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.500      ; 0.979      ;
; 0.881 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.012      ;
; 0.890 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.022      ;
; 0.899 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.031      ;
; 0.909 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.041      ;
; 0.915 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.539      ; 1.068      ;
; 0.933 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.539      ; 1.086      ;
; 0.953 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.729      ; 1.296      ;
; 0.962 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.094      ;
; 0.962 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.094      ;
; 0.983 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.115      ;
; 0.985 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.323      ;
; 0.986 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.503      ; 1.103      ;
; 1.007 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.139      ;
; 1.019 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.357      ;
; 1.020 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.151      ;
; 1.022 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.359      ;
; 1.028 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.160      ;
; 1.035 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.728      ; 1.377      ;
; 1.039 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.377      ;
; 1.043 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.380      ;
; 1.044 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.175      ;
; 1.062 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.539      ; 1.215      ;
; 1.073 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.411      ;
; 1.075 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.206      ;
; 1.076 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.413      ;
; 1.105 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.236      ;
; 1.124 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.255      ;
; 1.128 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.259      ;
; 1.129 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.728      ; 1.471      ;
; 1.152 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.283      ;
; 1.153 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.490      ;
; 1.158 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.728      ; 1.500      ;
; 1.162 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.293      ;
; 1.166 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.297      ;
; 1.172 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.509      ;
; 1.175 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.306      ;
; 1.177 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.503      ; 1.294      ;
; 1.189 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.320      ;
; 1.192 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.323      ;
; 1.204 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.541      ;
; 1.209 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.048      ; 1.341      ;
; 1.223 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.354      ;
; 1.229 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.360      ;
; 1.230 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.728      ; 1.572      ;
; 1.236 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.574      ;
; 1.236 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.538      ; 1.388      ;
; 1.236 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.360      ; 1.200      ;
; 1.242 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.373      ;
; 1.253 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.384      ;
; 1.258 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.595      ;
; 1.270 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.360      ; 1.234      ;
; 1.273 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.359      ; 1.236      ;
; 1.290 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.724      ; 1.628      ;
; 1.313 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.355      ; 1.272      ;
; 1.313 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.444      ;
; 1.318 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.655      ;
; 1.326 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.538      ; 1.478      ;
; 1.337 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.468      ;
; 1.347 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.355      ; 1.306      ;
; 1.350 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.354      ; 1.308      ;
; 1.355 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.538      ; 1.507      ;
; 1.362 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.273      ; 1.719      ;
; 1.372 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.709      ;
; 1.381 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.141      ; 1.126      ;
; 1.394 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.273      ; 1.751      ;
; 1.399 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.272      ; 1.755      ;
; 1.402 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.722      ; 1.738      ;
; 1.421 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.240     ; 1.058      ;
; 1.427 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.538      ; 1.579      ;
; 1.432 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.563      ;
; 1.440 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.777      ;
; 1.455 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.359      ; 1.418      ;
; 1.485 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.270      ; 1.839      ;
; 1.487 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.360      ; 1.451      ;
; 1.494 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.723      ; 1.831      ;
; 1.499 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.722      ; 1.835      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.209 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.222 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.224 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.345      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.310 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.324 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.327 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.334 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.454      ;
; 0.340 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.346 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.467      ;
; 0.346 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.856      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.856      ;
; 0.350 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.352 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.859      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.473      ;
; 0.354 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.475      ;
; 0.354 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.861      ;
; 0.362 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.482      ;
; 0.363 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.483      ;
; 0.382 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.390 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.509      ;
; 0.397 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.519      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.408 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 0.706      ;
; 0.419 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.540      ;
; 0.420 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.541      ;
; 0.426 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.559      ;
; 0.432 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.553      ;
; 0.443 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.557      ;
; 0.447 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 0.745      ;
; 0.449 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 0.748      ;
; 0.459 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.463 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.473 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.474 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.476 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.597      ;
; 0.483 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.608      ;
; 0.495 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.628      ;
; 0.510 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.643      ;
; 0.519 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.524 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.657      ;
; 0.526 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.540 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.661      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.663      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.662      ;
; 0.546 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[0]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.547 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[4]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.668      ;
; 0.549 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.670      ;
; 0.550 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.671      ;
; 0.552 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.673      ;
; 0.559 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.678      ;
; 0.569 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.009      ; 0.867      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.186 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.208 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.328      ;
; 0.209 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.334      ;
; 0.226 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.346      ;
; 0.252 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.372      ;
; 0.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.393      ;
; 0.289 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.293      ; 0.696      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.590      ;
; 0.306 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.595      ;
; 0.311 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.179      ; 0.596      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.444      ;
; 0.326 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.037      ; 0.447      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.620      ;
; 0.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.623      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.630      ;
; 0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.633      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.471      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.479      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.653      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.492      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.502      ;
; 0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.506      ;
; 0.389 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.306      ; 0.809      ;
; 0.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.678      ;
; 0.396 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.680      ;
; 0.400 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.685      ;
; 0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.522      ;
; 0.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.526      ;
; 0.409 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.529      ;
; 0.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.533      ;
; 0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.719      ;
; 0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.724      ;
; 0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.566      ;
; 0.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                            ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.569      ;
; 0.454 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                         ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.038      ; 0.576      ;
; 0.457 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.578      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.324      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.421      ;
; 0.309 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.428      ;
; 0.313 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.317 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.330 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.458      ;
; 0.335 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.339 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.357 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.366 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.366 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.486      ;
; 0.405 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.525      ;
; 0.421 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.541      ;
; 0.440 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.552      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.450 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.569      ;
; 0.459 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.579      ;
; 0.462 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.582      ;
; 0.467 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.586      ;
; 0.470 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.589      ;
; 0.489 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.493 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.613      ;
; 0.506 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.626      ;
; 0.507 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.627      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.631      ;
; 0.513 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.632      ;
; 0.514 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.634      ;
; 0.516 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.635      ;
; 0.525 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.644      ;
; 0.526 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.645      ;
; 0.528 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.528 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.030      ; 0.643      ;
; 0.529 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.648      ;
; 0.530 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.652      ;
; 0.533 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.652      ;
; 0.545 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.673      ;
; 0.552 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.671      ;
; 0.555 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.680      ;
; 0.558 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.678      ;
; 0.577 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.696      ;
; 0.578 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.697      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.698      ;
; 0.580 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.699      ;
; 0.581 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.700      ;
; 0.590 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.710      ;
; 0.592 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.711      ;
; 0.594 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.713      ;
; 0.595 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.714      ;
; 0.602 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.604 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.733      ;
; 0.613 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.740      ;
; 0.639 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.639 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.643 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.762      ;
; 0.644 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.763      ;
; 0.646 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.765      ;
; 0.657 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.776      ;
; 0.658 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.777      ;
; 0.661 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.780      ;
; 0.666 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.794      ;
; 0.666 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.788      ;
; 0.668 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.791      ;
; 0.672 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.799      ;
; 0.684 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.686 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.813      ;
; 0.695 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.814      ;
; 0.709 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[3]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.828      ;
; 0.709 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.828      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.211 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.317      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.319 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.425      ;
; 0.322 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.428      ;
; 0.325 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.431      ;
; 0.461 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.568      ;
; 0.467 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.574      ;
; 0.471 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.578      ;
; 0.474 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.581      ;
; 0.479 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.586      ;
; 0.482 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.589      ;
; 0.530 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.637      ;
; 0.533 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.640      ;
; 0.537 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.644      ;
; 0.540 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.023      ; 0.647      ;
; 1.241 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.663     ; 0.682      ;
; 1.241 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.663     ; 0.682      ;
; 1.241 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.663     ; 0.682      ;
; 1.241 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.663     ; 0.682      ;
; 1.241 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.663     ; 0.682      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -0.753 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.389      ; 1.619      ;
; -0.744 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.392      ; 1.613      ;
; -0.644 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.308      ; 1.314      ;
; -0.644 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.308      ; 1.314      ;
; -0.644 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.308      ; 1.314      ;
; -0.644 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.308      ; 1.314      ;
; -0.644 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.308      ; 1.314      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.604      ; 1.410      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.603      ; 1.409      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.603      ; 1.409      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.604      ; 1.410      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.604      ; 1.410      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.603      ; 1.409      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.603      ; 1.409      ;
; -0.329 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.603      ; 1.409      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.832 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.739      ; 1.185      ;
; 0.832 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.739      ; 1.185      ;
; 0.832 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.739      ; 1.185      ;
; 0.834 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 1.186      ;
; 0.834 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 1.186      ;
; 0.834 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 1.186      ;
; 0.834 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 1.186      ;
; 0.834 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 1.186      ;
; 1.227 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.518      ; 1.359      ;
; 1.232 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.515      ; 1.361      ;
; 1.274 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.451      ; 1.132      ;
; 1.274 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.451      ; 1.132      ;
; 1.274 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.451      ; 1.132      ;
; 1.274 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.451      ; 1.132      ;
; 1.274 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.451      ; 1.132      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.624 ns




+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -18.484   ; 0.066 ; -1.809   ; 0.832   ; -3.000              ;
;  PCLK_cam                                                    ; -1.831    ; 0.066 ; N/A      ; N/A     ; -3.000              ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -4.726    ; 0.176 ; -1.809   ; 0.832   ; -2.484              ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -5.610    ; 0.150 ; N/A      ; N/A     ; -0.173              ;
;  TOP:neiroset|nextstep                                       ; -1.909    ; 0.211 ; N/A      ; N/A     ; -1.000              ;
;  clk50                                                       ; -18.484   ; 0.103 ; N/A      ; N/A     ; 9.206               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.949    ; 0.080 ; N/A      ; N/A     ; -2.174              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.662    ; 0.187 ; N/A      ; N/A     ; 3.240               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -10.898   ; 0.186 ; N/A      ; N/A     ; 4.743               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.174    ; 0.150 ; N/A      ; N/A     ; 19.744              ;
;  sdram_controller:SDRAM|busy                                 ; -2.989    ; 0.186 ; N/A      ; N/A     ; -2.174              ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -3.733    ; 0.173 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS                                              ; -9830.981 ; 0.0   ; -20.915  ; 0.0     ; -1106.418           ;
;  PCLK_cam                                                    ; -85.540   ; 0.000 ; N/A      ; N/A     ; -119.176            ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -55.744   ; 0.000 ; -20.915  ; 0.000   ; -24.420             ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -92.576   ; 0.000 ; N/A      ; N/A     ; -11.294             ;
;  TOP:neiroset|nextstep                                       ; -9.545    ; 0.000 ; N/A      ; N/A     ; -5.000              ;
;  clk50                                                       ; -6205.377 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2693.894 ; 0.000 ; N/A      ; N/A     ; -659.176            ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -137.219  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -87.188   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_controller:SDRAM|busy                                 ; -227.313  ; 0.000 ; N/A      ; N/A     ; -152.176            ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -236.585  ; 0.000 ; N/A      ; N/A     ; -135.176            ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; XCLK_cam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; res_cam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; on_off_cam    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sioc          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siod          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cke           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_reset     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_gray_kn           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC_cam               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tft_sdo                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCLK_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42076375     ; 42076375 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 777937       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285883       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 585          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 23           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 160          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 33033        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2492         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42076375     ; 42076375 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 777937       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285883       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 585          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 23           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 160          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 33033        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2492         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                       ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Removal Transfers                                                                        ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 1027  ; 1027 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; PCLK_cam                                                    ; PCLK_cam                                                    ; Base      ; Constrained ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; Constrained ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; Constrained ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; Base      ; Constrained ;
; clk50                                                       ; clk50                                                       ; Base      ; Constrained ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; Base      ; Constrained ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Nov 11 13:46:48 2019
Info: Command: quartus_sta cam_proj -c cam_proj
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_p0o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/17.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|rd_ready_r sdram_controller:SDRAM|rd_ready_r
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|busy sdram_controller:SDRAM|busy
    Info (332105): create_clock -period 1.000 -name PCLK_cam PCLK_cam
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|conv_TOP:conv|STOP TOP:neiroset|conv_TOP:conv|STOP
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|nextstep TOP:neiroset|nextstep
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|memorywork:block|step[0] TOP:neiroset|memorywork:block|step[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.484           -6205.377 clk50 
    Info (332119):   -10.898             -87.188 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.949           -2693.894 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.610             -92.576 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.726             -55.744 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.733            -236.585 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -3.662            -137.219 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.989            -227.313 sdram_controller:SDRAM|busy 
    Info (332119):    -1.909              -9.545 TOP:neiroset|nextstep 
    Info (332119):    -1.831             -85.540 PCLK_cam 
    Info (332119):    32.174               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.153
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.153               0.000 PCLK_cam 
    Info (332119):     0.229               0.000 clk50 
    Info (332119):     0.308               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.323               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     0.326               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.341               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.343               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.357               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.358               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 TOP:neiroset|nextstep 
Info (332146): Worst-case recovery slack is -1.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.809             -20.915 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.441               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.173             -11.294 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.248               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.746               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.408               0.000 clk50 
    Info (332119):    19.746               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.923 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.259
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.259           -5467.180 clk50 
    Info (332119):    -9.565             -76.377 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.315           -2346.394 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.112             -83.929 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.142             -48.538 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.243            -121.077 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.222            -203.805 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -2.586            -195.008 sdram_controller:SDRAM|busy 
    Info (332119):    -1.618              -8.090 TOP:neiroset|nextstep 
    Info (332119):    -1.541             -69.802 PCLK_cam 
    Info (332119):    32.989               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.171               0.000 PCLK_cam 
    Info (332119):     0.230               0.000 clk50 
    Info (332119):     0.299               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.299               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.300               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.306               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.312               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.357               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.367               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.600
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.600             -18.448 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.436               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.150              -6.275 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.240               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.429               0.000 clk50 
    Info (332119):    19.744               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.351 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -10.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.438           -3470.101 clk50 
    Info (332119):    -5.864             -46.895 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.225             -51.843 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -3.005           -1299.815 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.295             -85.623 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.244             -25.314 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.035             -97.576 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.256             -81.365 sdram_controller:SDRAM|busy 
    Info (332119):    -0.596             -14.997 PCLK_cam 
    Info (332119):    -0.565              -2.825 TOP:neiroset|nextstep 
    Info (332119):    35.742               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.066               0.000 PCLK_cam 
    Info (332119):     0.080               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.103               0.000 clk50 
    Info (332119):     0.150               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     0.150               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.173               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.176               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.186               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.187               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.211               0.000 TOP:neiroset|nextstep 
Info (332146): Worst-case recovery slack is -0.753
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.753              -7.349 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 0.832
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.832               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -102.060 PCLK_cam 
    Info (332119):    -1.000            -631.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -1.000            -124.000 sdram_controller:SDRAM|busy 
    Info (332119):    -1.000            -107.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000             -17.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):     0.046               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.277               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.782               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 clk50 
    Info (332119):    19.752               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.624 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4860 megabytes
    Info: Processing ended: Mon Nov 11 13:46:55 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


