#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  1 11:03:44 2021
# Process ID: 12792
# Current directory: C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1
# Command line: vivado.exe -log fpga_top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_top_module.tcl
# Log file: C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1/fpga_top_module.vds
# Journal file: C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fpga_top_module.tcl -notrace
Command: synth_design -top fpga_top_module -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1005.516 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpga_top_module' [C:/Users/gy400/Documents/CORDIC/uart_echo_test/fpga_top_module.sv:10]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1/.Xil/Vivado-12792-DESKTOP-L5PSEKK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1/.Xil/Vivado-12792-DESKTOP-L5PSEKK/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/gy400/Documents/CORDIC/uart_echo_test/top_module.sv:10]
	Parameter CLK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 19200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/gy400/Documents/CORDIC/hdl/utils/uart_rx.sv:10]
	Parameter CLK_FREQ_MHZ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 19200 - type: integer 
	Parameter OVERSAMPLE_RATE bound to: 16 - type: integer 
	Parameter NUM_DATA_BITS bound to: 8 - type: integer 
	Parameter PARITY_ON bound to: 1 - type: integer 
	Parameter PARITY_EO bound to: 1 - type: integer 
	Parameter EVEN_PAR bound to: 0 - type: integer 
	Parameter ODD_PAR bound to: 1 - type: integer 
	Parameter OVERSAMP_PULSEGEN_MAX bound to: 326 - type: integer 
	Parameter OVERSAMP_CNT_MAX bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (2#1) [C:/Users/gy400/Documents/CORDIC/hdl/utils/uart_rx.sv:10]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo' [C:/Users/gy400/Documents/CORDIC/hdl/utils/sync_fifo.sv:11]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram' [C:/Users/gy400/Documents/CORDIC/hdl/utils/bram.sv:10]
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 64 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bram' (3#1) [C:/Users/gy400/Documents/CORDIC/hdl/utils/bram.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo' (4#1) [C:/Users/gy400/Documents/CORDIC/hdl/utils/sync_fifo.sv:11]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/gy400/Documents/CORDIC/hdl/utils/uart_tx.sv:10]
	Parameter CLK_FREQ_MHZ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 19200 - type: integer 
	Parameter NUM_DATA_BITS bound to: 8 - type: integer 
	Parameter PARITY_ON bound to: 1 - type: integer 
	Parameter PARITY_EO bound to: 1 - type: integer 
	Parameter NUM_STOP_BITS bound to: 1 - type: integer 
	Parameter EVEN_PAR bound to: 0 - type: integer 
	Parameter ODD_PAR bound to: 1 - type: integer 
	Parameter BAUDPER_CNT_MAX bound to: 5208 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (5#1) [C:/Users/gy400/Documents/CORDIC/hdl/utils/uart_tx.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (6#1) [C:/Users/gy400/Documents/CORDIC/uart_echo_test/top_module.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'fpga_top_module' (7#1) [C:/Users/gy400/Documents/CORDIC/uart_echo_test/fpga_top_module.sv:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1005.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.516 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1005.516 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1005.516 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Finished Parsing XDC File [c:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_inst'
Parsing XDC File [C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.srcs/constrs_1/new/uart_echo_test.xdc]
Finished Parsing XDC File [C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.srcs/constrs_1/new/uart_echo_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.srcs/constrs_1/new/uart_echo_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1043.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1043.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for i_clk. (constraint file  c:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for i_clk. (constraint file  c:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                RX_START |                               00 | 00000000000000000000000000000000
                 RX_DATA |                               01 | 00000000000000000000000000000001
               RX_PARITY |                               10 | 00000000000000000000000000000010
                 RX_STOP |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 TX_IDLE |                           000001 | 00000000000000000000000000000000
             TX_GET_DATA |                           000010 | 00000000000000000000000000000001
                TX_START |                           000100 | 00000000000000000000000000000010
                 TX_DATA |                           001000 | 00000000000000000000000000000011
               TX_PARITY |                           010000 | 00000000000000000000000000000100
                 TX_STOP |                           100000 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                8 Bit    Wide XORs := 2     
+---Registers : 
	               13 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              512 Bit	(64 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 1     
	   6 Input   13 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 2     
	   4 Input    9 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 2     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+
|Module Name     | RTL Object                                       | Inference | Size (Depth x Width) | Primitives               | 
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+
|fpga_top_module | top_module_inst/sync_fifo_inst/bram_inst/mem_reg | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+
|Module Name     | RTL Object                                       | Inference | Size (Depth x Width) | Primitives               | 
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+
|fpga_top_module | top_module_inst/sync_fifo_inst/bram_inst/mem_reg | Implied   | 64 x 8               | RAM64X1D x 2	RAM64M x 2	 | 
+----------------+--------------------------------------------------+-----------+----------------------+--------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1043.586 ; gain = 38.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |clk_wiz  |     1|
|2     |CARRY4   |     3|
|3     |LUT1     |     6|
|4     |LUT2     |     7|
|5     |LUT3     |    16|
|6     |LUT4     |    24|
|7     |LUT5     |    19|
|8     |LUT6     |    29|
|9     |RAM64M   |     2|
|10    |RAM64X1D |     2|
|11    |FDRE     |    89|
|12    |FDSE     |     2|
|13    |IBUF     |     2|
|14    |OBUF     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1044.820 ; gain = 39.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 1044.820 ; gain = 1.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1044.820 ; gain = 39.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1056.820 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1061.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 2 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1061.672 ; gain = 56.156
INFO: [Common 17-1381] The checkpoint 'C:/Users/gy400/Documents/CORDIC/uart_echo_test/uart_echo_test.runs/synth_1/fpga_top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_top_module_utilization_synth.rpt -pb fpga_top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  1 11:04:33 2021...
