export DESIGN_NAME = carry_select_adder_16bit
export PLATFORM    = nangate45

export VERILOG_FILES = $(sort $(wildcard ./designs/src/$(DESIGN_NAME)/*.v))
export SDC_FILE      = ./designs/src/$(DESIGN_NAME)/constraint.sdc

# Basic clock constraint
export CLK_NAME = clk
export CLK_PERIOD = 10000

# Explicit Die and Core Area (Width x Height in um)
export DIE_AREA   = 0 0 150.0 150.0
export CORE_AREA  = 10.0 10.0 140.0 140.0
